Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 10 14:14:40 2020
| Host         : Carbon running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file cw305_top_timing_summary_routed.rpt -pb cw305_top_timing_summary_routed.pb -rpx cw305_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: usb_rdn (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: usb_wrn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 420 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3441 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.779        0.000                      0                 5703        0.026        0.000                      0                 5703        4.500        0.000                       0                  3472  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
pll_clk1   {0.000 5.000}      10.000          100.000         
tio_clkin  {0.000 5.000}      10.000          100.000         
usb_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk1            1.971        0.000                      0                 5666        0.319        0.000                      0                 5666        4.500        0.000                       0                  3442  
tio_clkin           1.971        0.000                      0                 5666        0.319        0.000                      0                 5666        4.500        0.000                       0                  3442  
usb_clk             7.608        0.000                      0                   27        0.240        0.000                      0                   27        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tio_clkin     pll_clk1            1.803        0.000                      0                 5666        0.026        0.000                      0                 5666  
pll_clk1      tio_clkin           1.779        0.000                      0                 5666        0.050        0.000                      0                 5666  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_clk1           pll_clk1                 6.883        0.000                      0                   10        0.539        0.000                      0                   10  
**async_default**  tio_clkin          pll_clk1                 6.715        0.000                      0                   10        0.245        0.000                      0                   10  
**async_default**  pll_clk1           tio_clkin                6.690        0.000                      0                   10        0.270        0.000                      0                   10  
**async_default**  tio_clkin          tio_clkin                6.883        0.000                      0                   10        0.539        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.963ns (11.917%)  route 7.118ns (88.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.769    13.228    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.352 r  Triv_Core/TriviumLFSR/Triv_buffer[121]_i_1/O
                         net (fo=1, routed)           0.000    13.352    Triv_Core_n_902
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/C
                         clock pessimism              0.189    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.031    15.324    Triv_buffer_reg[121]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.963ns (11.923%)  route 7.114ns (88.077%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.765    13.224    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.348 r  Triv_Core/TriviumLFSR/Triv_buffer[105]_i_1/O
                         net (fo=1, routed)           0.000    13.348    Triv_Core_n_918
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/C
                         clock pessimism              0.189    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.029    15.322    Triv_buffer_reg[105]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -13.348    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[265]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 0.963ns (11.932%)  route 7.108ns (88.068%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.758    13.218    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.342 r  Triv_Core/TriviumLFSR/Triv_buffer[265]_i_1/O
                         net (fo=1, routed)           0.000    13.342    Triv_Core_n_758
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.137    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/C
                         clock pessimism              0.189    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.029    15.320    Triv_buffer_reg[265]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 0.963ns (11.912%)  route 7.121ns (88.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.772    13.232    Triv_Core/TriviumLFSR/kalle
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.356 r  Triv_Core/TriviumLFSR/Triv_buffer[252]_i_1/O
                         net (fo=1, routed)           0.000    13.356    Triv_Core_n_771
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.677    15.135    crypt_clk
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/C
                         clock pessimism              0.189    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.079    15.368    Triv_buffer_reg[252]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[353]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.963ns (11.946%)  route 7.098ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.749    13.209    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.333 r  Triv_Core/TriviumLFSR/Triv_buffer[353]_i_1/O
                         net (fo=1, routed)           0.000    13.333    Triv_Core_n_670
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/C
                         clock pessimism              0.189    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.372    Triv_buffer_reg[353]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 0.963ns (12.024%)  route 7.046ns (87.976%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.697    13.157    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.281 r  Triv_Core/TriviumLFSR/Triv_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    13.281    Triv_Core_n_630
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.678    15.136    crypt_clk
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/C
                         clock pessimism              0.189    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.031    15.321    Triv_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.963ns (12.022%)  route 7.047ns (87.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.698    13.158    Triv_Core/TriviumLFSR/kalle
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.282 r  Triv_Core/TriviumLFSR/Triv_buffer[193]_i_1/O
                         net (fo=1, routed)           0.000    13.282    Triv_Core_n_830
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.682    15.140    crypt_clk
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/C
                         clock pessimism              0.189    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.029    15.323    Triv_buffer_reg[193]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[337]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.963ns (11.952%)  route 7.094ns (88.048%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.745    13.205    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.329 r  Triv_Core/TriviumLFSR/Triv_buffer[337]_i_1/O
                         net (fo=1, routed)           0.000    13.329    Triv_Core_n_686
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/C
                         clock pessimism              0.189    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.372    Triv_buffer_reg[337]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.963ns (12.038%)  route 7.037ns (87.962%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.687    13.147    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.271 r  Triv_Core/TriviumLFSR/Triv_buffer[329]_i_1/O
                         net (fo=1, routed)           0.000    13.271    Triv_Core_n_694
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.137    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/C
                         clock pessimism              0.189    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031    15.322    Triv_buffer_reg[329]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.963ns (12.060%)  route 7.022ns (87.940%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.672    13.132    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.256 r  Triv_Core/TriviumLFSR/Triv_buffer[297]_i_1/O
                         net (fo=1, routed)           0.000    13.256    Triv_Core_n_726
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.137    crypt_clk
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/C
                         clock pessimism              0.189    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    15.322    Triv_buffer_reg[297]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.032%)  route 0.201ns (46.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[77]/Q
                         net (fo=1, routed)           0.201     1.858    Triv_Core/TriviumLFSR/s_reg_n_0_[77]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.957 r  Triv_Core/TriviumLFSR/s[78]_i_1/O
                         net (fo=1, routed)           0.000     1.957    Triv_Core/TriviumLFSR/p_0_in[78]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.046    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.092     1.638    Triv_Core/TriviumLFSR/s_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.498%)  route 0.197ns (44.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.569     1.530    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.678 r  Triv_Core/TriviumLFSR/s_reg[146]/Q
                         net (fo=1, routed)           0.197     1.875    Triv_Core/TriviumLFSR/s_reg_n_0_[146]
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.973 r  Triv_Core/TriviumLFSR/s[147]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Triv_Core/TriviumLFSR/p_0_in[147]
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.046    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/C
                         clock pessimism             -0.517     1.530    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121     1.651    Triv_Core/TriviumLFSR/s_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.247ns (57.041%)  route 0.186ns (42.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.565     1.526    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.148     1.674 r  Triv_Core/TriviumLFSR/s_reg[58]/Q
                         net (fo=1, routed)           0.186     1.860    Triv_Core/TriviumLFSR/s_reg_n_0_[58]
    SLICE_X40Y101        LUT3 (Prop_lut3_I2_O)        0.099     1.959 r  Triv_Core/TriviumLFSR/s[59]_i_1/O
                         net (fo=1, routed)           0.000     1.959    Triv_Core/TriviumLFSR/p_0_in[59]
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.043    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.092     1.634    Triv_Core/TriviumLFSR/s_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.246ns (54.047%)  route 0.209ns (45.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.525    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.148     1.673 r  Triv_Core/TriviumLFSR/s_reg[110]/Q
                         net (fo=1, routed)           0.209     1.882    Triv_Core/TriviumLFSR/s_reg_n_0_[110]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.980 r  Triv_Core/TriviumLFSR/s[111]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Triv_Core/TriviumLFSR/p_0_in[111]
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.836     2.042    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.091     1.654    Triv_Core/TriviumLFSR/s_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (52.008%)  route 0.209ns (47.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[50]/Q
                         net (fo=1, routed)           0.209     1.865    Triv_Core/TriviumLFSR/s_reg_n_0_[50]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.963 r  Triv_Core/TriviumLFSR/s[51]_i_1/O
                         net (fo=1, routed)           0.000     1.963    Triv_Core/TriviumLFSR/p_0_in[51]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.046    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.091     1.637    Triv_Core/TriviumLFSR/s_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 crypt_cipherin_reg[767]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[767]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.457%)  route 0.218ns (59.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.525    crypt_clk
    SLICE_X46Y56         FDRE                                         r  crypt_cipherin_reg[767]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.148     1.673 r  crypt_cipherin_reg[767]/Q
                         net (fo=1, routed)           0.218     1.890    reg_inst/reg_crypt_cipherout_reg[1023]_0[767]
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.834     2.040    reg_inst/crypt_clk
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.023     1.563    reg_inst/reg_crypt_cipherout_reg[767]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.805%)  route 0.219ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X31Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[26]/Q
                         net (fo=1, routed)           0.219     1.875    Triv_Core/TriviumLFSR/s_reg_n_0_[26]
    SLICE_X32Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.973 r  Triv_Core/TriviumLFSR/s[27]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Triv_Core/TriviumLFSR/p_0_in[27]
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.044    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.091     1.635    Triv_Core/TriviumLFSR/s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (52.994%)  route 0.219ns (47.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  Triv_Core/TriviumLFSR/s_reg[3]/Q
                         net (fo=1, routed)           0.219     1.894    Triv_Core/TriviumLFSR/s_reg_n_0_[3]
    SLICE_X44Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.993 r  Triv_Core/TriviumLFSR/s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.993    Triv_Core/TriviumLFSR/p_0_in[4]
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.043    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.091     1.635    Triv_Core/TriviumLFSR/s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.977%)  route 0.226ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[74]/Q
                         net (fo=1, routed)           0.226     1.883    Triv_Core/TriviumLFSR/s_reg_n_0_[74]
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.098     1.981 r  Triv_Core/TriviumLFSR/s[75]_i_1/O
                         net (fo=1, routed)           0.000     1.981    Triv_Core/TriviumLFSR/p_0_in[75]
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.839     2.045    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.092     1.621    Triv_Core/TriviumLFSR/s_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.246ns (49.588%)  route 0.250ns (50.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.525    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.148     1.673 r  Triv_Core/TriviumLFSR/s_reg[116]/Q
                         net (fo=1, routed)           0.250     1.923    Triv_Core/TriviumLFSR/s_reg_n_0_[116]
    SLICE_X33Y102        LUT3 (Prop_lut3_I2_O)        0.098     2.021 r  Triv_Core/TriviumLFSR/s[117]_i_1/O
                         net (fo=1, routed)           0.000     2.021    Triv_Core/TriviumLFSR/p_0_in[117]
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.838     2.045    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/C
                         clock pessimism             -0.480     1.566    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.091     1.657    Triv_Core/TriviumLFSR/s_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clk1 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I0
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[52]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[53]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[54]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[55]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[56]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y101  Triv_Core/TriviumLFSR/s_reg[57]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y101  Triv_Core/TriviumLFSR/s_reg[58]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y101  Triv_Core/TriviumLFSR/s_reg[59]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[65]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[66]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[67]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[68]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[69]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[70]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y45   Triv_buffer_reg[253]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y41   Triv_buffer_reg[265]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y61   Triv_buffer_reg[266]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y47   Triv_buffer_reg[269]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[52]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[53]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[54]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[55]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[56]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y98   Triv_Core/TriviumLFSR/s_reg[61]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y98   Triv_Core/TriviumLFSR/s_reg[62]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[65]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[66]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[67]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.963ns (11.917%)  route 7.118ns (88.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.769    13.216    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.340 r  Triv_Core/TriviumLFSR/Triv_buffer[121]_i_1/O
                         net (fo=1, routed)           0.000    13.340    Triv_Core_n_902
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/C
                         clock pessimism              0.188    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.031    15.311    Triv_buffer_reg[121]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.963ns (11.923%)  route 7.114ns (88.077%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.765    13.212    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.336 r  Triv_Core/TriviumLFSR/Triv_buffer[105]_i_1/O
                         net (fo=1, routed)           0.000    13.336    Triv_Core_n_918
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/C
                         clock pessimism              0.188    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.029    15.309    Triv_buffer_reg[105]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[265]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 0.963ns (11.932%)  route 7.108ns (88.068%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.758    13.206    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.330 r  Triv_Core/TriviumLFSR/Triv_buffer[265]_i_1/O
                         net (fo=1, routed)           0.000    13.330    Triv_Core_n_758
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.125    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/C
                         clock pessimism              0.188    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.029    15.307    Triv_buffer_reg[265]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 0.963ns (11.912%)  route 7.121ns (88.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.772    13.219    Triv_Core/TriviumLFSR/kalle
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.343 r  Triv_Core/TriviumLFSR/Triv_buffer[252]_i_1/O
                         net (fo=1, routed)           0.000    13.343    Triv_Core_n_771
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.677    15.123    crypt_clk
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/C
                         clock pessimism              0.188    15.312    
                         clock uncertainty           -0.035    15.276    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.079    15.355    Triv_buffer_reg[252]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[353]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.963ns (11.946%)  route 7.098ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.749    13.197    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.321 r  Triv_Core/TriviumLFSR/Triv_buffer[353]_i_1/O
                         net (fo=1, routed)           0.000    13.321    Triv_Core_n_670
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/C
                         clock pessimism              0.188    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.359    Triv_buffer_reg[353]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 0.963ns (12.024%)  route 7.046ns (87.976%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.697    13.144    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.268 r  Triv_Core/TriviumLFSR/Triv_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    13.268    Triv_Core_n_630
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.678    15.124    crypt_clk
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/C
                         clock pessimism              0.188    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.031    15.308    Triv_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.963ns (12.022%)  route 7.047ns (87.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.698    13.145    Triv_Core/TriviumLFSR/kalle
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.269 r  Triv_Core/TriviumLFSR/Triv_buffer[193]_i_1/O
                         net (fo=1, routed)           0.000    13.269    Triv_Core_n_830
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.682    15.128    crypt_clk
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/C
                         clock pessimism              0.188    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.029    15.310    Triv_buffer_reg[193]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[337]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.963ns (11.952%)  route 7.094ns (88.048%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.745    13.193    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.317 r  Triv_Core/TriviumLFSR/Triv_buffer[337]_i_1/O
                         net (fo=1, routed)           0.000    13.317    Triv_Core_n_686
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/C
                         clock pessimism              0.188    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.359    Triv_buffer_reg[337]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.963ns (12.038%)  route 7.037ns (87.962%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.687    13.135    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.259 r  Triv_Core/TriviumLFSR/Triv_buffer[329]_i_1/O
                         net (fo=1, routed)           0.000    13.259    Triv_Core_n_694
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.125    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/C
                         clock pessimism              0.188    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031    15.309    Triv_buffer_reg[329]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.963ns (12.060%)  route 7.022ns (87.940%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.672    13.120    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.244 r  Triv_Core/TriviumLFSR/Triv_buffer[297]_i_1/O
                         net (fo=1, routed)           0.000    13.244    Triv_Core_n_726
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.125    crypt_clk
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/C
                         clock pessimism              0.188    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    15.309    Triv_buffer_reg[297]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                  2.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.032%)  route 0.201ns (46.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[77]/Q
                         net (fo=1, routed)           0.201     1.845    Triv_Core/TriviumLFSR/s_reg_n_0_[77]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.944 r  Triv_Core/TriviumLFSR/s[78]_i_1/O
                         net (fo=1, routed)           0.000     1.944    Triv_Core/TriviumLFSR/p_0_in[78]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.034    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.092     1.625    Triv_Core/TriviumLFSR/s_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.498%)  route 0.197ns (44.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.569     1.517    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  Triv_Core/TriviumLFSR/s_reg[146]/Q
                         net (fo=1, routed)           0.197     1.863    Triv_Core/TriviumLFSR/s_reg_n_0_[146]
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.961 r  Triv_Core/TriviumLFSR/s[147]_i_1/O
                         net (fo=1, routed)           0.000     1.961    Triv_Core/TriviumLFSR/p_0_in[147]
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.034    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121     1.638    Triv_Core/TriviumLFSR/s_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.247ns (57.041%)  route 0.186ns (42.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.565     1.513    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.148     1.661 r  Triv_Core/TriviumLFSR/s_reg[58]/Q
                         net (fo=1, routed)           0.186     1.848    Triv_Core/TriviumLFSR/s_reg_n_0_[58]
    SLICE_X40Y101        LUT3 (Prop_lut3_I2_O)        0.099     1.947 r  Triv_Core/TriviumLFSR/s[59]_i_1/O
                         net (fo=1, routed)           0.000     1.947    Triv_Core/TriviumLFSR/p_0_in[59]
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.031    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.092     1.621    Triv_Core/TriviumLFSR/s_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.246ns (54.047%)  route 0.209ns (45.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.512    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.148     1.660 r  Triv_Core/TriviumLFSR/s_reg[110]/Q
                         net (fo=1, routed)           0.209     1.870    Triv_Core/TriviumLFSR/s_reg_n_0_[110]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.968 r  Triv_Core/TriviumLFSR/s[111]_i_1/O
                         net (fo=1, routed)           0.000     1.968    Triv_Core/TriviumLFSR/p_0_in[111]
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.836     2.030    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/C
                         clock pessimism             -0.480     1.550    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.091     1.641    Triv_Core/TriviumLFSR/s_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (52.008%)  route 0.209ns (47.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[50]/Q
                         net (fo=1, routed)           0.209     1.853    Triv_Core/TriviumLFSR/s_reg_n_0_[50]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.951 r  Triv_Core/TriviumLFSR/s[51]_i_1/O
                         net (fo=1, routed)           0.000     1.951    Triv_Core/TriviumLFSR/p_0_in[51]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.034    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.091     1.624    Triv_Core/TriviumLFSR/s_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 crypt_cipherin_reg[767]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[767]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.457%)  route 0.218ns (59.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.512    crypt_clk
    SLICE_X46Y56         FDRE                                         r  crypt_cipherin_reg[767]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  crypt_cipherin_reg[767]/Q
                         net (fo=1, routed)           0.218     1.878    reg_inst/reg_crypt_cipherout_reg[1023]_0[767]
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.834     2.028    reg_inst/crypt_clk
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.023     1.550    reg_inst/reg_crypt_cipherout_reg[767]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.805%)  route 0.219ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X31Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[26]/Q
                         net (fo=1, routed)           0.219     1.863    Triv_Core/TriviumLFSR/s_reg_n_0_[26]
    SLICE_X32Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.961 r  Triv_Core/TriviumLFSR/s[27]_i_1/O
                         net (fo=1, routed)           0.000     1.961    Triv_Core/TriviumLFSR/p_0_in[27]
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.032    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.091     1.622    Triv_Core/TriviumLFSR/s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (52.994%)  route 0.219ns (47.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  Triv_Core/TriviumLFSR/s_reg[3]/Q
                         net (fo=1, routed)           0.219     1.881    Triv_Core/TriviumLFSR/s_reg_n_0_[3]
    SLICE_X44Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.980 r  Triv_Core/TriviumLFSR/s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Triv_Core/TriviumLFSR/p_0_in[4]
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.031    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.091     1.622    Triv_Core/TriviumLFSR/s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.977%)  route 0.226ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[74]/Q
                         net (fo=1, routed)           0.226     1.871    Triv_Core/TriviumLFSR/s_reg_n_0_[74]
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.098     1.969 r  Triv_Core/TriviumLFSR/s[75]_i_1/O
                         net (fo=1, routed)           0.000     1.969    Triv_Core/TriviumLFSR/p_0_in[75]
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.839     2.033    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.092     1.608    Triv_Core/TriviumLFSR/s_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.246ns (49.588%)  route 0.250ns (50.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.512    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.148     1.660 r  Triv_Core/TriviumLFSR/s_reg[116]/Q
                         net (fo=1, routed)           0.250     1.911    Triv_Core/TriviumLFSR/s_reg_n_0_[116]
    SLICE_X33Y102        LUT3 (Prop_lut3_I2_O)        0.098     2.009 r  Triv_Core/TriviumLFSR/s[117]_i_1/O
                         net (fo=1, routed)           0.000     2.009    Triv_Core/TriviumLFSR/p_0_in[117]
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.838     2.033    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/C
                         clock pessimism             -0.480     1.553    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.091     1.644    Triv_Core/TriviumLFSR/s_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I1
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[52]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[53]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[54]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[55]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[56]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y101  Triv_Core/TriviumLFSR/s_reg[57]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y101  Triv_Core/TriviumLFSR/s_reg[58]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y101  Triv_Core/TriviumLFSR/s_reg[59]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X47Y66   Triv_buffer_reg[262]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y71   Triv_buffer_reg[543]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y66   Triv_buffer_reg[54]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y69   Triv_buffer_reg[551]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y61   Triv_buffer_reg[552]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y61   Triv_buffer_reg[832]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y63   crypt_cipherin_reg[391]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y64   crypt_cipherin_reg[673]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X37Y69   reg_inst/reg_crypt_cipherout_reg[240]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y64   reg_inst/reg_crypt_cipherout_reg[529]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[52]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[53]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[54]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[55]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y97   Triv_Core/TriviumLFSR/s_reg[56]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y98   Triv_Core/TriviumLFSR/s_reg[61]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y98   Triv_Core/TriviumLFSR/s_reg[62]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[65]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[66]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y94   Triv_Core/TriviumLFSR/s_reg[67]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  usb_timer_heartbeat_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.477    usb_timer_heartbeat_reg[20]_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.700 r  usb_timer_heartbeat_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.700    usb_timer_heartbeat_reg[24]_i_1_n_7
    SLICE_X89Y83         FDRE                                         r  usb_timer_heartbeat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.605    15.007    usb_clk_buf
    SLICE_X89Y83         FDRE                                         r  usb_timer_heartbeat_reg[24]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)        0.062    15.309    usb_timer_heartbeat_reg[24]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.697 r  usb_timer_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.697    usb_timer_heartbeat_reg[20]_i_1_n_6
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.604    15.006    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[21]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.062    15.308    usb_timer_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.676 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.676    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.604    15.006    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.062    15.308    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.602 r  usb_timer_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.602    usb_timer_heartbeat_reg[20]_i_1_n_5
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.604    15.006    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[22]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.062    15.308    usb_timer_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.586 r  usb_timer_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.586    usb_timer_heartbeat_reg[20]_i_1_n_7
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.604    15.006    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[20]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.062    15.308    usb_timer_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.583 r  usb_timer_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.583    usb_timer_heartbeat_reg[16]_i_1_n_6
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.602    15.004    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[17]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.306    usb_timer_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.562    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.602    15.004    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.306    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.488 r  usb_timer_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.488    usb_timer_heartbeat_reg[16]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.602    15.004    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.306    usb_timer_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.472 r  usb_timer_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.472    usb_timer_heartbeat_reg[16]_i_1_n_7
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.602    15.004    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.062    15.306    usb_timer_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  my_usb/clkibuf/O
                         net (fo=1, routed)           2.025     3.486    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.715     5.297    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  usb_timer_heartbeat_reg[1]/Q
                         net (fo=1, routed)           0.480     6.233    usb_timer_heartbeat_reg_n_0_[1]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.907 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.907    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.021 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.021    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.469 r  usb_timer_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.469    usb_timer_heartbeat_reg[12]_i_1_n_6
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.391    11.391 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.920    13.311    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.402 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.601    15.003    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[13]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.062    15.305    usb_timer_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 my_usb/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_usb/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.588     1.487    my_usb/usb_clk_buf
    SLICE_X88Y124        FDRE                                         r  my_usb/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  my_usb/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.128     1.779    my_usb/isoutreg[0]
    SLICE_X88Y124        FDRE                                         r  my_usb/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.856     2.001    my_usb/usb_clk_buf
    SLICE_X88Y124        FDRE                                         r  my_usb/isoutreg_reg[1]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.052     1.539    my_usb/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.598     1.497    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[11]/Q
                         net (fo=1, routed)           0.108     1.746    usb_timer_heartbeat_reg_n_0_[11]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  usb_timer_heartbeat_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    usb_timer_heartbeat_reg[8]_i_1_n_4
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.868     2.012    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.599     1.498    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[15]/Q
                         net (fo=1, routed)           0.108     1.747    usb_timer_heartbeat_reg_n_0_[15]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  usb_timer_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    usb_timer_heartbeat_reg[12]_i_1_n_4
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.869     2.013    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.600     1.499    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[19]/Q
                         net (fo=1, routed)           0.108     1.748    usb_timer_heartbeat_reg_n_0_[19]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.870     2.014    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.597     1.496    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  usb_timer_heartbeat_reg[3]/Q
                         net (fo=1, routed)           0.108     1.745    usb_timer_heartbeat_reg_n_0_[3]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  usb_timer_heartbeat_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    usb_timer_heartbeat_reg[0]_i_1_n_4
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.866     2.010    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.105     1.601    usb_timer_heartbeat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.597     1.496    usb_clk_buf
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  usb_timer_heartbeat_reg[7]/Q
                         net (fo=1, routed)           0.108     1.745    usb_timer_heartbeat_reg_n_0_[7]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  usb_timer_heartbeat_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    usb_timer_heartbeat_reg[4]_i_1_n_4
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.867     2.011    usb_clk_buf
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.105     1.601    usb_timer_heartbeat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.601     1.500    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  usb_timer_heartbeat_reg[23]/Q
                         net (fo=1, routed)           0.108     1.749    usb_timer_heartbeat_reg_n_0_[23]
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.871     2.015    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X89Y82         FDRE (Hold_fdre_C_D)         0.105     1.605    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.598     1.497    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[8]/Q
                         net (fo=1, routed)           0.105     1.743    usb_timer_heartbeat_reg_n_0_[8]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  usb_timer_heartbeat_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    usb_timer_heartbeat_reg[8]_i_1_n_7
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.868     2.012    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[8]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.599     1.498    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[12]/Q
                         net (fo=1, routed)           0.105     1.744    usb_timer_heartbeat_reg_n_0_[12]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  usb_timer_heartbeat_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    usb_timer_heartbeat_reg[12]_i_1_n_7
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.869     2.013    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[12]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.600     1.499    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[16]/Q
                         net (fo=1, routed)           0.105     1.745    usb_timer_heartbeat_reg_n_0_[16]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  usb_timer_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    usb_timer_heartbeat_reg[16]_i_1_n_7
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.870     2.014    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  my_usb/clkbuf/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y124   my_usb/isoutreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y124   my_usb/isoutreg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y124   my_usb/isoutreg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y83    usb_timer_heartbeat_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y124   my_usb/isoutreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y124   my_usb/isoutreg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y124   my_usb/isoutreg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y124   my_usb/isoutreg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y124   my_usb/isoutreg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y124   my_usb/isoutreg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.963ns (11.917%)  route 7.118ns (88.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.769    13.216    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.340 r  Triv_Core/TriviumLFSR/Triv_buffer[121]_i_1/O
                         net (fo=1, routed)           0.000    13.340    Triv_Core_n_902
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/C
                         clock pessimism              0.008    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.031    15.143    Triv_buffer_reg[121]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.963ns (11.923%)  route 7.114ns (88.077%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.765    13.212    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.336 r  Triv_Core/TriviumLFSR/Triv_buffer[105]_i_1/O
                         net (fo=1, routed)           0.000    13.336    Triv_Core_n_918
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/C
                         clock pessimism              0.008    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.029    15.141    Triv_buffer_reg[105]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[265]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 0.963ns (11.932%)  route 7.108ns (88.068%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.758    13.206    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.330 r  Triv_Core/TriviumLFSR/Triv_buffer[265]_i_1/O
                         net (fo=1, routed)           0.000    13.330    Triv_Core_n_758
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.137    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/C
                         clock pessimism              0.008    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.029    15.139    Triv_buffer_reg[265]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 0.963ns (11.912%)  route 7.121ns (88.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.772    13.219    Triv_Core/TriviumLFSR/kalle
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.343 r  Triv_Core/TriviumLFSR/Triv_buffer[252]_i_1/O
                         net (fo=1, routed)           0.000    13.343    Triv_Core_n_771
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.677    15.135    crypt_clk
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/C
                         clock pessimism              0.008    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.079    15.187    Triv_buffer_reg[252]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[353]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.963ns (11.946%)  route 7.098ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.749    13.197    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.321 r  Triv_Core/TriviumLFSR/Triv_buffer[353]_i_1/O
                         net (fo=1, routed)           0.000    13.321    Triv_Core_n_670
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/C
                         clock pessimism              0.008    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.191    Triv_buffer_reg[353]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 0.963ns (12.024%)  route 7.046ns (87.976%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.697    13.144    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.268 r  Triv_Core/TriviumLFSR/Triv_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    13.268    Triv_Core_n_630
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.678    15.136    crypt_clk
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/C
                         clock pessimism              0.008    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.031    15.140    Triv_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.963ns (12.022%)  route 7.047ns (87.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.698    13.145    Triv_Core/TriviumLFSR/kalle
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.269 r  Triv_Core/TriviumLFSR/Triv_buffer[193]_i_1/O
                         net (fo=1, routed)           0.000    13.269    Triv_Core_n_830
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.682    15.140    crypt_clk
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/C
                         clock pessimism              0.008    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.029    15.142    Triv_buffer_reg[193]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[337]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.963ns (11.952%)  route 7.094ns (88.048%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.745    13.193    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.317 r  Triv_Core/TriviumLFSR/Triv_buffer[337]_i_1/O
                         net (fo=1, routed)           0.000    13.317    Triv_Core_n_686
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.139    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/C
                         clock pessimism              0.008    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.191    Triv_buffer_reg[337]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.963ns (12.038%)  route 7.037ns (87.962%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.687    13.135    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.259 r  Triv_Core/TriviumLFSR/Triv_buffer[329]_i_1/O
                         net (fo=1, routed)           0.000    13.259    Triv_Core_n_694
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.137    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/C
                         clock pessimism              0.008    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031    15.141    Triv_buffer_reg[329]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.963ns (12.060%)  route 7.022ns (87.940%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.259    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.678 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.498    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.794 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.324    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.448 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.672    13.120    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.244 r  Triv_Core/TriviumLFSR/Triv_buffer[297]_i_1/O
                         net (fo=1, routed)           0.000    13.244    Triv_Core_n_726
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.137    crypt_clk
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/C
                         clock pessimism              0.008    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    15.141    Triv_buffer_reg[297]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                  1.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.032%)  route 0.201ns (46.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[77]/Q
                         net (fo=1, routed)           0.201     1.845    Triv_Core/TriviumLFSR/s_reg_n_0_[77]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.944 r  Triv_Core/TriviumLFSR/s[78]_i_1/O
                         net (fo=1, routed)           0.000     1.944    Triv_Core/TriviumLFSR/p_0_in[78]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.046    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/C
                         clock pessimism             -0.255     1.791    
                         clock uncertainty            0.035     1.827    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.092     1.919    Triv_Core/TriviumLFSR/s_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.498%)  route 0.197ns (44.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.569     1.517    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  Triv_Core/TriviumLFSR/s_reg[146]/Q
                         net (fo=1, routed)           0.197     1.863    Triv_Core/TriviumLFSR/s_reg_n_0_[146]
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.961 r  Triv_Core/TriviumLFSR/s[147]_i_1/O
                         net (fo=1, routed)           0.000     1.961    Triv_Core/TriviumLFSR/p_0_in[147]
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.046    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/C
                         clock pessimism             -0.271     1.775    
                         clock uncertainty            0.035     1.811    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121     1.932    Triv_Core/TriviumLFSR/s_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.247ns (57.041%)  route 0.186ns (42.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.565     1.513    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.148     1.661 r  Triv_Core/TriviumLFSR/s_reg[58]/Q
                         net (fo=1, routed)           0.186     1.848    Triv_Core/TriviumLFSR/s_reg_n_0_[58]
    SLICE_X40Y101        LUT3 (Prop_lut3_I2_O)        0.099     1.947 r  Triv_Core/TriviumLFSR/s[59]_i_1/O
                         net (fo=1, routed)           0.000     1.947    Triv_Core/TriviumLFSR/p_0_in[59]
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.043    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/C
                         clock pessimism             -0.256     1.788    
                         clock uncertainty            0.035     1.823    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.092     1.915    Triv_Core/TriviumLFSR/s_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.246ns (54.047%)  route 0.209ns (45.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.512    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.148     1.660 r  Triv_Core/TriviumLFSR/s_reg[110]/Q
                         net (fo=1, routed)           0.209     1.870    Triv_Core/TriviumLFSR/s_reg_n_0_[110]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.968 r  Triv_Core/TriviumLFSR/s[111]_i_1/O
                         net (fo=1, routed)           0.000     1.968    Triv_Core/TriviumLFSR/p_0_in[111]
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.836     2.042    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/C
                         clock pessimism             -0.234     1.809    
                         clock uncertainty            0.035     1.844    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.091     1.935    Triv_Core/TriviumLFSR/s_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (52.008%)  route 0.209ns (47.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[50]/Q
                         net (fo=1, routed)           0.209     1.853    Triv_Core/TriviumLFSR/s_reg_n_0_[50]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.951 r  Triv_Core/TriviumLFSR/s[51]_i_1/O
                         net (fo=1, routed)           0.000     1.951    Triv_Core/TriviumLFSR/p_0_in[51]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.046    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/C
                         clock pessimism             -0.255     1.791    
                         clock uncertainty            0.035     1.827    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.091     1.918    Triv_Core/TriviumLFSR/s_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 crypt_cipherin_reg[767]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[767]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.457%)  route 0.218ns (59.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.512    crypt_clk
    SLICE_X46Y56         FDRE                                         r  crypt_cipherin_reg[767]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.148     1.660 r  crypt_cipherin_reg[767]/Q
                         net (fo=1, routed)           0.218     1.878    reg_inst/reg_crypt_cipherout_reg[1023]_0[767]
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.834     2.040    reg_inst/crypt_clk
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/C
                         clock pessimism             -0.255     1.785    
                         clock uncertainty            0.035     1.821    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.023     1.844    reg_inst/reg_crypt_cipherout_reg[767]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.805%)  route 0.219ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X31Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[26]/Q
                         net (fo=1, routed)           0.219     1.863    Triv_Core/TriviumLFSR/s_reg_n_0_[26]
    SLICE_X32Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.961 r  Triv_Core/TriviumLFSR/s[27]_i_1/O
                         net (fo=1, routed)           0.000     1.961    Triv_Core/TriviumLFSR/p_0_in[27]
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.044    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/C
                         clock pessimism             -0.255     1.790    
                         clock uncertainty            0.035     1.825    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.091     1.916    Triv_Core/TriviumLFSR/s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (52.994%)  route 0.219ns (47.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  Triv_Core/TriviumLFSR/s_reg[3]/Q
                         net (fo=1, routed)           0.219     1.881    Triv_Core/TriviumLFSR/s_reg_n_0_[3]
    SLICE_X44Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.980 r  Triv_Core/TriviumLFSR/s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Triv_Core/TriviumLFSR/p_0_in[4]
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.043    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/C
                         clock pessimism             -0.254     1.789    
                         clock uncertainty            0.035     1.825    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.091     1.916    Triv_Core/TriviumLFSR/s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.977%)  route 0.226ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.516    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Triv_Core/TriviumLFSR/s_reg[74]/Q
                         net (fo=1, routed)           0.226     1.871    Triv_Core/TriviumLFSR/s_reg_n_0_[74]
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.098     1.969 r  Triv_Core/TriviumLFSR/s[75]_i_1/O
                         net (fo=1, routed)           0.000     1.969    Triv_Core/TriviumLFSR/p_0_in[75]
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.839     2.045    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/C
                         clock pessimism             -0.271     1.774    
                         clock uncertainty            0.035     1.810    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.092     1.902    Triv_Core/TriviumLFSR/s_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.246ns (49.588%)  route 0.250ns (50.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.512    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.148     1.660 r  Triv_Core/TriviumLFSR/s_reg[116]/Q
                         net (fo=1, routed)           0.250     1.911    Triv_Core/TriviumLFSR/s_reg_n_0_[116]
    SLICE_X33Y102        LUT3 (Prop_lut3_I2_O)        0.098     2.009 r  Triv_Core/TriviumLFSR/s[117]_i_1/O
                         net (fo=1, routed)           0.000     2.009    Triv_Core/TriviumLFSR/p_0_in[117]
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.838     2.045    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/C
                         clock pessimism             -0.234     1.812    
                         clock uncertainty            0.035     1.847    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.091     1.938    Triv_Core/TriviumLFSR/s_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.963ns (11.917%)  route 7.118ns (88.083%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.769    13.228    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.352 r  Triv_Core/TriviumLFSR/Triv_buffer[121]_i_1/O
                         net (fo=1, routed)           0.000    13.352    Triv_Core_n_902
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[121]/C
                         clock pessimism              0.008    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.031    15.131    Triv_buffer_reg[121]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 0.963ns (11.923%)  route 7.114ns (88.077%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.765    13.224    Triv_Core/TriviumLFSR/kalle
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.348 r  Triv_Core/TriviumLFSR/Triv_buffer[105]_i_1/O
                         net (fo=1, routed)           0.000    13.348    Triv_Core_n_918
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X35Y41         FDRE                                         r  Triv_buffer_reg[105]/C
                         clock pessimism              0.008    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.029    15.129    Triv_buffer_reg[105]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.348    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[265]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 0.963ns (11.932%)  route 7.108ns (88.068%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.758    13.218    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.342 r  Triv_Core/TriviumLFSR/Triv_buffer[265]_i_1/O
                         net (fo=1, routed)           0.000    13.342    Triv_Core_n_758
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.125    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[265]/C
                         clock pessimism              0.008    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.029    15.127    Triv_buffer_reg[265]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 0.963ns (11.912%)  route 7.121ns (88.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.772    13.232    Triv_Core/TriviumLFSR/kalle
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124    13.356 r  Triv_Core/TriviumLFSR/Triv_buffer[252]_i_1/O
                         net (fo=1, routed)           0.000    13.356    Triv_Core_n_771
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.677    15.123    crypt_clk
    SLICE_X42Y43         FDRE                                         r  Triv_buffer_reg[252]/C
                         clock pessimism              0.008    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.079    15.175    Triv_buffer_reg[252]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[353]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.963ns (11.946%)  route 7.098ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.749    13.209    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.333 r  Triv_Core/TriviumLFSR/Triv_buffer[353]_i_1/O
                         net (fo=1, routed)           0.000    13.333    Triv_Core_n_670
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[353]/C
                         clock pessimism              0.008    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.179    Triv_buffer_reg[353]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 0.963ns (12.024%)  route 7.046ns (87.976%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.697    13.157    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.281 r  Triv_Core/TriviumLFSR/Triv_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    13.281    Triv_Core_n_630
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.678    15.124    crypt_clk
    SLICE_X41Y40         FDRE                                         r  Triv_buffer_reg[393]/C
                         clock pessimism              0.008    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)        0.031    15.128    Triv_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.963ns (12.022%)  route 7.047ns (87.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.698    13.158    Triv_Core/TriviumLFSR/kalle
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.282 r  Triv_Core/TriviumLFSR/Triv_buffer[193]_i_1/O
                         net (fo=1, routed)           0.000    13.282    Triv_Core_n_830
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.682    15.128    crypt_clk
    SLICE_X31Y41         FDRE                                         r  Triv_buffer_reg[193]/C
                         clock pessimism              0.008    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.029    15.130    Triv_buffer_reg[193]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[337]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.963ns (11.952%)  route 7.094ns (88.048%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.745    13.205    Triv_Core/TriviumLFSR/kalle
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.329 r  Triv_Core/TriviumLFSR/Triv_buffer[337]_i_1/O
                         net (fo=1, routed)           0.000    13.329    Triv_Core_n_686
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.681    15.127    crypt_clk
    SLICE_X30Y40         FDRE                                         r  Triv_buffer_reg[337]/C
                         clock pessimism              0.008    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.079    15.179    Triv_buffer_reg[337]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.963ns (12.038%)  route 7.037ns (87.962%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.687    13.147    Triv_Core/TriviumLFSR/kalle
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.271 r  Triv_Core/TriviumLFSR/Triv_buffer[329]_i_1/O
                         net (fo=1, routed)           0.000    13.271    Triv_Core_n_694
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.125    crypt_clk
    SLICE_X40Y41         FDRE                                         r  Triv_buffer_reg[329]/C
                         clock pessimism              0.008    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031    15.129    Triv_buffer_reg[329]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[242]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_buffer_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.963ns (12.060%)  route 7.022ns (87.940%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.632     5.271    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X43Y92         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.419     5.690 r  Triv_Core/TriviumLFSR/s_reg[242]/Q
                         net (fo=2, routed)           0.820     6.510    Triv_Core/TriviumLFSR/p_0_in1_in
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.296     6.806 r  Triv_Core/TriviumLFSR/s[0]_i_2/O
                         net (fo=2, routed)           0.530     7.336    Triv_Core/TriviumLFSR/s[0]_i_2_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     7.460 r  Triv_Core/TriviumLFSR/Triv_buffer[1023]_i_2/O
                         net (fo=1024, routed)        5.672    13.132    Triv_Core/TriviumLFSR/kalle
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.256 r  Triv_Core/TriviumLFSR/Triv_buffer[297]_i_1/O
                         net (fo=1, routed)           0.000    13.256    Triv_Core_n_726
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.679    15.125    crypt_clk
    SLICE_X41Y41         FDRE                                         r  Triv_buffer_reg[297]/C
                         clock pessimism              0.008    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    15.129    Triv_buffer_reg[297]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.032%)  route 0.201ns (46.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[77]/Q
                         net (fo=1, routed)           0.201     1.858    Triv_Core/TriviumLFSR/s_reg_n_0_[77]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.957 r  Triv_Core/TriviumLFSR/s[78]_i_1/O
                         net (fo=1, routed)           0.000     1.957    Triv_Core/TriviumLFSR/p_0_in[78]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.034    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[78]/C
                         clock pessimism             -0.255     1.779    
                         clock uncertainty            0.035     1.815    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.092     1.907    Triv_Core/TriviumLFSR/s_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.498%)  route 0.197ns (44.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.569     1.530    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.678 r  Triv_Core/TriviumLFSR/s_reg[146]/Q
                         net (fo=1, routed)           0.197     1.875    Triv_Core/TriviumLFSR/s_reg_n_0_[146]
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.973 r  Triv_Core/TriviumLFSR/s[147]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Triv_Core/TriviumLFSR/p_0_in[147]
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.034    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X34Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[147]/C
                         clock pessimism             -0.271     1.763    
                         clock uncertainty            0.035     1.799    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121     1.920    Triv_Core/TriviumLFSR/s_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.247ns (57.041%)  route 0.186ns (42.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.565     1.526    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.148     1.674 r  Triv_Core/TriviumLFSR/s_reg[58]/Q
                         net (fo=1, routed)           0.186     1.860    Triv_Core/TriviumLFSR/s_reg_n_0_[58]
    SLICE_X40Y101        LUT3 (Prop_lut3_I2_O)        0.099     1.959 r  Triv_Core/TriviumLFSR/s[59]_i_1/O
                         net (fo=1, routed)           0.000     1.959    Triv_Core/TriviumLFSR/p_0_in[59]
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.031    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y101        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[59]/C
                         clock pessimism             -0.256     1.775    
                         clock uncertainty            0.035     1.811    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.092     1.903    Triv_Core/TriviumLFSR/s_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.246ns (54.047%)  route 0.209ns (45.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.525    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.148     1.673 r  Triv_Core/TriviumLFSR/s_reg[110]/Q
                         net (fo=1, routed)           0.209     1.882    Triv_Core/TriviumLFSR/s_reg_n_0_[110]
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.980 r  Triv_Core/TriviumLFSR/s[111]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Triv_Core/TriviumLFSR/p_0_in[111]
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.836     2.030    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X40Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[111]/C
                         clock pessimism             -0.234     1.796    
                         clock uncertainty            0.035     1.832    
    SLICE_X40Y103        FDRE (Hold_fdre_C_D)         0.091     1.923    Triv_Core/TriviumLFSR/s_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (52.008%)  route 0.209ns (47.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[50]/Q
                         net (fo=1, routed)           0.209     1.865    Triv_Core/TriviumLFSR/s_reg_n_0_[50]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.963 r  Triv_Core/TriviumLFSR/s[51]_i_1/O
                         net (fo=1, routed)           0.000     1.963    Triv_Core/TriviumLFSR/p_0_in[51]
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.840     2.034    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[51]/C
                         clock pessimism             -0.255     1.779    
                         clock uncertainty            0.035     1.815    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.091     1.906    Triv_Core/TriviumLFSR/s_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 crypt_cipherin_reg[767]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[767]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.457%)  route 0.218ns (59.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.525    crypt_clk
    SLICE_X46Y56         FDRE                                         r  crypt_cipherin_reg[767]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.148     1.673 r  crypt_cipherin_reg[767]/Q
                         net (fo=1, routed)           0.218     1.890    reg_inst/reg_crypt_cipherout_reg[1023]_0[767]
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.834     2.028    reg_inst/crypt_clk
    SLICE_X49Y57         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[767]/C
                         clock pessimism             -0.255     1.773    
                         clock uncertainty            0.035     1.809    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.023     1.832    reg_inst/reg_crypt_cipherout_reg[767]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.805%)  route 0.219ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X31Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[26]/Q
                         net (fo=1, routed)           0.219     1.875    Triv_Core/TriviumLFSR/s_reg_n_0_[26]
    SLICE_X32Y103        LUT3 (Prop_lut3_I2_O)        0.098     1.973 r  Triv_Core/TriviumLFSR/s[27]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Triv_Core/TriviumLFSR/p_0_in[27]
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.032    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X32Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[27]/C
                         clock pessimism             -0.255     1.777    
                         clock uncertainty            0.035     1.813    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.091     1.904    Triv_Core/TriviumLFSR/s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.247ns (52.994%)  route 0.219ns (47.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X42Y96         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  Triv_Core/TriviumLFSR/s_reg[3]/Q
                         net (fo=1, routed)           0.219     1.894    Triv_Core/TriviumLFSR/s_reg_n_0_[3]
    SLICE_X44Y97         LUT3 (Prop_lut3_I2_O)        0.099     1.993 r  Triv_Core/TriviumLFSR/s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.993    Triv_Core/TriviumLFSR/p_0_in[4]
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.837     2.031    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X44Y97         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[4]/C
                         clock pessimism             -0.254     1.777    
                         clock uncertainty            0.035     1.813    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.091     1.904    Triv_Core/TriviumLFSR/s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.977%)  route 0.226ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.568     1.529    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  Triv_Core/TriviumLFSR/s_reg[74]/Q
                         net (fo=1, routed)           0.226     1.883    Triv_Core/TriviumLFSR/s_reg_n_0_[74]
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.098     1.981 r  Triv_Core/TriviumLFSR/s[75]_i_1/O
                         net (fo=1, routed)           0.000     1.981    Triv_Core/TriviumLFSR/p_0_in[75]
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.839     2.033    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X36Y95         FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[75]/C
                         clock pessimism             -0.271     1.762    
                         clock uncertainty            0.035     1.798    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.092     1.890    Triv_Core/TriviumLFSR/s_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Triv_Core/TriviumLFSR/s_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/TriviumLFSR/s_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.246ns (49.588%)  route 0.250ns (50.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.564     1.525    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X38Y103        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.148     1.673 r  Triv_Core/TriviumLFSR/s_reg[116]/Q
                         net (fo=1, routed)           0.250     1.923    Triv_Core/TriviumLFSR/s_reg_n_0_[116]
    SLICE_X33Y102        LUT3 (Prop_lut3_I2_O)        0.098     2.021 r  Triv_Core/TriviumLFSR/s[117]_i_1/O
                         net (fo=1, routed)           0.000     2.021    Triv_Core/TriviumLFSR/p_0_in[117]
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.838     2.033    Triv_Core/TriviumLFSR/crypt_clk
    SLICE_X33Y102        FDRE                                         r  Triv_Core/TriviumLFSR/s_reg[117]/C
                         clock pessimism             -0.234     1.799    
                         clock uncertainty            0.035     1.835    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.091     1.926    Triv_Core/TriviumLFSR/s_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        6.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.277    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.361    14.834    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.277    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.834    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.277    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.834    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.277    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.876    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.277    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.876    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.277    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.876    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.277    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X42Y77         FDPE (Recov_fdpe_C_PRE)     -0.361    14.837    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.277    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.361    14.837    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.277    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.879    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.277    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.879    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X42Y77         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.460    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.456    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.013    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tio_clkin
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        6.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.096    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.361    14.653    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.096    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.653    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.096    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.653    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.096    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.096    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.954    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.096    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.096    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y77         FDPE (Recov_fdpe_C_PRE)     -0.361    14.656    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.096    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.361    14.656    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.096    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.698    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.367    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.458 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.957    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.096    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.698    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.254     1.775    
                         clock uncertainty            0.035     1.811    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.254     1.775    
                         clock uncertainty            0.035     1.811    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.254     1.775    
                         clock uncertainty            0.035     1.811    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.029    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.254     1.775    
                         clock uncertainty            0.035     1.811    
    SLICE_X42Y77         FDPE (Remov_fdpe_C_PRE)     -0.071     1.740    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.254     1.772    
                         clock uncertainty            0.035     1.808    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.741    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.254     1.772    
                         clock uncertainty            0.035     1.808    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.741    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.254     1.772    
                         clock uncertainty            0.035     1.808    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.741    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.254     1.772    
                         clock uncertainty            0.035     1.808    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.741    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.254     1.772    
                         clock uncertainty            0.035     1.808    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.741    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.026    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.254     1.772    
                         clock uncertainty            0.035     1.808    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.737    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.719    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_clk1
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        6.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.096    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.361    14.641    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.096    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.641    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.096    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.641    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.096    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.096    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.272    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.691 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.265    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.564 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.951    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.096    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.096    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y77         FDPE (Recov_fdpe_C_PRE)     -0.361    14.644    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.096    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.361    14.644    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.096    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.686    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.543    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.639 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.252    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.770 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.623    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.096    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.686    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.254     1.763    
                         clock uncertainty            0.035     1.799    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.732    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.254     1.763    
                         clock uncertainty            0.035     1.799    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.732    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.254     1.763    
                         clock uncertainty            0.035     1.799    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.732    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.514    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.678 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     2.001    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.254     1.763    
                         clock uncertainty            0.035     1.799    
    SLICE_X42Y77         FDPE (Remov_fdpe_C_PRE)     -0.071     1.728    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.254     1.760    
                         clock uncertainty            0.035     1.796    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.254     1.760    
                         clock uncertainty            0.035     1.796    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.254     1.760    
                         clock uncertainty            0.035     1.796    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.254     1.760    
                         clock uncertainty            0.035     1.796    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.254     1.760    
                         clock uncertainty            0.035     1.796    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.729    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.527    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.250    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.349 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.468    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.254     1.760    
                         clock uncertainty            0.035     1.796    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.725    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.744    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        6.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.361    14.822    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.822    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.361    14.822    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.864    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.864    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.718ns (26.803%)  route 1.961ns (73.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.633     5.260    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           1.574     7.253    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.299     7.552 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.387     7.939    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.495    14.942    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X42Y75         FDCE (Recov_fdce_C_CLR)     -0.319    14.864    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X42Y77         FDPE (Recov_fdpe_C_PRE)     -0.361    14.825    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.361    14.825    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.867    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.792%)  route 0.853ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.627 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.613     5.240    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.758 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.853     6.611    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.446 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        1.498    14.945    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.276    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.319    14.867    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    Triv_Core/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    Triv_Core/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDCE                                         f  Triv_Core/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDCE                                         r  Triv_Core/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    Triv_Core/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triv_Core/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.553     1.501    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.665 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.324     1.989    Triv_Core/Q[0]
    SLICE_X42Y77         FDPE                                         f  Triv_Core/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.823     2.017    Triv_Core/crypt_clk
    SLICE_X42Y77         FDPE                                         r  Triv_Core/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y77         FDPE (Remov_fdpe_C_PRE)     -0.071     1.446    Triv_Core/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDCE                                         f  FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 reg_inst/start_int_reg/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.227ns (24.104%)  route 0.715ns (75.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.566     1.514    reg_inst/crypt_clk
    SLICE_X45Y96         FDRE                                         r  reg_inst/start_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  reg_inst/start_int_reg/Q
                         net (fo=2, routed)           0.596     2.238    reg_inst/crypt_start
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.099     2.337 f  reg_inst/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.119     2.456    reg_inst_n_11
    SLICE_X42Y75         FDPE                                         f  FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=3441, routed)        0.820     2.014    crypt_clk
    SLICE_X42Y75         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  1.013    





