{"files":[{"patch":"@@ -3,1 +3,1 @@\n- * Copyright (c) 2020, 2021, Huawei Technologies Co., Ltd. All rights reserved.\n+ * Copyright (c) 2020, 2022, Huawei Technologies Co., Ltd. All rights reserved.\n@@ -48,1 +48,0 @@\n-  assert_cond(masm != NULL);\n@@ -91,1 +90,0 @@\n-  assert_cond(masm != NULL);\n@@ -112,1 +110,0 @@\n-  assert_cond(masm != NULL);\n@@ -182,1 +179,0 @@\n-  assert_cond(masm != NULL);\n@@ -257,1 +253,0 @@\n-  assert_cond(masm != NULL);\n@@ -281,1 +276,0 @@\n-  assert_cond(masm != NULL);\n","filename":"src\/hotspot\/cpu\/riscv\/gc\/g1\/g1BarrierSetAssembler_riscv.cpp","additions":1,"deletions":7,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -43,2 +43,0 @@\n-  assert_cond(masm != NULL);\n-\n@@ -85,1 +83,0 @@\n-  assert_cond(masm != NULL);\n@@ -127,1 +124,0 @@\n-  assert_cond(masm != NULL);\n@@ -142,1 +138,0 @@\n-  assert_cond(masm != NULL);\n@@ -169,1 +164,0 @@\n-  assert_cond(masm != NULL);\n","filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp","additions":0,"deletions":6,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -39,1 +39,0 @@\n-  assert_cond(masm != NULL);\n@@ -65,1 +64,0 @@\n-  assert_cond(masm != NULL);\n@@ -106,1 +104,0 @@\n-      assert_cond(masm != NULL);\n","filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/cardTableBarrierSetAssembler_riscv.cpp","additions":0,"deletions":3,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -3,1 +3,1 @@\n- * Copyright (c) 2020, 2021, Huawei Technologies Co., Ltd. All rights reserved.\n+ * Copyright (c) 2020, 2022, Huawei Technologies Co., Ltd. All rights reserved.\n@@ -34,1 +34,0 @@\n-\n","filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/modRefBarrierSetAssembler_riscv.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -65,1 +65,0 @@\n-    assert_cond(masm != NULL);\n@@ -72,1 +71,0 @@\n-    assert_cond(masm != NULL);\n@@ -79,1 +77,0 @@\n-    assert_cond(masm != NULL);\n@@ -86,1 +83,0 @@\n-    assert_cond(masm != NULL);\n@@ -1723,1 +1719,0 @@\n-  assert_cond(masm != NULL);\n@@ -1732,1 +1727,0 @@\n-  assert_cond(_masm != NULL);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":0,"deletions":6,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -51,1 +51,0 @@\n-  assert_cond(_masm != NULL);\n@@ -73,1 +72,0 @@\n-  assert_cond(_masm != NULL);\n@@ -102,1 +100,0 @@\n-  assert_cond(_masm != NULL);\n@@ -133,1 +130,0 @@\n-  assert_cond(_masm != NULL);\n@@ -172,1 +168,0 @@\n-  assert_cond(_masm != NULL);\n@@ -272,1 +267,0 @@\n-  assert_cond(_masm != NULL);\n","filename":"src\/hotspot\/cpu\/riscv\/methodHandles_riscv.cpp","additions":0,"deletions":6,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -154,1 +154,0 @@\n-  assert_cond(masm != NULL && total_frame_words != NULL);\n@@ -209,1 +208,0 @@\n-  assert_cond(masm != NULL);\n@@ -334,1 +332,0 @@\n-  assert_cond(masm != NULL);\n@@ -772,1 +769,0 @@\n-  assert_cond(masm != NULL);\n@@ -802,1 +798,0 @@\n-  assert_cond(masm != NULL && map != NULL && receiver_offset != NULL);\n@@ -885,1 +880,0 @@\n-  assert_cond(masm != NULL);\n@@ -906,1 +900,0 @@\n-  assert_cond(masm != NULL);\n@@ -930,1 +923,0 @@\n-  assert_cond(masm != NULL);\n@@ -950,1 +942,0 @@\n-  assert_cond(masm != NULL);\n@@ -968,1 +959,0 @@\n-  assert_cond(masm != NULL);\n@@ -986,1 +976,0 @@\n-  assert_cond(masm != NULL && args != NULL);\n@@ -1000,1 +989,0 @@\n-  assert_cond(masm != NULL && args != NULL);\n@@ -1021,1 +1009,0 @@\n-  assert_cond(masm != NULL);\n@@ -2539,1 +2526,1 @@\n-  assert (StubRoutines::forward_exception_entry() != NULL, \"must be generated before\");\n+  assert(StubRoutines::forward_exception_entry() != NULL, \"must be generated before\");\n","filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp","additions":1,"deletions":14,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -529,1 +529,1 @@\n-  __ fence(0xf, 0xf);\n+  __ membar(MacroAssembler::AnyAny);\n","filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -73,2 +73,1 @@\n-static inline Address iaddress(Register r,  Register temp, InterpreterMacroAssembler* _masm) {\n-  assert_cond(_masm != NULL);\n+static inline Address iaddress(Register r, Register temp, InterpreterMacroAssembler* _masm) {\n@@ -79,3 +78,1 @@\n-static inline Address laddress(Register r, Register temp,\n-                               InterpreterMacroAssembler* _masm) {\n-  assert_cond(_masm != NULL);\n+static inline Address laddress(Register r, Register temp, InterpreterMacroAssembler* _masm) {\n@@ -90,2 +87,1 @@\n-static inline Address daddress(Register r, Register temp,\n-                               InterpreterMacroAssembler* _masm) {\n+static inline Address daddress(Register r, Register temp, InterpreterMacroAssembler* _masm) {\n@@ -137,1 +133,0 @@\n-  assert_cond(_masm != NULL);\n@@ -145,1 +140,0 @@\n-  assert_cond(_masm != NULL);\n","filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp","additions":3,"deletions":9,"binary":false,"changes":12,"status":"modified"}]}