// Seed: 4008061839
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    output wire id_4,
    input wire id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8
    , id_26,
    output tri0 id_9,
    output wire id_10,
    output wand id_11,
    input wor id_12,
    input wor id_13,
    output supply0 id_14,
    input supply1 id_15,
    input wand id_16,
    input wand id_17,
    input uwire id_18,
    output supply0 id_19,
    input tri id_20,
    output supply1 id_21,
    output tri0 id_22,
    output supply1 id_23,
    output tri0 id_24
);
  wire id_27;
  module_0(
      id_26, id_27
  );
  assign id_22 = 1 && 1;
endmodule
