#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb  2 16:30:26 2026
# Process ID: 17576
# Current directory: F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1
# Command line: vivado.exe -log dma_axis_ip_example_divide_by_13_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_divide_by_13_0_0.tcl
# Log file: F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1/dma_axis_ip_example_divide_by_13_0_0.vds
# Journal file: F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1\vivado.jou
# Running On        :WFXA4BB6DBB67AF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26200
# Processor Detail  :Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency     :2904 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34059 MB
# Swap memory       :2147 MB
# Total Virtual     :36207 MB
# Available Virtual :19943 MB
#-----------------------------------------------------------
source dma_axis_ip_example_divide_by_13_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 648.348 ; gain = 202.027
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/EECE4632/HW4/HLS/divide_by_13'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_axis_ip_example_divide_by_13_0_0
Command: synth_design -top dma_axis_ip_example_divide_by_13_0_0 -part xczu3eg-sfvc784-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1992.223 ; gain = 393.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_divide_by_13_0_0' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_divide_by_13_0_0/synth/dma_axis_ip_example_divide_by_13_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_control_s_axi' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_control_s_axi' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_srem_32ns_5ns_5_36_1' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_srem_32ns_5ns_5_36_1_divider' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_srem_32ns_5ns_5_36_1_divider' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_srem_32ns_5ns_5_36_1' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_flow_control_loop_pipe' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_flow_control_loop_pipe' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_regslice_both' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_regslice_both' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_regslice_both__parameterized0' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_regslice_both__parameterized0' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_regslice_both__parameterized1' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_regslice_both__parameterized1' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_regslice_both__parameterized2' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_regslice_both__parameterized2' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_regslice_both__parameterized3' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_regslice_both__parameterized3' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'divide_by_13_regslice_both__parameterized4' [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13_regslice_both__parameterized4' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_13' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_divide_by_13_0_0' (0#1) [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_divide_by_13_0_0/synth/dma_axis_ip_example_divide_by_13_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_control_s_axi.v:254]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:136]
WARNING: [Synth 8-7129] Port ap_done_int in module divide_by_13_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module divide_by_13_srem_32ns_5ns_5_36_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module divide_by_13_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2132.109 ; gain = 533.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2132.109 ; gain = 533.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2132.109 ; gain = 533.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2132.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_divide_by_13_0_0/constraints/divide_by_13_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_divide_by_13_0_0/constraints/divide_by_13_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2227.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2227.594 ; gain = 0.324
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2227.594 ; gain = 628.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2227.594 ; gain = 628.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2227.594 ; gain = 628.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'divide_by_13_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'divide_by_13_control_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '32' to '5' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '5' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:56]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divide_by_13_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divide_by_13_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divide_by_13_regslice_both__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divide_by_13_regslice_both__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divide_by_13_regslice_both__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divide_by_13_regslice_both__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'divide_by_13_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'divide_by_13_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divide_by_13_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divide_by_13_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divide_by_13_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divide_by_13_regslice_both__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divide_by_13_regslice_both__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divide_by_13_regslice_both__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2227.594 ; gain = 628.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   2 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 39    
	               31 Bit    Registers := 31    
	                6 Bit    Registers := 39    
	                5 Bit    Registers := 75    
	                4 Bit    Registers := 79    
	                2 Bit    Registers := 87    
	                1 Bit    Registers := 138   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 31    
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 142   
	   3 Input    2 Bit        Muxes := 42    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[31].sign_tmp_reg[32]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[30].sign_tmp_reg[31]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[29].sign_tmp_reg[30]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[28].sign_tmp_reg[29]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[27].sign_tmp_reg[28]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[26].sign_tmp_reg[27]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[25].sign_tmp_reg[26]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[24].sign_tmp_reg[25]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[23].sign_tmp_reg[24]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[22].sign_tmp_reg[23]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[21].sign_tmp_reg[22]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[20].sign_tmp_reg[21]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[19].sign_tmp_reg[20]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[18].sign_tmp_reg[19]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[17].sign_tmp_reg[18]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[16].sign_tmp_reg[17]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[15].sign_tmp_reg[16]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[14].sign_tmp_reg[15]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[13].sign_tmp_reg[14]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[12].sign_tmp_reg[13]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[11].sign_tmp_reg[12]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[10].sign_tmp_reg[11]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[9].sign_tmp_reg[10]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'divide_by_13_srem_32ns_5ns_5_36_1_divider_u/sign_tmp_reg[0]' and it is trimmed from '2' to '1' bits. [f:/EECE4632/HW4/Vivado/divide_by_13/stream.gen/sources_1/bd/dma_axis_ip_example/ipshared/164d/hdl/verilog/divide_by_13_srem_32ns_5ns_5_36_1.v:38]
WARNING: [Synth 8-7129] Port reset in module divide_by_13_srem_32ns_5ns_5_36_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module divide_by_13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module divide_by_13.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module divide_by_13.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2227.594 ; gain = 628.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 2618.188 ; gain = 1019.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[10].dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[11].dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[12].dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[13].dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[14].dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[15].dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[16].dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[17].dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[18].dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[19].dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[20].dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[21].dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[22].dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[23].dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[24].dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[25].dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[26].dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[27].dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[28].dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[29].dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[30].dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | srem_32ns_5ns_5_36_1_U1/divide_by_13_srem_32ns_5ns_5_36_1_divider_u/loop[31].sign_tmp_reg[32][0]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|divide_by_13 | ap_loop_exit_ready_pp0_iter35_reg_reg                                                                 | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|divide_by_13 | tmp_keep_reg_169_pp0_iter34_reg_reg[3]                                                                | 35     | 4     | NO           | NO                 | YES               | 0      | 8       | 
|divide_by_13 | tmp_strb_reg_174_pp0_iter34_reg_reg[3]                                                                | 35     | 4     | NO           | NO                 | YES               | 0      | 8       | 
|divide_by_13 | tmp_user_reg_179_pp0_iter34_reg_reg[1]                                                                | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|divide_by_13 | tmp_last_reg_184_pp0_iter34_reg_reg[0]                                                                | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|divide_by_13 | tmp_id_reg_189_pp0_iter34_reg_reg[4]                                                                  | 35     | 5     | NO           | NO                 | YES               | 0      | 10      | 
|divide_by_13 | tmp_dest_reg_194_pp0_iter34_reg_reg[5]                                                                | 35     | 6     | NO           | NO                 | YES               | 0      | 12      | 
+-------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |    85|
|2     |LUT1    |   469|
|3     |LUT2    |    18|
|4     |LUT3    |   530|
|5     |LUT4    |   121|
|6     |LUT5    |    41|
|7     |LUT6    |    20|
|8     |SRL16E  |    17|
|9     |SRLC32E |    62|
|10    |FDRE    |   848|
|11    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2662.586 ; gain = 1063.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 2662.586 ; gain = 967.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2662.586 ; gain = 1063.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2662.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1f802271
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 2662.586 ; gain = 1962.168
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2662.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1/dma_axis_ip_example_divide_by_13_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dma_axis_ip_example_divide_by_13_0_0, cache-ID = 83dc99bcbcc611e1
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.737 . Memory (MB): peak = 2662.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/EECE4632/HW4/Vivado/divide_by_13/stream.runs/dma_axis_ip_example_divide_by_13_0_0_synth_1/dma_axis_ip_example_divide_by_13_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dma_axis_ip_example_divide_by_13_0_0_utilization_synth.rpt -pb dma_axis_ip_example_divide_by_13_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 16:32:04 2026...
