Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/NL/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a75f1f242aeb48079fb8982399e04aef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram2_tb_behav xil_defaultlib.ram2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/NL/projects/homework/ex08/ram2.srcs/sources_1/new/ram2.v" Line 1. Module ram2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram2
Compiling module xil_defaultlib.ram2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram2_tb_behav
