;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, 30
	SLT 0, <-20
	SLT -1, 10
	JMP -7, @-420
	SUB #72, @200
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-420
	SPL 96, <-54
	SPL 0, <-54
	SUB #120, 601
	CMP #72, @240
	CMP 12, 200
	SUB #72, @200
	ADD 270, 0
	CMP 2, @0
	SUB @127, 100
	SUB @120, 1
	SPL 0, <-54
	SUB 2, @0
	SUB #0, @1
	SUB -7, <-420
	CMP 100, -100
	SPL 0, <-54
	MOV 0, @42
	SUB 0, <-90
	SUB #120, 601
	CMP @120, 1
	DJN -1, @-20
	SUB @127, 100
	SLT 0, <-20
	SUB @120, 1
	SUB -7, <-420
	SUB #1, 101
	DJN <121, #6
	SUB @120, 1
	SUB @120, 1
	SPL 0, <-54
	SUB @120, 1
	SPL 0, <-54
	SPL 0, <-54
	JMP @72, #201
	SPL 0, <-54
	SPL 0, <-54
	SUB @127, 100
	MOV -1, <-20
	MOV -7, <-20
