
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.727856                       # Number of seconds simulated
sim_ticks                                727855793000                       # Number of ticks simulated
final_tick                               727855793000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207283                       # Simulator instruction rate (inst/s)
host_op_rate                                   234111                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              268339957                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659748                       # Number of bytes of host memory used
host_seconds                                  2712.44                       # Real time elapsed on the host
sim_insts                                   562241545                       # Number of instructions simulated
sim_ops                                     635013148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         365429312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          36382272                       # Number of bytes read from this memory
system.physmem.bytes_read::total            401811584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    365429312                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       365429312                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     10239040                       # Number of bytes written to this memory
system.physmem.bytes_written::total          10239040                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            5709833                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             568473                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               6278306                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          159985                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               159985                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            502062793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             49985550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               552048342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       502062793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          502062793                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14067402                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14067402                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14067402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           502062793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            49985550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              566115744                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               107861030                       # Number of BP lookups
system.cpu.branchPred.condPredicted          61656588                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2782502                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59496179                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51632414                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.782739                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14852996                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             258111                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3423273                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3419201                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4072                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29575                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        727855794                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          234569735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      622284291                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   107861030                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           69904611                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     401546232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5585015                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           840                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  98765174                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1217379                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          638909432                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.098896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.944555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                256543898     40.15%     40.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 62636269      9.80%     49.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                319729265     50.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            638909432                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.148190                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.854955                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                211804185                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              64911670                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 286823587                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              72817332                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2552658                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32538121                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                241362                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              695194354                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                396144                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2552658                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                228653993                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6533749                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1422853                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 342628971                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              57117208                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              692409597                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               41712318                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 169914                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4695                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           879958051                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3215410234                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        897764840                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790480                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 84167571                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              50887                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3586                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66471619                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85523393                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51996717                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23972558                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         11865840                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  686751758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5945                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 644223649                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7021714                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        51744555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    198991965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            548                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     638909432                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.008318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.630144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           124214701     19.44%     19.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           385165813     60.28%     79.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           129528918     20.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       638909432                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               385403861     95.95%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      4      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10802695      2.69%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5471343      1.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506196068     78.57%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3722762      0.58%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83609123     12.98%     92.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50648332      7.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              644223649                       # Type of FU issued
system.cpu.iq.rate                           0.885098                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   401677903                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.623507                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2336056315                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         738513652                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    642685751                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1045901536                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13412544                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4130288                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1091                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11536                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2069763                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       313868                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2552658                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6075690                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                112176                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           686757844                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            607984                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85523393                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             51996717                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3381                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  15810                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12902                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11536                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1298850                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1380023                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2678873                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             643255782                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83409492                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            967867                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           141                       # number of nop insts executed
system.cpu.iew.exec_refs                    133973191                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98046591                       # Number of branches executed
system.cpu.iew.exec_stores                   50563699                       # Number of stores executed
system.cpu.iew.exec_rate                     0.883768                       # Inst execution rate
system.cpu.iew.wb_sent                      642712856                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     642685767                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 464452197                       # num instructions producing a value
system.cpu.iew.wb_consumers                1085279811                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.882985                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.427956                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        51744810                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2542653                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    631279631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.005914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.067925                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    153032797     24.24%     24.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    400867588     63.50%     87.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     49199472      7.79%     95.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11413959      1.81%     97.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5798510      0.92%     98.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       669441      0.11%     98.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       522518      0.08%     98.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6374382      1.01%     99.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3400964      0.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    631279631                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241545                       # Number of instructions committed
system.cpu.commit.committedOps              635013148                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320059                       # Number of memory references committed
system.cpu.commit.loads                      81393105                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382590                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172151                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046693     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393105     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926938      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013148                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3400964                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1314633667                       # The number of ROB reads
system.cpu.rob.rob_writes                  1381146020                       # The number of ROB writes
system.cpu.timesIdled                         4707046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        88946362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241545                       # Number of Instructions Simulated
system.cpu.committedOps                     635013148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.294561                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.294561                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.772463                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.772463                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                764294844                       # number of integer regfile reads
system.cpu.int_regfile_writes               460064730                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2204801882                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334345219                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131249274                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5173                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            568441                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           116059157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            568473                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            204.159489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8104000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         234494785                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        234494785                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     66532732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66532732                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49521346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49521346                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2516                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2516                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     116054078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        116054078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    116054078                       # number of overall hits
system.cpu.dcache.overall_hits::total       116054078                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       658328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        658328                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       245623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245623                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           48                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       903951                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         903951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       903951                       # number of overall misses
system.cpu.dcache.overall_misses::total        903951                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  28191990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28191990000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10675221000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10675221000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1858000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1858000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  38867211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38867211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  38867211000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38867211000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67191060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67191060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    116958029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    116958029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    116958029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    116958029                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009798                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009798                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004935                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.018721                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018721                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007729                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42823.622875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42823.622875                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43461.813430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43461.813430                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38708.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38708.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42997.033025                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42997.033025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42997.033025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42997.033025                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          282                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       159985                       # number of writebacks
system.cpu.dcache.writebacks::total            159985                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       220982                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       220982                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       114496                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       114496                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           48                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       335478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       335478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       335478                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       335478                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       437346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       437346                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       131127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131127                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       568473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       568473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       568473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       568473                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18819996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18819996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5552878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5552878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  24372874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24372874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  24372874000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24372874000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004860                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004860                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004860                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004860                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43032.281077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43032.281077                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42347.327400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42347.327400                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42874.286026                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42874.286026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42874.286026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42874.286026                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           5709800                       # number of replacements
system.cpu.icache.tags.tagsinuse            31.999949                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            92629982                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5709832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.222891                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           4280000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    31.999949                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         203240180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        203240180                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     92629982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        92629982                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      92629982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         92629982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     92629982                       # number of overall hits
system.cpu.icache.overall_hits::total        92629982                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      6135192                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6135192                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      6135192                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6135192                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      6135192                       # number of overall misses
system.cpu.icache.overall_misses::total       6135192                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 262781375000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 262781375000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 262781375000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 262781375000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 262781375000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 262781375000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     98765174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     98765174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     98765174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     98765174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     98765174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     98765174                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.062119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062119                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.062119                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062119                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.062119                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062119                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42831.809502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42831.809502                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42831.809502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42831.809502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42831.809502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42831.809502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     3.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      5709800                       # number of writebacks
system.cpu.icache.writebacks::total           5709800                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       425359                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       425359                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       425359                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       425359                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       425359                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       425359                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      5709833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5709833                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      5709833                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5709833                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      5709833                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5709833                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 242586549000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 242586549000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 242586549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 242586549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 242586549000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 242586549000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.057812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.057812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.057812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.057812                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42485.752035                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42485.752035                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42485.752035                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42485.752035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42485.752035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42485.752035                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests      12858107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6375073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        84364                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 727855793000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6146978                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       159985                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5709800                       # Transaction distribution
system.membus.trans_dist::CleanEvict           408456                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131327                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131327                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5709833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        437146                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port     17129465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port      1705387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18834852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port    730856448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port     46621312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               777477760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6500964                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.015735                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.124449                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6398670     98.43%     98.43% # Request fanout histogram
system.membus.snoop_fanout::1                  102294      1.57%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6500964                       # Request fanout histogram
system.membus.reqLayer0.occupancy         36427398672                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        28549160000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2842365000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
