

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Oct 23 18:15:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.447 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%y_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %y" [cordiccart2pol.cpp:8]   --->   Operation 3 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %x" [cordiccart2pol.cpp:8]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %x_read, i32 4" [cordiccart2pol.cpp:11]   --->   Operation 5 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node fixed_x_2)   --->   "%fixed_x = shl i5 %x_read, i5 1" [cordiccart2pol.cpp:11]   --->   Operation 6 'shl' 'fixed_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %x_read, i32 3" [cordiccart2pol.cpp:11]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_1)   --->   "%xor_ln11 = xor i1 %tmp, i1 1" [cordiccart2pol.cpp:11]   --->   Operation 8 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_1)   --->   "%and_ln11 = and i1 %tmp_1, i1 %xor_ln11" [cordiccart2pol.cpp:11]   --->   Operation 9 'and' 'and_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_1)   --->   "%and_ln11_1 = and i1 %tmp_1, i1 %tmp" [cordiccart2pol.cpp:11]   --->   Operation 10 'and' 'and_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_1)   --->   "%or_ln11 = or i1 %tmp, i1 %and_ln11" [cordiccart2pol.cpp:11]   --->   Operation 11 'or' 'or_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node fixed_x_2)   --->   "%trunc_ln11 = trunc i5 %x_read" [cordiccart2pol.cpp:11]   --->   Operation 12 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node fixed_x_2)   --->   "%fixed_x_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %tmp, i3 %trunc_ln11, i1 0" [cordiccart2pol.cpp:11]   --->   Operation 13 'bitconcatenate' 'fixed_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_1 = xor i1 %and_ln11_1, i1 %or_ln11" [cordiccart2pol.cpp:11]   --->   Operation 14 'xor' 'xor_ln11_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.21ns) (out node of the LUT)   --->   "%fixed_x_2 = select i1 %xor_ln11_1, i5 %fixed_x_1, i5 %fixed_x" [cordiccart2pol.cpp:11]   --->   Operation 15 'select' 'fixed_x_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %y_read, i32 4" [cordiccart2pol.cpp:12]   --->   Operation 16 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node fixed_y_2)   --->   "%fixed_y = shl i5 %y_read, i5 1" [cordiccart2pol.cpp:12]   --->   Operation 17 'shl' 'fixed_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %y_read, i32 3" [cordiccart2pol.cpp:12]   --->   Operation 18 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_1)   --->   "%xor_ln12 = xor i1 %tmp_2, i1 1" [cordiccart2pol.cpp:12]   --->   Operation 19 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_1)   --->   "%and_ln12 = and i1 %tmp_3, i1 %xor_ln12" [cordiccart2pol.cpp:12]   --->   Operation 20 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_1)   --->   "%and_ln12_1 = and i1 %tmp_3, i1 %tmp_2" [cordiccart2pol.cpp:12]   --->   Operation 21 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_1)   --->   "%or_ln12 = or i1 %tmp_2, i1 %and_ln12" [cordiccart2pol.cpp:12]   --->   Operation 22 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node fixed_y_2)   --->   "%trunc_ln12 = trunc i5 %y_read" [cordiccart2pol.cpp:12]   --->   Operation 23 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node fixed_y_2)   --->   "%fixed_y_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %tmp_2, i3 %trunc_ln12, i1 0" [cordiccart2pol.cpp:12]   --->   Operation 24 'bitconcatenate' 'fixed_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln12_1 = xor i1 %and_ln12_1, i1 %or_ln12" [cordiccart2pol.cpp:12]   --->   Operation 25 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.21ns) (out node of the LUT)   --->   "%fixed_y_2 = select i1 %xor_ln12_1, i5 %fixed_y_1, i5 %fixed_y" [cordiccart2pol.cpp:12]   --->   Operation 26 'select' 'fixed_y_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%index = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %fixed_x_2, i5 %fixed_y_2" [cordiccart2pol.cpp:22]   --->   Operation 27 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %index" [cordiccart2pol.cpp:26]   --->   Operation 28 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%my_LUT_r_addr = getelementptr i4 %my_LUT_r, i64 0, i64 %zext_ln26" [cordiccart2pol.cpp:26]   --->   Operation 29 'getelementptr' 'my_LUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%my_LUT_r_load = load i10 %my_LUT_r_addr" [cordiccart2pol.cpp:26]   --->   Operation 30 'load' 'my_LUT_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1024> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%my_LUT_th_addr = getelementptr i5 %my_LUT_th, i64 0, i64 %zext_ln26" [cordiccart2pol.cpp:27]   --->   Operation 31 'getelementptr' 'my_LUT_th_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%my_LUT_th_load = load i10 %my_LUT_th_addr" [cordiccart2pol.cpp:27]   --->   Operation 32 'load' 'my_LUT_th_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cordiccart2pol.cpp:8]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %x"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %y"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %r"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %theta"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] ( I:3.25ns O:3.25ns )   --->   "%my_LUT_r_load = load i10 %my_LUT_r_addr" [cordiccart2pol.cpp:26]   --->   Operation 42 'load' 'my_LUT_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1024> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %my_LUT_r_load" [cordiccart2pol.cpp:26]   --->   Operation 43 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %r, i5 %zext_ln26_1" [cordiccart2pol.cpp:26]   --->   Operation 44 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%my_LUT_th_load = load i10 %my_LUT_th_addr" [cordiccart2pol.cpp:27]   --->   Operation 45 'load' 'my_LUT_th_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 1024> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %theta, i5 %my_LUT_th_load" [cordiccart2pol.cpp:27]   --->   Operation 46 'write' 'write_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [cordiccart2pol.cpp:28]   --->   Operation 47 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ my_LUT_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ my_LUT_th]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read            (read          ) [ 000]
x_read            (read          ) [ 000]
tmp               (bitselect     ) [ 000]
fixed_x           (shl           ) [ 000]
tmp_1             (bitselect     ) [ 000]
xor_ln11          (xor           ) [ 000]
and_ln11          (and           ) [ 000]
and_ln11_1        (and           ) [ 000]
or_ln11           (or            ) [ 000]
trunc_ln11        (trunc         ) [ 000]
fixed_x_1         (bitconcatenate) [ 000]
xor_ln11_1        (xor           ) [ 000]
fixed_x_2         (select        ) [ 000]
tmp_2             (bitselect     ) [ 000]
fixed_y           (shl           ) [ 000]
tmp_3             (bitselect     ) [ 000]
xor_ln12          (xor           ) [ 000]
and_ln12          (and           ) [ 000]
and_ln12_1        (and           ) [ 000]
or_ln12           (or            ) [ 000]
trunc_ln12        (trunc         ) [ 000]
fixed_y_1         (bitconcatenate) [ 000]
xor_ln12_1        (xor           ) [ 000]
fixed_y_2         (select        ) [ 000]
index             (bitconcatenate) [ 000]
zext_ln26         (zext          ) [ 000]
my_LUT_r_addr     (getelementptr ) [ 001]
my_LUT_th_addr    (getelementptr ) [ 001]
spectopmodule_ln8 (spectopmodule ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
my_LUT_r_load     (load          ) [ 000]
zext_ln26_1       (zext          ) [ 000]
write_ln26        (write         ) [ 000]
my_LUT_th_load    (load          ) [ 000]
write_ln27        (write         ) [ 000]
ret_ln28          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="my_LUT_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_LUT_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="my_LUT_th">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_LUT_th"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="y_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="0"/>
<pin id="52" dir="0" index="1" bw="5" slack="0"/>
<pin id="53" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln26_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="write_ln27_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="5" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="my_LUT_r_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="my_LUT_r_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="my_LUT_r_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="my_LUT_th_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="my_LUT_th_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="my_LUT_th_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="fixed_x_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="fixed_x/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="5" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="xor_ln11_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="and_ln11_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="and_ln11_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln11_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln11_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="fixed_x_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="0" index="3" bw="1" slack="0"/>
<pin id="158" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="fixed_x_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln11_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="fixed_x_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="fixed_x_2/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="fixed_y_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="fixed_y/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln12_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="and_ln12_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="and_ln12_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln12_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln12_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="fixed_y_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="0" index="3" bw="1" slack="0"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="fixed_y_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln12_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="fixed_y_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="fixed_y_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="index_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln26_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln26_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="my_LUT_r_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="1"/>
<pin id="272" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="my_LUT_r_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="my_LUT_th_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="1"/>
<pin id="277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="my_LUT_th_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="96" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="102"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="56" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="56" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="56" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="103" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="117" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="103" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="103" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="131" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="56" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="103" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="167"><net_src comp="137" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="143" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="153" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="111" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="50" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="50" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="50" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="177" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="191" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="191" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="177" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="177" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="205" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="50" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="177" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="211" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="217" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="227" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="185" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="169" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="243" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="268"><net_src comp="83" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="273"><net_src comp="76" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="278"><net_src comp="89" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {2 }
	Port: theta | {2 }
 - Input state : 
	Port: cordiccart2pol : x | {1 }
	Port: cordiccart2pol : y | {1 }
	Port: cordiccart2pol : my_LUT_r | {1 2 }
	Port: cordiccart2pol : my_LUT_th | {1 2 }
  - Chain level:
	State 1
		xor_ln11 : 1
		and_ln11 : 1
		and_ln11_1 : 1
		or_ln11 : 1
		fixed_x_1 : 1
		xor_ln11_1 : 1
		fixed_x_2 : 1
		xor_ln12 : 1
		and_ln12 : 1
		and_ln12_1 : 1
		or_ln12 : 1
		fixed_y_1 : 1
		xor_ln12_1 : 1
		fixed_y_2 : 1
		index : 2
		zext_ln26 : 3
		my_LUT_r_addr : 4
		my_LUT_r_load : 5
		my_LUT_th_addr : 4
		my_LUT_th_load : 5
	State 2
		zext_ln26_1 : 1
		write_ln26 : 2
		write_ln27 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  |    fixed_x_2_fu_169    |    0    |    5    |
|          |    fixed_y_2_fu_243    |    0    |    5    |
|----------|------------------------|---------|---------|
|          |     xor_ln11_fu_125    |    0    |    2    |
|    xor   |    xor_ln11_1_fu_163   |    0    |    2    |
|          |     xor_ln12_fu_199    |    0    |    2    |
|          |    xor_ln12_1_fu_237   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     and_ln11_fu_131    |    0    |    2    |
|    and   |    and_ln11_1_fu_137   |    0    |    2    |
|          |     and_ln12_fu_205    |    0    |    2    |
|          |    and_ln12_1_fu_211   |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     or_ln11_fu_143     |    0    |    2    |
|          |     or_ln12_fu_217     |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |    y_read_read_fu_50   |    0    |    0    |
|          |    x_read_read_fu_56   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln26_write_fu_62 |    0    |    0    |
|          | write_ln27_write_fu_69 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       tmp_fu_103       |    0    |    0    |
| bitselect|      tmp_1_fu_117      |    0    |    0    |
|          |      tmp_2_fu_177      |    0    |    0    |
|          |      tmp_3_fu_191      |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |     fixed_x_fu_111     |    0    |    0    |
|          |     fixed_y_fu_185     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln11_fu_149   |    0    |    0    |
|          |    trunc_ln12_fu_223   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    fixed_x_1_fu_153    |    0    |    0    |
|bitconcatenate|    fixed_y_1_fu_227    |    0    |    0    |
|          |      index_fu_251      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln26_fu_259    |    0    |    0    |
|          |   zext_ln26_1_fu_265   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    30   |
|----------|------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
| my_LUT_r|    1   |    0   |    0   |
|my_LUT_th|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| my_LUT_r_addr_reg_270|   10   |
|my_LUT_th_addr_reg_275|   10   |
+----------------------+--------+
|         Total        |   20   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_96 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   40   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   30   |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   20   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   20   |   48   |
+-----------+--------+--------+--------+--------+
