// Seed: 116654002
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(posedge id_1 or negedge id_1);
  tri id_3;
  ;
  assign id_3 = -1;
  localparam id_4 = -1'b0;
endmodule
program module_1 #(
    parameter id_13 = 32'd75,
    parameter id_14 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    .id_20(id_7),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  or primCall (id_19, id_20, id_12, id_9, id_15, id_11, id_17, id_1, id_4, id_2, id_5, id_6, id_3);
  inout wire id_15;
  inout wire _id_14;
  inout wire _id_13;
  input wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_4,
      id_19
  );
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [1 : id_14] id_21;
  wire [-1 : 1] id_22;
  logic [id_13 : -1] id_23;
endprogram
