<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples/axi_dma_0_example/axi_dma_0_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="8c9e569ee7d940d3a688e401b27365d0"/>
    <Option Name="Part" Val="xc7z020clg400-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_slave2_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_slave1_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_slave_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_repo/axi_full_master_1.0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/axi_dma_0/axi_dma_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci"/>
          <Attr Name="ImportTime" Val="1597287881"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi4_write_master.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axi4_write_master.vhd"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_lite_sm.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axi_lite_sm.vhd"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axis_ctrl_read.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axis_ctrl_read.vhd"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axis_data_read.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axis_data_read.vhd"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axis_write_master.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axis_write_master.vhd"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axis_sts_master.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axis_sts_master.vhd"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_s2mm_read.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axi_s2mm_read.vhd"/>
          <Attr Name="ImportTime" Val="1599031621"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/clock_gen.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/clock_gen.vhd"/>
          <Attr Name="ImportTime" Val="1599031621"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/axi_bram_ctrl_1/axi_bram_ctrl_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_dma_0_exdes.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axi_dma_0_exdes.vhd"/>
          <Attr Name="ImportTime" Val="1599031621"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/sg_mif.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/sg_mif.coe"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/atg_addr.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/atg_addr.coe"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/atg_data.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/atg_data.coe"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/atg_ctrl.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/atg_ctrl.coe"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/atg_mask.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/atg_mask.coe"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_dma_0_exdes"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/axi_dma_0_exdes.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/example_design/axi_dma_0_exdes.xdc"/>
          <Attr Name="ImportTime" Val="1599031620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/simulation/axi_dma_0_exdes_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0/simulation/axi_dma_0_exdes_tb.vhd"/>
          <Attr Name="ImportTime" Val="1599031621"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_dma_0_exdes_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
