abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3591190810
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit result/alu4_1_0_2793_12.7.blif
time = 18259166 us
--------------- round 2 ---------------
seed = 2632824740
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit result/alu4_2_0_2789_12.7.blif
time = 36308761 us
--------------- round 3 ---------------
seed = 2277230546
n569 is replaced by n979 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit result/alu4_3_0_2786_12.7.blif
time = 54328884 us
--------------- round 4 ---------------
seed = 3536543186
n409 is replaced by n770 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit result/alu4_4_0_2783_12.7.blif
time = 72296018 us
--------------- round 5 ---------------
seed = 3856403435
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit result/alu4_5_0_2780_12.7.blif
time = 91658542 us
--------------- round 6 ---------------
seed = 434268680
n441 is replaced by n1115 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit result/alu4_6_0_2777_12.7.blif
time = 109679879 us
--------------- round 7 ---------------
seed = 592435176
n292 is replaced by n574 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit result/alu4_7_0_2775_12.7.blif
time = 127604064 us
--------------- round 8 ---------------
seed = 3692695560
n108 is replaced by n39 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit result/alu4_8_0_2773_12.7.blif
time = 145623357 us
--------------- round 9 ---------------
seed = 1320843756
n325 is replaced by n286 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit result/alu4_9_0_2771_12.7.blif
time = 163474506 us
--------------- round 10 ---------------
seed = 688241949
n588 is replaced by n327 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit result/alu4_10_0_2769_12.7.blif
time = 181305789 us
--------------- round 11 ---------------
seed = 283671556
n967 is replaced by n345 with estimated error 0
error = 0
area = 2767
delay = 12.7
#gates = 1103
output circuit result/alu4_11_0_2767_12.7.blif
time = 199099683 us
--------------- round 12 ---------------
seed = 969735586
n659 is replaced by n611 with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1102
output circuit result/alu4_12_0_2765_12.7.blif
time = 216881413 us
--------------- round 13 ---------------
seed = 3109048956
n799 is replaced by n797 with estimated error 0
error = 0
area = 2764
delay = 12.7
#gates = 1101
output circuit result/alu4_13_0_2764_12.7.blif
time = 234834957 us
--------------- round 14 ---------------
seed = 2302693903
n334 is replaced by n408 with estimated error 0
error = 0
area = 2763
delay = 12.7
#gates = 1100
output circuit result/alu4_14_0_2763_12.7.blif
time = 252524225 us
--------------- round 15 ---------------
seed = 1209276432
n858 is replaced by one with estimated error 5e-05
error = 5e-05
area = 2756
delay = 12.7
#gates = 1097
output circuit result/alu4_15_5e-05_2756_12.7.blif
time = 270184056 us
--------------- round 16 ---------------
seed = 875594787
n513 is replaced by one with estimated error 4e-05
error = 4e-05
area = 2753
delay = 12.7
#gates = 1096
output circuit result/alu4_16_4e-05_2753_12.7.blif
time = 287839991 us
--------------- round 17 ---------------
seed = 1693466777
n901 is replaced by one with estimated error 0.00015
error = 0.00015
area = 2744
delay = 12.7
#gates = 1093
output circuit result/alu4_17_0.00015_2744_12.7.blif
time = 305416301 us
--------------- round 18 ---------------
seed = 3308467751
n568 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2741
delay = 12.7
#gates = 1092
output circuit result/alu4_18_0.00034_2741_12.7.blif
time = 322947486 us
--------------- round 19 ---------------
seed = 2666555176
n843 is replaced by one with estimated error 0.00033
error = 0.00033
area = 2737
delay = 12.7
#gates = 1091
output circuit result/alu4_19_0.00033_2737_12.7.blif
time = 340403382 us
--------------- round 20 ---------------
seed = 25548052
n316 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2734
delay = 12.7
#gates = 1090
output circuit result/alu4_20_0.00034_2734_12.7.blif
time = 357786419 us
--------------- round 21 ---------------
seed = 1388363412
n635 is replaced by one with estimated error 0.00038
error = 0.00038
area = 2730
delay = 12.7
#gates = 1089
output circuit result/alu4_21_0.00038_2730_12.7.blif
time = 375177479 us
--------------- round 22 ---------------
seed = 2507489045
n300 is replaced by n67 with estimated error 0.00046
error = 0.00046
area = 2727
delay = 12.7
#gates = 1088
output circuit result/alu4_22_0.00046_2727_12.7.blif
time = 392822004 us
--------------- round 23 ---------------
seed = 505677328
n440 is replaced by one with estimated error 0.00061
error = 0.00061
area = 2725
delay = 12.7
#gates = 1087
output circuit result/alu4_23_0.00061_2725_12.7.blif
time = 410772600 us
--------------- round 24 ---------------
seed = 3007394852
n487 is replaced by one with estimated error 0.00048
error = 0.00048
area = 2722
delay = 12.7
#gates = 1086
output circuit result/alu4_24_0.00048_2722_12.7.blif
time = 428644110 us
--------------- round 25 ---------------
seed = 1427838097
n507 is replaced by n1070 with estimated error 0.0007
error = 0.0007
area = 2704
delay = 12.7
#gates = 1079
output circuit result/alu4_25_0.0007_2704_12.7.blif
time = 447040455 us
--------------- round 26 ---------------
seed = 2397825820
n928 is replaced by one with estimated error 0.00082
error = 0.00082
area = 2700
delay = 12.7
#gates = 1078
output circuit result/alu4_26_0.00082_2700_12.7.blif
time = 465037091 us
--------------- round 27 ---------------
seed = 2590002668
n633 is replaced by one with estimated error 0.00091
error = 0.00091
area = 2697
delay = 12.7
#gates = 1077
output circuit result/alu4_27_0.00091_2697_12.7.blif
time = 483561920 us
--------------- round 28 ---------------
seed = 1775725057
n631 is replaced by one with estimated error 0.00087
error = 0.00087
area = 2694
delay = 12.7
#gates = 1075
output circuit result/alu4_28_0.00087_2694_12.7.blif
time = 501004459 us
--------------- round 29 ---------------
seed = 137889655
n1129 is replaced by n286 with inverter with estimated error 0.00087
error = 0.00087
area = 2690
delay = 12.7
#gates = 1074
output circuit result/alu4_29_0.00087_2690_12.7.blif
time = 518672735 us
--------------- round 30 ---------------
seed = 1993734220
n1130 is replaced by zero with estimated error 0.00077
error = 0.00077
area = 2688
delay = 12.7
#gates = 1073
output circuit result/alu4_30_0.00077_2688_12.7.blif
time = 536414848 us
--------------- round 31 ---------------
seed = 3312134896
n1139 is replaced by zero with estimated error 0.00089
error = 0.00089
area = 2687
delay = 12.7
#gates = 1072
output circuit result/alu4_31_0.00089_2687_12.7.blif
time = 554884744 us
--------------- round 32 ---------------
seed = 2821458810
n397 is replaced by zero with estimated error 0.00109
error = 0.00109
area = 2685
delay = 12.7
#gates = 1071
output circuit result/alu4_32_0.00109_2685_12.7.blif
time = 573139739 us
--------------- round 33 ---------------
seed = 2175412560
n496 is replaced by one with estimated error 0.00101
error = 0.00101
area = 2682
delay = 12.7
#gates = 1070
output circuit result/alu4_33_0.00101_2682_12.7.blif
time = 592001481 us
--------------- round 34 ---------------
seed = 3429990747
n289 is replaced by one with estimated error 0.00103
error = 0.00103
area = 2679
delay = 12.7
#gates = 1069
output circuit result/alu4_34_0.00103_2679_12.7.blif
time = 610417901 us
--------------- round 35 ---------------
seed = 2119082886
n318 is replaced by n883 with estimated error 0.0012
error = 0.0012
area = 2671
delay = 12.7
#gates = 1066
output circuit result/alu4_35_0.0012_2671_12.7.blif
time = 628291230 us
--------------- round 36 ---------------
seed = 1633241006
n515 is replaced by n1077 with estimated error 0.00146
error = 0.00146
area = 2659
delay = 12.7
#gates = 1062
output circuit result/alu4_36_0.00146_2659_12.7.blif
time = 646415862 us
--------------- round 37 ---------------
seed = 3077851836
n472 is replaced by one with estimated error 0.00164
error = 0.00164
area = 2655
delay = 12.7
#gates = 1061
output circuit result/alu4_37_0.00164_2655_12.7.blif
time = 664133456 us
--------------- round 38 ---------------
seed = 3023729329
n467 is replaced by n197 with estimated error 0.00138
error = 0.00138
area = 2653
delay = 12.7
#gates = 1060
output circuit result/alu4_38_0.00138_2653_12.7.blif
time = 681052108 us
--------------- round 39 ---------------
seed = 4076432906
n489 is replaced by one with estimated error 0.00158
error = 0.00158
area = 2644
delay = 12.7
#gates = 1057
output circuit result/alu4_39_0.00158_2644_12.7.blif
time = 699068700 us
--------------- round 40 ---------------
seed = 2085488696
n362 is replaced by n422 with estimated error 0.00143
error = 0.00143
area = 2641
delay = 12.7
#gates = 1056
output circuit result/alu4_40_0.00143_2641_12.7.blif
time = 715757861 us
--------------- round 41 ---------------
seed = 1691475209
n343 is replaced by n344 with estimated error 0.00153
error = 0.00153
area = 2639
delay = 12.7
#gates = 1055
output circuit result/alu4_41_0.00153_2639_12.7.blif
time = 733352022 us
--------------- round 42 ---------------
seed = 3328677265
n361 is replaced by n336 with estimated error 0.00154
error = 0.00154
area = 2638
delay = 12.7
#gates = 1054
output circuit result/alu4_42_0.00154_2638_12.7.blif
time = 751337853 us
--------------- round 43 ---------------
seed = 2076893234
n613 is replaced by n160 with estimated error 0.00163
error = 0.00163
area = 2636
delay = 12.7
#gates = 1053
output circuit result/alu4_43_0.00163_2636_12.7.blif
time = 769469949 us
--------------- round 44 ---------------
seed = 4029878904
n572 is replaced by zero with estimated error 0.00175
error = 0.00175
area = 2634
delay = 12.7
#gates = 1052
output circuit result/alu4_44_0.00175_2634_12.7.blif
time = 787102833 us
--------------- round 45 ---------------
seed = 2409627757
n469 is replaced by one with estimated error 0.00192
error = 0.00192
area = 2628
delay = 12.7
#gates = 1050
output circuit result/alu4_45_0.00192_2628_12.7.blif
time = 804993294 us
--------------- round 46 ---------------
seed = 4014472593
n995 is replaced by one with estimated error 0.00171
error = 0.00171
area = 2625
delay = 12.7
#gates = 1049
output circuit result/alu4_46_0.00171_2625_12.7.blif
time = 821392776 us
--------------- round 47 ---------------
seed = 912645242
n476 is replaced by one with estimated error 0.00182
error = 0.00182
area = 2612
delay = 12.7
#gates = 1045
output circuit result/alu4_47_0.00182_2612_12.7.blif
time = 838249244 us
--------------- round 48 ---------------
seed = 4009977500
n559 is replaced by one with estimated error 0.0021
error = 0.0021
area = 2608
delay = 12.7
#gates = 1044
output circuit result/alu4_48_0.0021_2608_12.7.blif
time = 856507503 us
--------------- round 49 ---------------
seed = 4179108172
n940 is replaced by zero with estimated error 0.00208
error = 0.00208
area = 2604
delay = 12.7
#gates = 1043
output circuit result/alu4_49_0.00208_2604_12.7.blif
time = 876488466 us
--------------- round 50 ---------------
seed = 384801029
n346 is replaced by n134 with estimated error 0.00205
error = 0.00205
area = 2602
delay = 12.7
#gates = 1042
output circuit result/alu4_50_0.00205_2602_12.7.blif
time = 897833659 us
--------------- round 51 ---------------
seed = 2780966295
n345 is replaced by n444 with estimated error 0.00211
error = 0.00211
area = 2600
delay = 12.7
#gates = 1041
output circuit result/alu4_51_0.00211_2600_12.7.blif
time = 916702559 us
--------------- round 52 ---------------
seed = 4234965856
n347 is replaced by zero with estimated error 0.00253
error = 0.00253
area = 2597
delay = 12.7
#gates = 1040
output circuit result/alu4_52_0.00253_2597_12.7.blif
time = 934296936 us
--------------- round 53 ---------------
seed = 2879936426
n1084 is replaced by one with estimated error 0.00234
error = 0.00234
area = 2595
delay = 12.7
#gates = 1039
output circuit result/alu4_53_0.00234_2595_12.7.blif
time = 951402187 us
--------------- round 54 ---------------
seed = 3303044873
n465 is replaced by one with estimated error 0.00253
error = 0.00253
area = 2588
delay = 12.7
#gates = 1036
output circuit result/alu4_54_0.00253_2588_12.7.blif
time = 970162888 us
--------------- round 55 ---------------
seed = 662861280
n1127 is replaced by one with estimated error 0.0026
error = 0.0026
area = 2583
delay = 12.7
#gates = 1034
output circuit result/alu4_55_0.0026_2583_12.7.blif
time = 990486463 us
--------------- round 56 ---------------
seed = 521233357
n986 is replaced by zero with estimated error 0.00252
error = 0.00252
area = 2581
delay = 12.7
#gates = 1033
output circuit result/alu4_56_0.00252_2581_12.7.blif
time = 1009678760 us
--------------- round 57 ---------------
seed = 204649356
n404 is replaced by one with estimated error 0.00284
error = 0.00284
area = 2574
delay = 12.7
#gates = 1031
output circuit result/alu4_57_0.00284_2574_12.7.blif
time = 1026711709 us
--------------- round 58 ---------------
seed = 4021529384
n560 is replaced by one with estimated error 0.00275
error = 0.00275
area = 2570
delay = 12.7
#gates = 1030
output circuit result/alu4_58_0.00275_2570_12.7.blif
time = 1043703175 us
--------------- round 59 ---------------
seed = 3604462151
n949 is replaced by one with estimated error 0.00271
error = 0.00271
area = 2567
delay = 12.7
#gates = 1029
output circuit result/alu4_59_0.00271_2567_12.7.blif
time = 1059241752 us
--------------- round 60 ---------------
seed = 2867635370
n1048 is replaced by one with estimated error 0.003
error = 0.003
area = 2565
delay = 12.7
#gates = 1028
output circuit result/alu4_60_0.003_2565_12.7.blif
time = 1074698219 us
--------------- round 61 ---------------
seed = 825539306
n1055 is replaced by n770 with estimated error 0.00315
error = 0.00315
area = 2556
delay = 12.7
#gates = 1025
output circuit result/alu4_61_0.00315_2556_12.7.blif
time = 1090138209 us
--------------- round 62 ---------------
seed = 2218090911
n1023 is replaced by n350 with estimated error 0.00286
error = 0.00286
area = 2553
delay = 12.7
#gates = 1023
output circuit result/alu4_62_0.00286_2553_12.7.blif
time = 1105665644 us
--------------- round 63 ---------------
seed = 4292793287
n547 is replaced by one with estimated error 0.00277
error = 0.00277
area = 2551
delay = 12.7
#gates = 1022
output circuit result/alu4_63_0.00277_2551_12.7.blif
time = 1121636386 us
--------------- round 64 ---------------
seed = 562658419
n931 is replaced by n929 with estimated error 0.00338
error = 0.00338
area = 2545
delay = 12.7
#gates = 1019
output circuit result/alu4_64_0.00338_2545_12.7.blif
time = 1137773466 us
--------------- round 65 ---------------
seed = 3537727674
n614 is replaced by n641 with estimated error 0.00289
error = 0.00289
area = 2542
delay = 12.7
#gates = 1018
output circuit result/alu4_65_0.00289_2542_12.7.blif
time = 1154096420 us
--------------- round 66 ---------------
seed = 2639906820
n562 is replaced by one with estimated error 0.00337
error = 0.00337
area = 2537
delay = 12.7
#gates = 1016
output circuit result/alu4_66_0.00337_2537_12.7.blif
time = 1169756514 us
--------------- round 67 ---------------
seed = 1138520813
n1004 is replaced by one with estimated error 0.00309
error = 0.00309
area = 2534
delay = 12.7
#gates = 1015
output circuit result/alu4_67_0.00309_2534_12.7.blif
time = 1186180076 us
--------------- round 68 ---------------
seed = 1394004415
n1027 is replaced by one with estimated error 0.00343
error = 0.00343
area = 2529
delay = 12.7
#gates = 1012
output circuit result/alu4_68_0.00343_2529_12.7.blif
time = 1202245099 us
--------------- round 69 ---------------
seed = 4161717786
n952 is replaced by one with estimated error 0.00344
error = 0.00344
area = 2520
delay = 12.7
#gates = 1008
output circuit result/alu4_69_0.00344_2520_12.7.blif
time = 1218026628 us
--------------- round 70 ---------------
seed = 2015025016
n629 is replaced by one with estimated error 0.00355
error = 0.00355
area = 2517
delay = 12.7
#gates = 1007
output circuit result/alu4_70_0.00355_2517_12.7.blif
time = 1233752390 us
--------------- round 71 ---------------
seed = 2911583166
n1026 is replaced by one with estimated error 0.00364
error = 0.00364
area = 2514
delay = 12.7
#gates = 1006
output circuit result/alu4_71_0.00364_2514_12.7.blif
time = 1249938807 us
--------------- round 72 ---------------
seed = 2647071629
n1051 is replaced by one with estimated error 0.00375
error = 0.00375
area = 2511
delay = 12.7
#gates = 1005
output circuit result/alu4_72_0.00375_2511_12.7.blif
time = 1266067233 us
--------------- round 73 ---------------
seed = 4258274110
n893 is replaced by zero with estimated error 0.00378
error = 0.00378
area = 2505
delay = 12.7
#gates = 1002
output circuit result/alu4_73_0.00378_2505_12.7.blif
time = 1282258620 us
--------------- round 74 ---------------
seed = 4161470703
n887 is replaced by zero with estimated error 0.00373
error = 0.00373
area = 2504
delay = 12.7
#gates = 1001
output circuit result/alu4_74_0.00373_2504_12.7.blif
time = 1298130905 us
--------------- round 75 ---------------
seed = 2253091637
n191 is replaced by zero with estimated error 0.00386
error = 0.00386
area = 2501
delay = 12.7
#gates = 1000
output circuit result/alu4_75_0.00386_2501_12.7.blif
time = 1314159937 us
--------------- round 76 ---------------
seed = 2855064113
n449 is replaced by one with estimated error 0.00402
error = 0.00402
area = 2487
delay = 12.7
#gates = 994
output circuit result/alu4_76_0.00402_2487_12.7.blif
time = 1329527032 us
--------------- round 77 ---------------
seed = 3519828373
n840 is replaced by n195 with estimated error 0.00381
error = 0.00381
area = 2483
delay = 12.7
#gates = 992
output circuit result/alu4_77_0.00381_2483_12.7.blif
time = 1344558106 us
--------------- round 78 ---------------
seed = 1565954513
n198 is replaced by n259 with estimated error 0.00436
error = 0.00436
area = 2480
delay = 12.7
#gates = 990
output circuit result/alu4_78_0.00436_2480_12.7.blif
time = 1359266169 us
--------------- round 79 ---------------
seed = 4048593385
n285 is replaced by zero with estimated error 0.00408
error = 0.00408
area = 2474
delay = 12.7
#gates = 988
output circuit result/alu4_79_0.00408_2474_12.7.blif
time = 1374627862 us
--------------- round 80 ---------------
seed = 2956244417
n834 is replaced by one with estimated error 0.00417
error = 0.00417
area = 2472
delay = 12.7
#gates = 987
output circuit result/alu4_80_0.00417_2472_12.7.blif
time = 1389922435 us
--------------- round 81 ---------------
seed = 1519475519
n988 is replaced by one with estimated error 0.0042
error = 0.0042
area = 2465
delay = 12.7
#gates = 985
output circuit result/alu4_81_0.0042_2465_12.7.blif
time = 1405009856 us
--------------- round 82 ---------------
seed = 789412238
n883 is replaced by one with estimated error 0.00482
error = 0.00482
area = 2461
delay = 12.7
#gates = 984
output circuit result/alu4_82_0.00482_2461_12.7.blif
time = 1419528205 us
--------------- round 83 ---------------
seed = 2972514134
n992 is replaced by one with estimated error 0.00492
error = 0.00492
area = 2455
delay = 12.7
#gates = 981
output circuit result/alu4_83_0.00492_2455_12.7.blif
time = 1434981336 us
--------------- round 84 ---------------
seed = 3992092455
n1113 is replaced by zero with estimated error 0.00475
error = 0.00475
area = 2450
delay = 12.7
#gates = 979
output circuit result/alu4_84_0.00475_2450_12.7.blif
time = 1449914850 us
--------------- round 85 ---------------
seed = 2630188373
n308 is replaced by n298 with estimated error 0.00497
error = 0.00497
area = 2441
delay = 12.7
#gates = 975
output circuit result/alu4_85_0.00497_2441_12.7.blif
time = 1469456163 us
--------------- round 86 ---------------
seed = 3854143732
exceed error bound
