Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 27 18:05:24 2024
| Host         : DESKTOP-6I43JMK running 64-bit major release  (build 9200)
| Command      : report_drc -file mip_drc_routed.rpt -pb mip_drc_routed.pb -rpx mip_drc_routed.rpx
| Design       : mip
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net deb1/CLK is a gated clock net sourced by a combinational pin deb1/instr[11]_i_2/O, cell deb1/instr[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT deb1/instr[11]_i_2 is driving clock pin of 22 cells. This could lead to large hold time violations. Involved cells are:
IFetch/mem/instr_reg[10], IFetch/mem/instr_reg[11],
IFetch/mem/instr_reg[2], IFetch/mem/instr_reg[5], IFetch/mem/instr_reg[7],
IFetch/mem/instr_reg[8], IFetch/pc_reg[0], IFetch/pc_reg[10],
IFetch/pc_reg[11], IFetch/pc_reg[12], IFetch/pc_reg[13], IFetch/pc_reg[14],
IFetch/pc_reg[15], IFetch/pc_reg[1], IFetch/pc_reg[2]
 (the first 15 of 22 listed)
Related violations: <none>


