<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Feb  7 19:14:57 2022" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="Multi_convo_core" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="clk"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="clk"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="clk"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="clk"/>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="rst"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="rst"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="rst"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="rst"/>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="WxW_out" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WxW_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="WxW_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="10" NAME="no_channel_out" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_no_channel_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="no_channel_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="stride" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_stride">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="stride"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="stride"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="stride"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="stride"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="width_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_width_input_img">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="width_input_img"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="width_input_img"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="width_input_img"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="width_input_img"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="channel_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_channel_input_img">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="channel_input_img"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="channel_input_img"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="channel_input_img"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="channel_input_img"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="init_signal" SIGIS="undef" SIGNAME="External_Ports_init_signal">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="init_signal"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="init_signal"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="init_signal"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="init_signal"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="en"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="en"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="en"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="weight_size_1_16" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_weight_size_1_16">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="weight_size_1_16"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="weight_size_1_16"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="weight_size_1_16"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="weight_size_1_16"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="bram_dout_0" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="bram_dout_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="bram_dout_1" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="bram_dout_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="bram_dout_2" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="bram_dout_2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="bram_dout_3" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="bram_dout_3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BRAM_img_sel" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="BRAM_img_sel"/>
        <CONNECTION INSTANCE="Convo_core_1" PORT="BRAM_img_sel"/>
        <CONNECTION INSTANCE="Convo_core_2" PORT="BRAM_img_sel"/>
        <CONNECTION INSTANCE="Convo_core_3" PORT="BRAM_img_sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="psum_0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="psum_1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="psum_2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="psum_3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BRAM_addr_sim" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_BRAM_addr_sim">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Multi_accumulator_0" PORT="BRAM_addr_sim"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="weight_end" SIGIS="undef" SIGNAME="Convo_core_3_weight_end">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_3" PORT="weight_end"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="channel_end" SIGIS="undef" SIGNAME="Convo_core_3_channel_end">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Convo_core_3" PORT="channel_end"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE BD="Convo_core_inst_0" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/Convo_core_0" INSTANCE="Convo_core_0" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="0"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum0_0"/>
            <CONNECTION INSTANCE="External_Ports" PORT="psum_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum1_0"/>
            <CONNECTION INSTANCE="External_Ports" PORT="psum_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum2_0"/>
            <CONNECTION INSTANCE="External_Ports" PORT="psum_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum3_0"/>
            <CONNECTION INSTANCE="External_Ports" PORT="psum_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_psum_vld" SIGIS="undef" SIGNAME="Convo_core_0_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="mac_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stride" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_stride">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stride"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="width_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_width_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="width_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="channel_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_channel_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="channel_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_signal" SIGIS="undef" SIGNAME="External_Ports_init_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="channel_end" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="weight_size_1_16" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_weight_size_1_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="weight_size_1_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weight_end" SIGIS="undef"/>
        <PORT DIR="I" NAME="accum_done" SIGIS="undef" SIGNAME="Multi_accumulator_0_accum_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="accum_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_img_sel" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="BRAM_img_AXI_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" LEFT="3" NAME="BRAM_img_AXI_wen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_1_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_0_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_2_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_3_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_we" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_1" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_1_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_1_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_1_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_1_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_1_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_1_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_1_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_0" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_0_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_0_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_0_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_0_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_0_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_0_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_0_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_2" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_2_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_2_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_2_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_2_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_2_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_2_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_2_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_3" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_3_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_3_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_3_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_3_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_3_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_3_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_3_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="Convo_core_inst_1" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/Convo_core_1" INSTANCE="Convo_core_1" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="0"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum0_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum1_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum2_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum3_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_psum_vld" SIGIS="undef" SIGNAME="Convo_core_1_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="mac_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stride" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_stride">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stride"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="width_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_width_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="width_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="channel_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_channel_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="channel_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_signal" SIGIS="undef" SIGNAME="External_Ports_init_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="channel_end" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="weight_size_1_16" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_weight_size_1_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="weight_size_1_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weight_end" SIGIS="undef"/>
        <PORT DIR="I" NAME="accum_done" SIGIS="undef" SIGNAME="Multi_accumulator_0_accum_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="accum_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_img_sel" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="BRAM_img_AXI_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" LEFT="3" NAME="BRAM_img_AXI_wen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_1_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_0_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_2_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_3_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_we" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_1" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_1_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_1_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_1_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_1_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_1_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_1_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_1_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_0" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_0_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_0_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_0_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_0_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_0_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_0_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_0_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_2" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_2_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_2_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_2_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_2_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_2_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_2_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_2_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_3" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_3_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_3_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_3_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_3_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_3_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_3_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_3_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="Convo_core_inst_2" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/Convo_core_2" INSTANCE="Convo_core_2" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="0"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum0_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum1_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum2_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum3_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_psum_vld" SIGIS="undef" SIGNAME="Convo_core_2_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="mac_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stride" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_stride">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stride"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="width_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_width_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="width_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="channel_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_channel_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="channel_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_signal" SIGIS="undef" SIGNAME="External_Ports_init_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="channel_end" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="weight_size_1_16" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_weight_size_1_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="weight_size_1_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weight_end" SIGIS="undef"/>
        <PORT DIR="I" NAME="accum_done" SIGIS="undef" SIGNAME="Multi_accumulator_0_accum_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="accum_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_img_sel" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="BRAM_img_AXI_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" LEFT="3" NAME="BRAM_img_AXI_wen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_1_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_0_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_2_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_3_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_we" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_1" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_1_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_1_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_1_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_1_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_1_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_1_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_1_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_0" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_0_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_0_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_0_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_0_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_0_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_0_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_0_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_2" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_2_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_2_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_2_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_2_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_2_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_2_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_2_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_3" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_3_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_3_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_3_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_3_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_3_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_3_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_3_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="Convo_core_inst_3" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/Convo_core_3" INSTANCE="Convo_core_3" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="0"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="Convo_core.bd"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum0_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum1_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum2_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_psum3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="psum3_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_psum_vld" SIGIS="undef" SIGNAME="Convo_core_3_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="mac_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="stride" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_stride">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stride"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="width_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_width_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="width_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="channel_input_img" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_channel_input_img">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="channel_input_img"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_signal" SIGIS="undef" SIGNAME="External_Ports_init_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="channel_end" SIGIS="undef" SIGNAME="Convo_core_3_channel_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="channel_end"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="weight_size_1_16" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_weight_size_1_16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="weight_size_1_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weight_end" SIGIS="undef" SIGNAME="Convo_core_3_weight_end">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="weight_end"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="accum_done" SIGIS="undef" SIGNAME="Multi_accumulator_0_accum_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_accumulator_0" PORT="accum_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_img_sel" SIGIS="undef" SIGNAME="External_Ports_BRAM_img_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_img_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="BRAM_img_AXI_din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="BRAM_img_AXI_dout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_img_AXI_rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" LEFT="3" NAME="BRAM_img_AXI_wen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_1_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_1_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_0_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_0_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_2_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_2_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_weight_AXI_3_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_weight_AXI_3_we" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_1" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_1_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_1_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_1_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_1_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_1_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_1_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_1_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_0" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_0_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_0_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_0_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_0_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_0_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_0_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_0_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_2" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_2_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_2_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_2_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_2_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_2_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_2_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_2_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_weight_AXI_3" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_weight_AXI_3_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_weight_AXI_3_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_weight_AXI_3_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_weight_AXI_3_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_weight_AXI_3_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_weight_AXI_3_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_weight_AXI_3_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="Multi_accumulator_inst_0" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/Multi_accumulator_0" INSTANCE="Multi_accumulator_0" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="Multi_accumulator.bd"/>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="0"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="Multi_accumulator.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="Multi_accumulator.bd"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="Multi_accumulator.bd"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum0_0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum0_1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_1" PORT="out_psum0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum0_2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_2" PORT="out_psum0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum0_3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_3" PORT="out_psum0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum1_0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum1_1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_1" PORT="out_psum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum1_2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_2" PORT="out_psum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum1_3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_3" PORT="out_psum1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum2_0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum2_1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_1" PORT="out_psum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum2_2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_2" PORT="out_psum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum2_3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_3" PORT="out_psum2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum3_0" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum3_1" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_1_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_1" PORT="out_psum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum3_2" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_2_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_2" PORT="out_psum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="psum3_3" RIGHT="0" SIGIS="undef" SIGNAME="Convo_core_3_out_psum3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_3" PORT="out_psum3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mac_done_0" SIGIS="undef" SIGNAME="Convo_core_0_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_0" PORT="out_psum_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mac_done_1" SIGIS="undef" SIGNAME="Convo_core_1_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_1" PORT="out_psum_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mac_done_2" SIGIS="undef" SIGNAME="Convo_core_2_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_2" PORT="out_psum_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mac_done_3" SIGIS="undef" SIGNAME="Convo_core_3_out_psum_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_3" PORT="out_psum_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="accum_done" SIGIS="undef" SIGNAME="Multi_accumulator_0_accum_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Convo_core_0" PORT="accum_done"/>
            <CONNECTION INSTANCE="Convo_core_1" PORT="accum_done"/>
            <CONNECTION INSTANCE="Convo_core_2" PORT="accum_done"/>
            <CONNECTION INSTANCE="Convo_core_3" PORT="accum_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="WxW_out" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WxW_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WxW_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="no_channel_out" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_no_channel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="no_channel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_dout_0" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bram_dout_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_dout_1" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bram_dout_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_dout_2" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bram_dout_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_dout_3" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_bram_dout_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bram_dout_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BRAM_addr_sim" RIGHT="0" SIGIS="undef" SIGNAME="Multi_accumulator_0_BRAM_addr_sim">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BRAM_addr_sim"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_out_AXI_0_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_0_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_0_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_out_AXI_0_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_0_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_0_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_0_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_1_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_1_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_1_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_out_AXI_1_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_1_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_1_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_1_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_2_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_2_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_2_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_out_AXI_2_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_2_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_2_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_2_we" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_3_addr" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_3_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_3_din" SIGIS="undef"/>
        <PORT DIR="O" NAME="BRAM_out_AXI_3_dout" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_3_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_3_rst" POLARITY="ACTIVE_LOW" SIGIS="undef"/>
        <PORT DIR="I" NAME="BRAM_out_AXI_3_we" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_out_AXI_0" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_out_AXI_0_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_out_AXI_0_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_out_AXI_0_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_out_AXI_0_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_out_AXI_0_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_out_AXI_0_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_out_AXI_0_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_out_AXI_1" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_out_AXI_1_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_out_AXI_1_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_out_AXI_1_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_out_AXI_1_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_out_AXI_1_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_out_AXI_1_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_out_AXI_1_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_out_AXI_2" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_out_AXI_2_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_out_AXI_2_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_out_AXI_2_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_out_AXI_2_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_out_AXI_2_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_out_AXI_2_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_out_AXI_2_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_out_AXI_3" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_out_AXI_3_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_out_AXI_3_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_out_AXI_3_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_out_AXI_3_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_out_AXI_3_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_out_AXI_3_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_out_AXI_3_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
