

================================================================
== Vitis HLS Report for 'xfycrcb2rgb_1080_1920_s'
================================================================
* Date:           Thu Nov  5 11:46:15 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        rgb2ycrcb
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.944 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073602|  2073605| 20.736 ms | 20.736 ms |  2073602|  2073605|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_61_1_VITIS_LOOP_63_2  |  2073600|  2073600|         2|          1|          1|  2073600|    yes   |
        |- VITIS_LOOP_74_3_VITIS_LOOP_76_4  |  2073603|  2073603|         5|          1|          1|  2073600|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 4 3 
3 --> 2 
4 --> 
5 --> 4 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_gray_src_4193, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_dst_4194, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %en, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.16ns)   --->   "%en_read = read i1 @_ssdm_op_Read.ap_fifo.i1P, i1 %en" [source/rgb2ycrcb.cpp:59]   --->   Operation 13 'read' 'en_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_dst_4194, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_gray_src_4193, void @empty_3, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %en_read, void %.preheader.i.preheader.preheader, void %bb.i.preheader" [source/rgb2ycrcb.cpp:59->source/rgb2ycrcb.cpp:91]   --->   Operation 16 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%br_ln61 = br void %.preheader.i.preheader" [source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91]   --->   Operation 17 'br' 'br_ln61' <Predicate = (!en_read)> <Delay = 0.75>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%br_ln74 = br void %bb.i" [source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91]   --->   Operation 18 'br' 'br_ln74' <Predicate = (en_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21 %add_ln61, void %.preheader.i, i21, void %.preheader.i.preheader.preheader" [source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.94ns)   --->   "%icmp_ln61 = icmp_eq  i21 %indvar_flatten, i21" [source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91]   --->   Operation 20 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.07ns)   --->   "%add_ln61 = add i21 %indvar_flatten, i21" [source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91]   --->   Operation 21 'add' 'add_ln61' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.preheader.i, void %.exit.loopexit23" [source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91]   --->   Operation 22 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.89>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_61_1_VITIS_LOOP_63_2_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [source/rgb2ycrcb.cpp:58->source/rgb2ycrcb.cpp:91]   --->   Operation 25 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [source/rgb2ycrcb.cpp:58->source/rgb2ycrcb.cpp:91]   --->   Operation 26 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.94ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_gray_src_4193" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'tmp_V' <Predicate = (!icmp_ln61)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_3 : Operation 28 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_dst_4194, i24 %tmp_V" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 28 'write' 'write_ln167' <Predicate = (!icmp_ln61)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.preheader"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!en_read)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (en_read)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [source/rgb2ycrcb.cpp:91]   --->   Operation 32 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 1.07>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i21 %add_ln74, void %.preheader22.i, i21, void %bb.i.preheader" [source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91]   --->   Operation 33 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.94ns)   --->   "%icmp_ln74 = icmp_eq  i21 %indvar_flatten6, i21" [source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91]   --->   Operation 34 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.07ns)   --->   "%add_ln74 = add i21 %indvar_flatten6, i21" [source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91]   --->   Operation 35 'add' 'add_ln74' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.preheader22.i, void %.exit.loopexit" [source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91]   --->   Operation 36 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.03>
ST_6 : Operation 37 [1/1] (1.94ns)   --->   "%tmp_V_1 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_gray_src_4193" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_V_1' <Predicate = (!icmp_ln74)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%call_ret1_i = call i24 @ExtractPixel, i24 %tmp_V_1" [source/rgb2ycrcb.cpp:80->source/rgb2ycrcb.cpp:91]   --->   Operation 38 'call' 'call_ret1_i' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ycrcb_V_0 = extractvalue i24 %call_ret1_i" [source/rgb2ycrcb.cpp:80->source/rgb2ycrcb.cpp:91]   --->   Operation 39 'extractvalue' 'ycrcb_V_0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln974)   --->   "%ycrcb_V_1 = extractvalue i24 %call_ret1_i" [source/rgb2ycrcb.cpp:80->source/rgb2ycrcb.cpp:91]   --->   Operation 40 'extractvalue' 'ycrcb_V_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln984)   --->   "%ycrcb_V_2 = extractvalue i24 %call_ret1_i" [source/rgb2ycrcb.cpp:80->source/rgb2ycrcb.cpp:91]   --->   Operation 41 'extractvalue' 'ycrcb_V_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.38ns) (out node of the LUT)   --->   "%xor_ln974 = xor i8 %ycrcb_V_1, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974]   --->   Operation 42 'xor' 'xor_ln974' <Predicate = (!icmp_ln74)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln974 = sext i8 %xor_ln974" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974]   --->   Operation 43 'sext' 'sext_ln974' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln974_1 = sext i8 %xor_ln974" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974]   --->   Operation 44 'sext' 'sext_ln974_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 45 [4/4] (0.69ns) (root node of the DSP)   --->   "%R = mul i25, i25 %sext_ln974_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974]   --->   Operation 45 'mul' 'R' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [4/4] (0.69ns) (root node of the DSP)   --->   "%H_G1 = mul i24, i24 %sext_ln974" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:983]   --->   Operation 46 'mul' 'H_G1' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 47 [1/1] (0.38ns) (out node of the LUT)   --->   "%xor_ln984 = xor i8 %ycrcb_V_2, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:984]   --->   Operation 47 'xor' 'xor_ln984' <Predicate = (!icmp_ln74)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln984 = sext i8 %xor_ln984" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:984]   --->   Operation 48 'sext' 'sext_ln984' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln984_1 = sext i8 %xor_ln984" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:984]   --->   Operation 49 'sext' 'sext_ln984_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 50 [4/4] (0.69ns) (root node of the DSP)   --->   "%H_G2 = mul i23, i23 %sext_ln984_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:984]   --->   Operation 50 'mul' 'H_G2' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 51 [4/4] (0.69ns) (root node of the DSP)   --->   "%B = mul i25, i25 %sext_ln984" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:1001]   --->   Operation 51 'mul' 'B' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 3> <Delay = 0.69>
ST_7 : Operation 52 [3/4] (0.69ns) (root node of the DSP)   --->   "%R = mul i25, i25 %sext_ln974_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974]   --->   Operation 52 'mul' 'R' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 53 [3/4] (0.69ns) (root node of the DSP)   --->   "%H_G1 = mul i24, i24 %sext_ln974" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:983]   --->   Operation 53 'mul' 'H_G1' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 54 [3/4] (0.69ns) (root node of the DSP)   --->   "%H_G2 = mul i23, i23 %sext_ln984_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:984]   --->   Operation 54 'mul' 'H_G2' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 55 [3/4] (0.69ns) (root node of the DSP)   --->   "%B = mul i25, i25 %sext_ln984" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:1001]   --->   Operation 55 'mul' 'B' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 4> <Delay = 0.69>
ST_8 : Operation 56 [2/4] (0.69ns) (root node of the DSP)   --->   "%R = mul i25, i25 %sext_ln974_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974]   --->   Operation 56 'mul' 'R' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 57 [2/4] (0.69ns) (root node of the DSP)   --->   "%H_G1 = mul i24, i24 %sext_ln974" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:983]   --->   Operation 57 'mul' 'H_G1' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 58 [2/4] (0.69ns) (root node of the DSP)   --->   "%H_G2 = mul i23, i23 %sext_ln984_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:984]   --->   Operation 58 'mul' 'H_G2' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 59 [2/4] (0.69ns) (root node of the DSP)   --->   "%B = mul i25, i25 %sext_ln984" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:1001]   --->   Operation 59 'mul' 'B' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 5> <Delay = 4.94>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_3_VITIS_LOOP_76_4_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [source/rgb2ycrcb.cpp:58->source/rgb2ycrcb.cpp:91]   --->   Operation 62 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [source/rgb2ycrcb.cpp:58->source/rgb2ycrcb.cpp:91]   --->   Operation 63 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 64 [1/4] (0.00ns) (root node of the DSP)   --->   "%R = mul i25, i25 %sext_ln974_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974]   --->   Operation 64 'mul' 'R' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i8 %ycrcb_V_0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:736]   --->   Operation 65 'zext' 'zext_ln736' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %R, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln738 = sext i10 %trunc_ln" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 67 'sext' 'sext_ln738' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln738_1 = partselect i8 @_ssdm_op_PartSelect.i8.i25.i32.i32, i25 %R, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 68 'partselect' 'trunc_ln738_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.93ns)   --->   "%Value_int = add i11 %sext_ln738, i11 %zext_ln736" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 69 'add' 'Value_int' <Predicate = (!icmp_ln74)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %Value_int, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 70 'partselect' 'tmp' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.69ns)   --->   "%icmp_ln740 = icmp_sgt  i3 %tmp, i3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 71 'icmp' 'icmp_ln740' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_4)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Value_int, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:742]   --->   Operation 72 'bitselect' 'tmp_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.90ns)   --->   "%Value_uchar = add i8 %ycrcb_V_0, i8 %trunc_ln738_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 73 'add' 'Value_uchar' <Predicate = (!icmp_ln74)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_4)   --->   "%select_ln740 = select i1 %icmp_ln740, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 74 'select' 'select_ln740' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_4)   --->   "%or_ln740 = or i1 %icmp_ln740, i1 %tmp_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 75 'or' 'or_ln740' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%Value_uchar_4 = select i1 %or_ln740, i8 %select_ln740, i8 %Value_uchar" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 76 'select' 'Value_uchar_4' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 77 [1/4] (0.00ns) (root node of the DSP)   --->   "%H_G1 = mul i24, i24 %sext_ln974" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:983]   --->   Operation 77 'mul' 'H_G1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 78 [1/4] (0.00ns) (root node of the DSP)   --->   "%H_G2 = mul i23, i23 %sext_ln984_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:984]   --->   Operation 78 'mul' 'H_G2' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%sat_G1 = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %H_G1, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:986]   --->   Operation 79 'partselect' 'sat_G1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln986 = sext i9 %sat_G1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:986]   --->   Operation 80 'sext' 'sext_ln986' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%sat_G2 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %H_G2, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:987]   --->   Operation 81 'partselect' 'sat_G2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln987 = sext i8 %sat_G2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:987]   --->   Operation 82 'sext' 'sext_ln987' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln989 = zext i8 %ycrcb_V_0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:989]   --->   Operation 83 'zext' 'zext_ln989' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.92ns)   --->   "%sub_ln989 = sub i10 %zext_ln989, i10 %sext_ln986" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:989]   --->   Operation 84 'sub' 'sub_ln989' <Predicate = (!icmp_ln74)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln989 = sext i10 %sub_ln989" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:989]   --->   Operation 85 'sext' 'sext_ln989' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.93ns)   --->   "%res = sub i11 %sext_ln989, i11 %sext_ln987" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:989]   --->   Operation 86 'sub' 'res' <Predicate = (!icmp_ln74)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %res, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:990]   --->   Operation 87 'partselect' 'tmp_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.69ns)   --->   "%icmp_ln990 = icmp_ne  i3 %tmp_2, i3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:990]   --->   Operation 88 'icmp' 'icmp_ln990' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln995 = trunc i11 %res" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:995]   --->   Operation 89 'trunc' 'trunc_ln995' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.44ns)   --->   "%rgb_V_1 = select i1 %icmp_ln990, i8, i8 %trunc_ln995" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:995]   --->   Operation 90 'select' 'rgb_V_1' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 91 [1/4] (0.00ns) (root node of the DSP)   --->   "%B = mul i25, i25 %sext_ln984" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:1001]   --->   Operation 91 'mul' 'B' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln738_2 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %B, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 92 'partselect' 'trunc_ln738_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln738_1 = sext i10 %trunc_ln738_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 93 'sext' 'sext_ln738_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln738_3 = partselect i8 @_ssdm_op_PartSelect.i8.i25.i32.i32, i25 %B, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 94 'partselect' 'trunc_ln738_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.93ns)   --->   "%Value_int_1 = add i11 %sext_ln738_1, i11 %zext_ln736" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:738]   --->   Operation 95 'add' 'Value_int_1' <Predicate = (!icmp_ln74)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %Value_int_1, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 96 'partselect' 'tmp_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.69ns)   --->   "%icmp_ln740_1 = icmp_sgt  i3 %tmp_3, i3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 97 'icmp' 'icmp_ln740_1' <Predicate = (!icmp_ln74)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_5)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Value_int_1, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:742]   --->   Operation 98 'bitselect' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.90ns)   --->   "%Value_uchar_2 = add i8 %ycrcb_V_0, i8 %trunc_ln738_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 99 'add' 'Value_uchar_2' <Predicate = (!icmp_ln74)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_5)   --->   "%select_ln740_2 = select i1 %icmp_ln740_1, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 100 'select' 'select_ln740_2' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node Value_uchar_5)   --->   "%or_ln740_1 = or i1 %icmp_ln740_1, i1 %tmp_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 101 'or' 'or_ln740_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%Value_uchar_5 = select i1 %or_ln740_1, i8 %select_ln740_2, i8 %Value_uchar_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:740]   --->   Operation 102 'select' 'Value_uchar_5' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%rgb_packed = call i24 @PackPixel, i8 %Value_uchar_4, i8 %rgb_V_1, i8 %Value_uchar_5" [source/rgb2ycrcb.cpp:84->source/rgb2ycrcb.cpp:91]   --->   Operation 103 'call' 'rgb_packed' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 104 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_dst_4194, i24 %rgb_packed" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 104 'write' 'write_ln167' <Predicate = (!icmp_ln74)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.5ns
The critical path consists of the following:
	fifo read on port 'en' (source/rgb2ycrcb.cpp:59) [7]  (2.17 ns)
	blocking operation 0.331 ns on control path)

 <State 2>: 1.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91) with incoming values : ('add_ln61', source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91) [14]  (0 ns)
	'add' operation ('add_ln61', source/rgb2ycrcb.cpp:61->source/rgb2ycrcb.cpp:91) [16]  (1.07 ns)

 <State 3>: 3.89ns
The critical path consists of the following:
	fifo read on port 'img_gray_src_4193' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [23]  (1.95 ns)
	fifo write on port 'img_dst_4194' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [24]  (1.95 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten6', source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91) with incoming values : ('add_ln74', source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91) [31]  (0 ns)
	'add' operation ('add_ln74', source/rgb2ycrcb.cpp:74->source/rgb2ycrcb.cpp:91) [33]  (1.07 ns)

 <State 6>: 3.03ns
The critical path consists of the following:
	fifo read on port 'img_gray_src_4193' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [40]  (1.95 ns)
	'call' operation ('call_ret1_i', source/rgb2ycrcb.cpp:80->source/rgb2ycrcb.cpp:91) to 'ExtractPixel' [41]  (0 ns)
	'xor' operation ('xor_ln974', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974) [45]  (0.389 ns)
	'mul' operation of DSP[48] ('R', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974) [48]  (0.698 ns)

 <State 7>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[48] ('R', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974) [48]  (0.698 ns)

 <State 8>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[48] ('R', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:974) [48]  (0.698 ns)

 <State 9>: 4.94ns
The critical path consists of the following:
	'mul' operation of DSP[61] ('H_G1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:983) [61]  (0 ns)
	'sub' operation ('sub_ln989', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:989) [71]  (0.921 ns)
	'sub' operation ('res', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:989) [73]  (0.934 ns)
	'icmp' operation ('icmp_ln990', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:990) [75]  (0.698 ns)
	'select' operation ('rgb.V[1]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:995) [77]  (0.445 ns)
	'call' operation ('rgb_packed', source/rgb2ycrcb.cpp:84->source/rgb2ycrcb.cpp:91) to 'PackPixel' [90]  (0 ns)
	fifo write on port 'img_dst_4194' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [91]  (1.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
