#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Aug 28 07:04:57 2024
# Process ID: 75072
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :3784.286 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :16711 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/axi_filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75109
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2563.629 ; gain = 303.691 ; free physical = 6266 ; free virtual = 13901
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:229]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x287' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x287' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x287' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x287' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x287.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x53' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x743' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x743.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x743' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x743.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x743' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x743.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x743' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x743.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:173]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:175]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet_1' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x743_0' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x743_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x743_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x743_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rename' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'backend' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS' [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS_1' [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MOB' [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MOB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'sim_nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x32' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'sim_nReadmWrite' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU' [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU_1' [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:102]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:104]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:106]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:109]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'backend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_busy_64x1' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_busy_64x1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x17' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x17' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_64x53' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'fetch_64x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_instruction_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_final_AXI_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_final_AXI_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem_1' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'icache_ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x278' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x278' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'icache_ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_validator' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_validator' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_instruction_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_data_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x68' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x68' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue3_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_3x68' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x68' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_256x8' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_256x8' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem_32' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem_32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_data_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore_tile' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AXI_debug_printer' [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'AXI_debug_printer' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M00_BASE_ADDR bound to: 0 - type: integer 
	Parameter M00_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M00_CONNECT_READ bound to: 3 - type: integer 
	Parameter M00_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M00_SECURE bound to: 0 - type: integer 
	Parameter M01_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter M01_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M01_CONNECT_READ bound to: 3 - type: integer 
	Parameter M01_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M01_SECURE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011000 
	Parameter M_CONNECT_READ bound to: 4'b1111 
	Parameter M_CONNECT_WRITE bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
INFO: [Synth 8-251] Addressing configuration for axi_interconnect instance  [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:236]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-251] 1 (0): 80000000 / 24 -- 80000000-80ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_wrap_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_fetch_packet_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:278]
WARNING: [Synth 8-6014] Unused sequential element REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:102]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x287.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x743.sv:47]
WARNING: [Synth 8-6014] Unused sequential element hasBeenResetReg_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x743_0.sv:47]
WARNING: [Synth 8-6014] Unused sequential element ready_memory_0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:2299]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9957]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9959]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9961]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RD_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9962]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9963]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9965]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS1_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9966]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9968]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS2_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9969]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9971]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_FUNCT3_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9972]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9973]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9975]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_MOB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9977]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9979]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9981]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9983]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9984]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9985]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9987]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9989]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9991]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9993]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9995]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_memory_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9996]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_access_width_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:9998]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_instruction_ID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10000]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_valid_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:2071]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10003]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10005]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10007]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RD_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10008]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10009]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10011]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS1_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10012]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10014]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS2_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10015]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10017]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_FUNCT3_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10018]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10019]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10021]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_MOB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10023]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10025]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10027]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10029]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10030]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10032]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10034]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10036]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10038]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10040]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10042]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_memory_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10043]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_access_width_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10045]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_1_instruction_ID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10047]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_valid_REG_1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:2069]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10050]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10052]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10054]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RD_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10055]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10056]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS1_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10058]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS1_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10059]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10061]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS2_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10062]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10064]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_FUNCT3_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10065]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10066]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10068]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_MOB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10070]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10072]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10074]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10076]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10077]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10079]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10081]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10083]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10085]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10087]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10089]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_memory_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10090]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_access_width_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10092]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_2_instruction_ID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10094]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_valid_REG_2_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:2067]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_ready_bits_RS1_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10097]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_ready_bits_RS2_ready_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10099]
WARNING: [Synth 8-6014] Unused sequential element io_RF_inputs_1_bits_REG_3_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:10101]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'cacheable_request_Q_io_enq_bits_read_address_REG_1_reg' and it is trimmed from '64' to '32' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:6301]
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module AXI_debug_printer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3267.699 ; gain = 1007.762 ; free physical = 5689 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3267.699 ; gain = 1007.762 ; free physical = 5698 ; free virtual = 13346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3267.699 ; gain = 1007.762 ; free physical = 5698 ; free virtual = 13346
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3267.699 ; gain = 0.000 ; free physical = 5707 ; free virtual = 13356
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.543 ; gain = 0.000 ; free physical = 5693 ; free virtual = 13342
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3418.465 ; gain = 0.000 ; free physical = 5686 ; free virtual = 13335
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3418.465 ; gain = 1158.527 ; free physical = 4374 ; free virtual = 12032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3426.469 ; gain = 1166.531 ; free physical = 4386 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3426.469 ; gain = 1166.531 ; free physical = 4386 ; free virtual = 12044
---------------------------------------------------------------------------------
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "mem_65536x2:/Memory_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6430] The Block RAM "mem_4096x56:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "mem_128x39:/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x287:/Memory_reg" of size (depth=16 x width=287) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x65:/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x53:/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x743:/Memory_reg" of size (depth=16 x width=743) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x743_0:/Memory_reg" of size (depth=2 x width=743) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x70:/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x17:/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fetch_64x53:/Memory_reg" of size (depth=64 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x2:/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "mem_64x278:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "ram_8x352:/Memory_reg" of size (depth=8 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x352:/Memory_reg" of size (depth=2 x width=352) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_8x68:/Memory_reg" of size (depth=8 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_3x68:/Memory_reg" of size (depth=3 x width=68) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3430.555 ; gain = 1170.617 ; free physical = 315 ; free virtual = 6480
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 37    
	   2 Input    3 Bit       Adders := 29    
	   3 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 32    
	   4 Input    2 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              287 Bit    Registers := 1     
	              264 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	              224 Bit    Registers := 1     
	               64 Bit    Registers := 68    
	               53 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 198   
	               21 Bit    Registers := 73    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 107   
	                7 Bit    Registers := 298   
	                6 Bit    Registers := 116   
	                5 Bit    Registers := 139   
	                4 Bit    Registers := 264   
	                3 Bit    Registers := 117   
	                2 Bit    Registers := 500   
	                1 Bit    Registers := 2257  
+---RAMs : 
	             224K Bit	(4096 X 56 bit)          RAMs := 1     
	             128K Bit	(65536 X 2 bit)          RAMs := 1     
	              17K Bit	(64 X 278 bit)          RAMs := 2     
	              11K Bit	(16 X 743 bit)          RAMs := 1     
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(16 X 287 bit)          RAMs := 1     
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               3K Bit	(64 X 53 bit)          RAMs := 5     
	               2K Bit	(8 X 352 bit)          RAMs := 2     
	               1K Bit	(16 X 65 bit)          RAMs := 1     
	               1K Bit	(2 X 743 bit)          RAMs := 1     
	               1K Bit	(64 X 17 bit)          RAMs := 4     
	              848 Bit	(16 X 53 bit)          RAMs := 1     
	              704 Bit	(2 X 352 bit)          RAMs := 1     
	              544 Bit	(8 X 68 bit)          RAMs := 2     
	              204 Bit	(3 X 68 bit)          RAMs := 1     
	              128 Bit	(64 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 29    
	   2 Input   64 Bit        Muxes := 108   
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 100   
	   4 Input   32 Bit        Muxes := 19    
	   6 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 111   
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 96    
	   2 Input    8 Bit        Muxes := 304   
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 468   
	   2 Input    6 Bit        Muxes := 156   
	   2 Input    5 Bit        Muxes := 197   
	   2 Input    4 Bit        Muxes := 236   
	   4 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 239   
	   5 Input    3 Bit        Muxes := 18    
	   3 Input    3 Bit        Muxes := 17    
	   4 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 718   
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 2207  
	   5 Input    1 Bit        Muxes := 48    
	   8 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Synth 8-729] Failed to open './.Xil/Vivado-75072-hakam-MS-7D46/realtime/tmp/4957B100.rtd.straps.rtd': No such file or directory
ERROR: [Synth 8-787] cannot access rtd files in './.Xil/Vivado-75072-hakam-MS-7D46/realtime/tmp/', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
ERROR: [Synth 8-787] cannot access rtd files in './.Xil/Vivado-75072-hakam-MS-7D46/realtime/tmp/', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
INFO: [Common 17-344] 'source' was cancelled
