

================================================================
== Synthesis Summary Report of 'cordic'
================================================================
+ General Information: 
    * Date:           Fri Mar 18 10:18:46 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        cordic
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ cordic  |     -|  0.11|        8|  80.000|         -|        9|     -|        no|     -|   -|  298 (~0%)|  1086 (2%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | theta    | 0x10   | 32    | W      | Data signal of theta             |                                                          |
| s_axi_control | s        | 0x18   | 32    | R      | Data signal of s                 |                                                          |
| s_axi_control | s_ctrl   | 0x1c   | 32    | R      | Control signal of s              | 0=s_ap_vld                                               |
| s_axi_control | c        | 0x28   | 32    | R      | Data signal of c                 |                                                          |
| s_axi_control | c_ctrl   | 0x2c   | 32    | R      | Control signal of c              | 0=c_ap_vld                                               |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| theta    | in        | ap_fixed<12, 2, AP_TRN, AP_WRAP, 0>  |
| s        | out       | ap_fixed<12, 2, AP_TRN, AP_WRAP, 0>& |
| c        | out       | ap_fixed<12, 2, AP_TRN, AP_WRAP, 0>& |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| theta    | s_axi_control | register | name=theta offset=0x10 range=32  |
| s        | s_axi_control | register | name=s offset=0x18 range=32      |
| s        | s_axi_control | register | name=s_ctrl offset=0x1c range=32 |
| c        | s_axi_control | register | name=c offset=0x28 range=32      |
| c        | s_axi_control | register | name=c_ctrl offset=0x2c range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+---------------+-----+--------+---------+
| Name                       | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+----------------------------+-----+--------+---------------+-----+--------+---------+
| + cordic                   | 0   |        |               |     |        |         |
|   theta_V_fu_190_p2        | -   |        | theta_V       | add | fabric | 0       |
|   r_V_fu_241_p2            | -   |        | r_V           | sub | fabric | 0       |
|   r_V_1_fu_251_p2          | -   |        | r_V_1         | add | fabric | 0       |
|   theta_V_1_fu_269_p2      | -   |        | theta_V_1     | add | fabric | 0       |
|   sub_ln1171_fu_287_p2     | -   |        | sub_ln1171    | sub | fabric | 0       |
|   sub_ln1171_1_fu_329_p2   | -   |        | sub_ln1171_1  | sub | fabric | 0       |
|   r_V_2_fu_367_p2          | -   |        | r_V_2         | sub | fabric | 0       |
|   r_V_3_fu_373_p2          | -   |        | r_V_3         | add | fabric | 0       |
|   theta_V_2_fu_395_p2      | -   |        | theta_V_2     | add | fabric | 0       |
|   sub_ln1171_2_fu_417_p2   | -   |        | sub_ln1171_2  | sub | fabric | 0       |
|   sub_ln1171_3_fu_452_p2   | -   |        | sub_ln1171_3  | sub | fabric | 0       |
|   r_V_4_fu_487_p2          | -   |        | r_V_4         | sub | fabric | 0       |
|   r_V_5_fu_492_p2          | -   |        | r_V_5         | add | fabric | 0       |
|   add_ln712_4_fu_511_p2    | -   |        | add_ln712_4   | add | tadder | 0       |
|   theta_V_3_fu_516_p2      | -   |        | theta_V_3     | add | tadder | 0       |
|   sub_ln1171_4_fu_530_p2   | -   |        | sub_ln1171_4  | sub | fabric | 0       |
|   sub_ln1171_5_fu_568_p2   | -   |        | sub_ln1171_5  | sub | fabric | 0       |
|   r_V_6_fu_606_p2          | -   |        | r_V_6         | sub | fabric | 0       |
|   r_V_7_fu_612_p2          | -   |        | r_V_7         | add | fabric | 0       |
|   add_ln712_6_fu_640_p2    | -   |        | add_ln712_6   | add | tadder | 0       |
|   theta_V_4_fu_645_p2      | -   |        | theta_V_4     | add | tadder | 0       |
|   sub_ln1171_6_fu_667_p2   | -   |        | sub_ln1171_6  | sub | fabric | 0       |
|   sub_ln1171_7_fu_702_p2   | -   |        | sub_ln1171_7  | sub | fabric | 0       |
|   r_V_8_fu_737_p2          | -   |        | r_V_8         | sub | fabric | 0       |
|   r_V_9_fu_742_p2          | -   |        | r_V_9         | add | fabric | 0       |
|   add_ln712_8_fu_761_p2    | -   |        | add_ln712_8   | add | tadder | 0       |
|   theta_V_5_fu_766_p2      | -   |        | theta_V_5     | add | tadder | 0       |
|   sub_ln1171_8_fu_784_p2   | -   |        | sub_ln1171_8  | sub | fabric | 0       |
|   sub_ln1171_9_fu_830_p2   | -   |        | sub_ln1171_9  | sub | fabric | 0       |
|   r_V_10_fu_872_p2         | -   |        | r_V_10        | sub | fabric | 0       |
|   r_V_11_fu_878_p2         | -   |        | r_V_11        | add | fabric | 0       |
|   add_ln712_10_fu_906_p2   | -   |        | add_ln712_10  | add | tadder | 0       |
|   theta_V_6_fu_911_p2      | -   |        | theta_V_6     | add | tadder | 0       |
|   sub_ln1171_10_fu_936_p2  | -   |        | sub_ln1171_10 | sub | fabric | 0       |
|   sub_ln1171_11_fu_979_p2  | -   |        | sub_ln1171_11 | sub | fabric | 0       |
|   r_V_12_fu_1019_p2        | -   |        | r_V_12        | sub | fabric | 0       |
|   r_V_13_fu_1024_p2        | -   |        | r_V_13        | add | fabric | 0       |
|   add_ln712_12_fu_1043_p2  | -   |        | add_ln712_12  | add | tadder | 0       |
|   theta_V_7_fu_1048_p2     | -   |        | theta_V_7     | add | tadder | 0       |
|   sub_ln1171_12_fu_1066_p2 | -   |        | sub_ln1171_12 | sub | fabric | 0       |
|   sub_ln1171_13_fu_1112_p2 | -   |        | sub_ln1171_13 | sub | fabric | 0       |
|   r_V_14_fu_1154_p2        | -   |        | r_V_14        | sub | fabric | 0       |
|   r_V_15_fu_1160_p2        | -   |        | r_V_15        | add | fabric | 0       |
|   add_ln712_14_fu_1188_p2  | -   |        | add_ln712_14  | add | tadder | 0       |
|   theta_V_8_fu_1193_p2     | -   |        | theta_V_8     | add | tadder | 0       |
|   sub_ln1171_14_fu_1240_p2 | -   |        | sub_ln1171_14 | sub | fabric | 0       |
|   sub_ln1171_15_fu_1283_p2 | -   |        | sub_ln1171_15 | sub | fabric | 0       |
|   r_V_16_fu_1323_p2        | -   |        | r_V_16        | sub | fabric | 0       |
|   r_V_17_fu_1328_p2        | -   |        | r_V_17        | add | fabric | 0       |
|   theta_V_9_fu_1223_p2     | -   |        | theta_V_9     | sub | fabric | 0       |
|   sub_ln1171_16_fu_1337_p2 | -   |        | sub_ln1171_16 | sub | fabric | 0       |
|   sub_ln1171_17_fu_1382_p2 | -   |        | sub_ln1171_17 | sub | fabric | 0       |
|   c                        | -   |        | sub_ln712     | sub | fabric | 0       |
|   s                        | -   |        | add_ln712     | add | fabric | 0       |
+----------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+---------------------------------+
| Type      | Options               | Location                        |
+-----------+-----------------------+---------------------------------+
| interface | s_axilite port=return | cordic.cpp:10 in cordic, return |
| interface | s_axilite port=theta  | cordic.cpp:11 in cordic, theta  |
| interface | s_axilite port=s      | cordic.cpp:12 in cordic, s      |
| interface | s_axilite port=c      | cordic.cpp:13 in cordic, c      |
| unroll    |                       | cordic.cpp:24 in cordic         |
+-----------+-----------------------+---------------------------------+


