
Digimat_receiver_v1.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006678  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08006818  08006818  00016818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c98  08006c98  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08006c98  08006c98  00016c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ca0  08006ca0  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ca0  08006ca0  00016ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ca4  08006ca4  00016ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08006ca8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000598  200000a4  08006d4c  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  08006d4c  0002063c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016794  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003393  00000000  00000000  00036868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  00039c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f88  00000000  00000000  0003acc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0b6  00000000  00000000  0003bc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001587c  00000000  00000000  00056cfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092756  00000000  00000000  0006c57a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fecd0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c04  00000000  00000000  000fed20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a4 	.word	0x200000a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006800 	.word	0x08006800

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	08006800 	.word	0x08006800

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MX_BlueNRG_MS_Init>:
	PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08e      	sub	sp, #56	; 0x38
 8000598:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

	/* USER CODE END BlueNRG_MS_Init_PreTreatment */

	/* Initialize the peripherals and the BLE Stack */
	uint8_t CLIENT_BDADDR[] = {0xbb, 0x00, 0x00, 0xE1, 0x80, 0x02};
 800059a:	4a73      	ldr	r2, [pc, #460]	; (8000768 <MX_BlueNRG_MS_Init+0x1d4>)
 800059c:	f107 031c 	add.w	r3, r7, #28
 80005a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005a4:	6018      	str	r0, [r3, #0]
 80005a6:	3304      	adds	r3, #4
 80005a8:	8019      	strh	r1, [r3, #0]
	uint8_t SERVER_BDADDR[] = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 80005aa:	4a70      	ldr	r2, [pc, #448]	; (800076c <MX_BlueNRG_MS_Init+0x1d8>)
 80005ac:	f107 0314 	add.w	r3, r7, #20
 80005b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005b4:	6018      	str	r0, [r3, #0]
 80005b6:	3304      	adds	r3, #4
 80005b8:	8019      	strh	r1, [r3, #0]

	uint8_t  hwVersion;
	uint16_t fwVersion;
	int ret;

	User_Init();
 80005ba:	f000 f8fd 	bl	80007b8 <User_Init>

	/* Get the User Button initial state */
	user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 80005be:	2000      	movs	r0, #0
 80005c0:	f001 fca2 	bl	8001f08 <BSP_PB_GetState>
 80005c4:	4603      	mov	r3, r0
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	4b69      	ldr	r3, [pc, #420]	; (8000770 <MX_BlueNRG_MS_Init+0x1dc>)
 80005ca:	701a      	strb	r2, [r3, #0]

	hci_init(user_notify, NULL);
 80005cc:	2100      	movs	r1, #0
 80005ce:	4869      	ldr	r0, [pc, #420]	; (8000774 <MX_BlueNRG_MS_Init+0x1e0>)
 80005d0:	f004 fd54 	bl	800507c <hci_init>

	/* get the BlueNRG HW and FW versions */
	getBlueNRGVersion(&hwVersion, &fwVersion);
 80005d4:	1cba      	adds	r2, r7, #2
 80005d6:	1d7b      	adds	r3, r7, #5
 80005d8:	4611      	mov	r1, r2
 80005da:	4618      	mov	r0, r3
 80005dc:	f004 fbc3 	bl	8004d66 <getBlueNRGVersion>
	 * Reset BlueNRG again otherwise we won't
	 * be able to change its MAC address.
	 * aci_hal_write_config_data() must be the first
	 * command after reset otherwise it will fail.
	 */
	hci_reset();
 80005e0:	f004 fc05 	bl	8004dee <hci_reset>

	HAL_Delay(100);
 80005e4:	2064      	movs	r0, #100	; 0x64
 80005e6:	f001 fe33 	bl	8002250 <HAL_Delay>

	printf("HWver %d, FWver %d\n", hwVersion, fwVersion);
 80005ea:	797b      	ldrb	r3, [r7, #5]
 80005ec:	4619      	mov	r1, r3
 80005ee:	887b      	ldrh	r3, [r7, #2]
 80005f0:	461a      	mov	r2, r3
 80005f2:	4861      	ldr	r0, [pc, #388]	; (8000778 <MX_BlueNRG_MS_Init+0x1e4>)
 80005f4:	f005 fb3c 	bl	8005c70 <iprintf>

	if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 80005f8:	797b      	ldrb	r3, [r7, #5]
 80005fa:	2b30      	cmp	r3, #48	; 0x30
 80005fc:	d902      	bls.n	8000604 <MX_BlueNRG_MS_Init+0x70>
		bnrg_expansion_board = IDB05A1;
 80005fe:	4b5f      	ldr	r3, [pc, #380]	; (800077c <MX_BlueNRG_MS_Init+0x1e8>)
 8000600:	2201      	movs	r2, #1
 8000602:	701a      	strb	r2, [r3, #0]
	}

	if (BLE_Role == CLIENT) {
 8000604:	4b5e      	ldr	r3, [pc, #376]	; (8000780 <MX_BlueNRG_MS_Init+0x1ec>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d109      	bne.n	8000620 <MX_BlueNRG_MS_Init+0x8c>
		BLUENRG_memcpy(bdaddr, CLIENT_BDADDR, sizeof(CLIENT_BDADDR));
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	f107 021c 	add.w	r2, r7, #28
 8000614:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000618:	6018      	str	r0, [r3, #0]
 800061a:	3304      	adds	r3, #4
 800061c:	8019      	strh	r1, [r3, #0]
 800061e:	e008      	b.n	8000632 <MX_BlueNRG_MS_Init+0x9e>
	} else {
		BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	f107 0214 	add.w	r2, r7, #20
 8000628:	e892 0003 	ldmia.w	r2, {r0, r1}
 800062c:	6018      	str	r0, [r3, #0]
 800062e:	3304      	adds	r3, #4
 8000630:	8019      	strh	r1, [r3, #0]
	}

	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000632:	f107 030c 	add.w	r3, r7, #12
 8000636:	461a      	mov	r2, r3
 8000638:	2106      	movs	r1, #6
 800063a:	2000      	movs	r0, #0
 800063c:	f004 fafd 	bl	8004c3a <aci_hal_write_config_data>
 8000640:	4603      	mov	r3, r0
 8000642:	627b      	str	r3, [r7, #36]	; 0x24
			CONFIG_DATA_PUBADDR_LEN,
			bdaddr);
	if (ret) {
 8000644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000646:	2b00      	cmp	r3, #0
 8000648:	d003      	beq.n	8000652 <MX_BlueNRG_MS_Init+0xbe>
		printf("Setting BD_ADDR failed 0x%02x.\n", ret);
 800064a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800064c:	484d      	ldr	r0, [pc, #308]	; (8000784 <MX_BlueNRG_MS_Init+0x1f0>)
 800064e:	f005 fb0f 	bl	8005c70 <iprintf>
	}

	ret = aci_gatt_init();
 8000652:	f004 f872 	bl	800473a <aci_gatt_init>
 8000656:	4603      	mov	r3, r0
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
	if (ret) {
 800065a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800065c:	2b00      	cmp	r3, #0
 800065e:	d002      	beq.n	8000666 <MX_BlueNRG_MS_Init+0xd2>
		printf("GATT_Init failed.\n");
 8000660:	4849      	ldr	r0, [pc, #292]	; (8000788 <MX_BlueNRG_MS_Init+0x1f4>)
 8000662:	f005 fba1 	bl	8005da8 <puts>
	}

	if (BLE_Role == SERVER) {
 8000666:	4b46      	ldr	r3, [pc, #280]	; (8000780 <MX_BlueNRG_MS_Init+0x1ec>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d11e      	bne.n	80006ac <MX_BlueNRG_MS_Init+0x118>
		if (bnrg_expansion_board == IDB05A1) {
 800066e:	4b43      	ldr	r3, [pc, #268]	; (800077c <MX_BlueNRG_MS_Init+0x1e8>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d10f      	bne.n	8000696 <MX_BlueNRG_MS_Init+0x102>
			ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000676:	f107 020a 	add.w	r2, r7, #10
 800067a:	1dbb      	adds	r3, r7, #6
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	f107 0308 	add.w	r3, r7, #8
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	4613      	mov	r3, r2
 8000686:	2207      	movs	r2, #7
 8000688:	2100      	movs	r1, #0
 800068a:	2001      	movs	r0, #1
 800068c:	f003 fe26 	bl	80042dc <aci_gap_init_IDB05A1>
 8000690:	4603      	mov	r3, r0
 8000692:	627b      	str	r3, [r7, #36]	; 0x24
 8000694:	e028      	b.n	80006e8 <MX_BlueNRG_MS_Init+0x154>
		}
		else {
			ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000696:	1dbb      	adds	r3, r7, #6
 8000698:	f107 0208 	add.w	r2, r7, #8
 800069c:	f107 010a 	add.w	r1, r7, #10
 80006a0:	2001      	movs	r0, #1
 80006a2:	f003 fe6b 	bl	800437c <aci_gap_init_IDB04A1>
 80006a6:	4603      	mov	r3, r0
 80006a8:	627b      	str	r3, [r7, #36]	; 0x24
 80006aa:	e01d      	b.n	80006e8 <MX_BlueNRG_MS_Init+0x154>
		}
	}
	else {
		if (bnrg_expansion_board == IDB05A1) {
 80006ac:	4b33      	ldr	r3, [pc, #204]	; (800077c <MX_BlueNRG_MS_Init+0x1e8>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d10f      	bne.n	80006d4 <MX_BlueNRG_MS_Init+0x140>
			ret = aci_gap_init_IDB05A1(GAP_CENTRAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80006b4:	f107 020a 	add.w	r2, r7, #10
 80006b8:	1dbb      	adds	r3, r7, #6
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	9300      	str	r3, [sp, #0]
 80006c2:	4613      	mov	r3, r2
 80006c4:	2207      	movs	r2, #7
 80006c6:	2100      	movs	r1, #0
 80006c8:	2004      	movs	r0, #4
 80006ca:	f003 fe07 	bl	80042dc <aci_gap_init_IDB05A1>
 80006ce:	4603      	mov	r3, r0
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24
 80006d2:	e009      	b.n	80006e8 <MX_BlueNRG_MS_Init+0x154>
		}
		else {
			ret = aci_gap_init_IDB04A1(GAP_CENTRAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80006d4:	1dbb      	adds	r3, r7, #6
 80006d6:	f107 0208 	add.w	r2, r7, #8
 80006da:	f107 010a 	add.w	r1, r7, #10
 80006de:	2003      	movs	r0, #3
 80006e0:	f003 fe4c 	bl	800437c <aci_gap_init_IDB04A1>
 80006e4:	4603      	mov	r3, r0
 80006e6:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}

	if (ret != BLE_STATUS_SUCCESS) {
 80006e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <MX_BlueNRG_MS_Init+0x160>
		printf("GAP_Init failed.\n");
 80006ee:	4827      	ldr	r0, [pc, #156]	; (800078c <MX_BlueNRG_MS_Init+0x1f8>)
 80006f0:	f005 fb5a 	bl	8005da8 <puts>
	}

	ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 80006f4:	2301      	movs	r3, #1
 80006f6:	9303      	str	r3, [sp, #12]
 80006f8:	4b25      	ldr	r3, [pc, #148]	; (8000790 <MX_BlueNRG_MS_Init+0x1fc>)
 80006fa:	9302      	str	r3, [sp, #8]
 80006fc:	2300      	movs	r3, #0
 80006fe:	9301      	str	r3, [sp, #4]
 8000700:	2310      	movs	r3, #16
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2307      	movs	r3, #7
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	2001      	movs	r0, #1
 800070c:	f003 ff6a 	bl	80045e4 <aci_gap_set_auth_requirement>
 8000710:	4603      	mov	r3, r0
 8000712:	627b      	str	r3, [r7, #36]	; 0x24
			7,
			16,
			USE_FIXED_PIN_FOR_PAIRING,
			123456,
			BONDING);
	if (ret == BLE_STATUS_SUCCESS) {
 8000714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000716:	2b00      	cmp	r3, #0
 8000718:	d102      	bne.n	8000720 <MX_BlueNRG_MS_Init+0x18c>
		printf("BLE Stack Initialized.\n");
 800071a:	481e      	ldr	r0, [pc, #120]	; (8000794 <MX_BlueNRG_MS_Init+0x200>)
 800071c:	f005 fb44 	bl	8005da8 <puts>
	}

	if (BLE_Role == SERVER) {
 8000720:	4b17      	ldr	r3, [pc, #92]	; (8000780 <MX_BlueNRG_MS_Init+0x1ec>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d111      	bne.n	800074c <MX_BlueNRG_MS_Init+0x1b8>
		printf("SERVER: BLE Stack Initialized\n");
 8000728:	481b      	ldr	r0, [pc, #108]	; (8000798 <MX_BlueNRG_MS_Init+0x204>)
 800072a:	f005 fb3d 	bl	8005da8 <puts>
		ret = Add_Sample_Service();
 800072e:	f000 f9fb 	bl	8000b28 <Add_Sample_Service>
 8000732:	4603      	mov	r3, r0
 8000734:	627b      	str	r3, [r7, #36]	; 0x24

		if (ret == BLE_STATUS_SUCCESS)
 8000736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000738:	2b00      	cmp	r3, #0
 800073a:	d103      	bne.n	8000744 <MX_BlueNRG_MS_Init+0x1b0>
			printf("Service added successfully.\n");
 800073c:	4817      	ldr	r0, [pc, #92]	; (800079c <MX_BlueNRG_MS_Init+0x208>)
 800073e:	f005 fb33 	bl	8005da8 <puts>
 8000742:	e006      	b.n	8000752 <MX_BlueNRG_MS_Init+0x1be>
		else
			printf("Error while adding service.\n");
 8000744:	4816      	ldr	r0, [pc, #88]	; (80007a0 <MX_BlueNRG_MS_Init+0x20c>)
 8000746:	f005 fb2f 	bl	8005da8 <puts>
 800074a:	e002      	b.n	8000752 <MX_BlueNRG_MS_Init+0x1be>

	} else {
		printf("CLIENT: BLE Stack Initialized\n");
 800074c:	4815      	ldr	r0, [pc, #84]	; (80007a4 <MX_BlueNRG_MS_Init+0x210>)
 800074e:	f005 fb2b 	bl	8005da8 <puts>
	}

	/* Set output power level */
	ret = aci_hal_set_tx_power_level(1,4);
 8000752:	2104      	movs	r1, #4
 8000754:	2001      	movs	r0, #1
 8000756:	f004 fad5 	bl	8004d04 <aci_hal_set_tx_power_level>
 800075a:	4603      	mov	r3, r0
 800075c:	627b      	str	r3, [r7, #36]	; 0x24

	/* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

	/* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 800075e:	bf00      	nop
 8000760:	3728      	adds	r7, #40	; 0x28
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	080069bc 	.word	0x080069bc
 800076c:	080069c4 	.word	0x080069c4
 8000770:	20000000 	.word	0x20000000
 8000774:	08001071 	.word	0x08001071
 8000778:	080068d0 	.word	0x080068d0
 800077c:	200000c0 	.word	0x200000c0
 8000780:	20000001 	.word	0x20000001
 8000784:	080068e4 	.word	0x080068e4
 8000788:	08006904 	.word	0x08006904
 800078c:	08006918 	.word	0x08006918
 8000790:	0001e240 	.word	0x0001e240
 8000794:	0800692c 	.word	0x0800692c
 8000798:	08006944 	.word	0x08006944
 800079c:	08006964 	.word	0x08006964
 80007a0:	08006980 	.word	0x08006980
 80007a4:	0800699c 	.word	0x0800699c

080007a8 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

	/* USER CODE END BlueNRG_MS_Process_PreTreatment */

	User_Process();
 80007ac:	f000 f92e 	bl	8000a0c <User_Process>
	hci_user_evt_proc();
 80007b0:	f004 fde0 	bl	8005374 <hci_user_evt_proc>


	/* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

	/* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 80007bc:	2101      	movs	r1, #1
 80007be:	2000      	movs	r0, #0
 80007c0:	f001 fb4e 	bl	8001e60 <BSP_PB_Init>
	BSP_LED_Init(LED2);
 80007c4:	2000      	movs	r0, #0
 80007c6:	f001 fab5 	bl	8001d34 <BSP_LED_Init>

	BSP_COM_Init(COM1);
 80007ca:	2000      	movs	r0, #0
 80007cc:	f001 fbfe 	bl	8001fcc <BSP_COM_Init>
}
 80007d0:	bf00      	nop
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <modem_at_cmd>:
 *         between a client and a server.
 *
 * @param  None
 * @retval None
 */
void modem_at_cmd(char* buffer, int n){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b086      	sub	sp, #24
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]

	for(uint8_t i=0; i<n; i++) {
 80007de:	2300      	movs	r3, #0
 80007e0:	75fb      	strb	r3, [r7, #23]
 80007e2:	e010      	b.n	8000806 <modem_at_cmd+0x32>
		HAL_UART_Transmit(&huart1, (uint8_t*) buffer+i, 1, 100);
 80007e4:	7dfb      	ldrb	r3, [r7, #23]
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	18d1      	adds	r1, r2, r3
 80007ea:	2364      	movs	r3, #100	; 0x64
 80007ec:	2201      	movs	r2, #1
 80007ee:	4821      	ldr	r0, [pc, #132]	; (8000874 <modem_at_cmd+0xa0>)
 80007f0:	f003 f95d 	bl	8003aae <HAL_UART_Transmit>
		//printf("tx: %c\n",buffer[i]);
		HAL_UART_Receive(&huart1, &c, 1, 100);
 80007f4:	2364      	movs	r3, #100	; 0x64
 80007f6:	2201      	movs	r2, #1
 80007f8:	491f      	ldr	r1, [pc, #124]	; (8000878 <modem_at_cmd+0xa4>)
 80007fa:	481e      	ldr	r0, [pc, #120]	; (8000874 <modem_at_cmd+0xa0>)
 80007fc:	f003 f9e9 	bl	8003bd2 <HAL_UART_Receive>
	for(uint8_t i=0; i<n; i++) {
 8000800:	7dfb      	ldrb	r3, [r7, #23]
 8000802:	3301      	adds	r3, #1
 8000804:	75fb      	strb	r3, [r7, #23]
 8000806:	7dfb      	ldrb	r3, [r7, #23]
 8000808:	683a      	ldr	r2, [r7, #0]
 800080a:	429a      	cmp	r2, r3
 800080c:	dcea      	bgt.n	80007e4 <modem_at_cmd+0x10>
		//printf("rx: %c\n",c);
	}

	//	memset(response,0,sizeof(response));
	char tredici='\r';
 800080e:	230d      	movs	r3, #13
 8000810:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, (uint8_t*) &tredici, 1, 100);
 8000812:	f107 010f 	add.w	r1, r7, #15
 8000816:	2364      	movs	r3, #100	; 0x64
 8000818:	2201      	movs	r2, #1
 800081a:	4816      	ldr	r0, [pc, #88]	; (8000874 <modem_at_cmd+0xa0>)
 800081c:	f003 f947 	bl	8003aae <HAL_UART_Transmit>
	//	printf("tx: %c\n",tredici);
	HAL_UART_Receive(&huart1, &c, 1, 100);
 8000820:	2364      	movs	r3, #100	; 0x64
 8000822:	2201      	movs	r2, #1
 8000824:	4914      	ldr	r1, [pc, #80]	; (8000878 <modem_at_cmd+0xa4>)
 8000826:	4813      	ldr	r0, [pc, #76]	; (8000874 <modem_at_cmd+0xa0>)
 8000828:	f003 f9d3 	bl	8003bd2 <HAL_UART_Receive>
	//	printf("rx: %c\n",c);
	int i=0;
 800082c:	2300      	movs	r3, #0
 800082e:	613b      	str	r3, [r7, #16]
	memset(risposta_uart,0,sizeof(risposta_uart));
 8000830:	2232      	movs	r2, #50	; 0x32
 8000832:	2100      	movs	r1, #0
 8000834:	4811      	ldr	r0, [pc, #68]	; (800087c <modem_at_cmd+0xa8>)
 8000836:	f005 f932 	bl	8005a9e <memset>
	do {
		//		if (lora.readable()) {
		HAL_UART_Receive(&huart1,(uint8_t *) &c, 1, 100);
 800083a:	2364      	movs	r3, #100	; 0x64
 800083c:	2201      	movs	r2, #1
 800083e:	490e      	ldr	r1, [pc, #56]	; (8000878 <modem_at_cmd+0xa4>)
 8000840:	480c      	ldr	r0, [pc, #48]	; (8000874 <modem_at_cmd+0xa0>)
 8000842:	f003 f9c6 	bl	8003bd2 <HAL_UART_Receive>
		//printf("rx: %c",c);
		risposta_uart[i]=c;
 8000846:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <modem_at_cmd+0xa4>)
 8000848:	7819      	ldrb	r1, [r3, #0]
 800084a:	4a0c      	ldr	r2, [pc, #48]	; (800087c <modem_at_cmd+0xa8>)
 800084c:	693b      	ldr	r3, [r7, #16]
 800084e:	4413      	add	r3, r2
 8000850:	460a      	mov	r2, r1
 8000852:	701a      	strb	r2, [r3, #0]
		i++;
 8000854:	693b      	ldr	r3, [r7, #16]
 8000856:	3301      	adds	r3, #1
 8000858:	613b      	str	r3, [r7, #16]

		//	} while(c!='#' && c!='\r'&& c!=' ' && c!='\n');
	} while(c!=' ');
 800085a:	4b07      	ldr	r3, [pc, #28]	; (8000878 <modem_at_cmd+0xa4>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b20      	cmp	r3, #32
 8000860:	d1eb      	bne.n	800083a <modem_at_cmd+0x66>
	printf("%s",risposta_uart);
 8000862:	4906      	ldr	r1, [pc, #24]	; (800087c <modem_at_cmd+0xa8>)
 8000864:	4806      	ldr	r0, [pc, #24]	; (8000880 <modem_at_cmd+0xac>)
 8000866:	f005 fa03 	bl	8005c70 <iprintf>
}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	20000250 	.word	0x20000250
 8000878:	200000c2 	.word	0x200000c2
 800087c:	200000c8 	.word	0x200000c8
 8000880:	080069cc 	.word	0x080069cc

08000884 <wait4join>:

void wait4join(){
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	memset(risposta_uart,0,sizeof(risposta_uart));
 8000888:	2232      	movs	r2, #50	; 0x32
 800088a:	2100      	movs	r1, #0
 800088c:	4810      	ldr	r0, [pc, #64]	; (80008d0 <wait4join+0x4c>)
 800088e:	f005 f906 	bl	8005a9e <memset>
		//		if(HAL_UART_Receive(&huart1, (uint8_t *) &response, 1, 100)){
		//			//        if (lora.readable()) {
		//
		//			printf("response: %s\n",response);
		//		}
		HAL_UART_Receive(&huart1,(uint8_t *) &c, 1, 100);
 8000892:	2364      	movs	r3, #100	; 0x64
 8000894:	2201      	movs	r2, #1
 8000896:	490f      	ldr	r1, [pc, #60]	; (80008d4 <wait4join+0x50>)
 8000898:	480f      	ldr	r0, [pc, #60]	; (80008d8 <wait4join+0x54>)
 800089a:	f003 f99a 	bl	8003bd2 <HAL_UART_Receive>
		//		printf("rx: %c",c);
		risposta_uart[i]=c;
 800089e:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <wait4join+0x58>)
 80008a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008a4:	461a      	mov	r2, r3
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <wait4join+0x50>)
 80008a8:	7819      	ldrb	r1, [r3, #0]
 80008aa:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <wait4join+0x4c>)
 80008ac:	5499      	strb	r1, [r3, r2]
		i++;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <wait4join+0x58>)
 80008b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008b4:	b29b      	uxth	r3, r3
 80008b6:	3301      	adds	r3, #1
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	b21a      	sxth	r2, r3
 80008bc:	4b07      	ldr	r3, [pc, #28]	; (80008dc <wait4join+0x58>)
 80008be:	801a      	strh	r2, [r3, #0]
	}while(c!='d');
 80008c0:	4b04      	ldr	r3, [pc, #16]	; (80008d4 <wait4join+0x50>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b64      	cmp	r3, #100	; 0x64
 80008c6:	d1e4      	bne.n	8000892 <wait4join+0xe>
}
 80008c8:	bf00      	nop
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	200000c8 	.word	0x200000c8
 80008d4:	200000c2 	.word	0x200000c2
 80008d8:	20000250 	.word	0x20000250
 80008dc:	200000c4 	.word	0x200000c4

080008e0 <lora_join>:

void lora_join(){
 80008e0:	b598      	push	{r3, r4, r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	printf("Test seriale no pc\r\n");
 80008e4:	483b      	ldr	r0, [pc, #236]	; (80009d4 <lora_join+0xf4>)
 80008e6:	f005 fa5f 	bl	8005da8 <puts>
	modem_at_cmd(msg1,(int)strlen(msg1));
 80008ea:	4b3b      	ldr	r3, [pc, #236]	; (80009d8 <lora_join+0xf8>)
 80008ec:	681c      	ldr	r4, [r3, #0]
 80008ee:	4b3a      	ldr	r3, [pc, #232]	; (80009d8 <lora_join+0xf8>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff fc74 	bl	80001e0 <strlen>
 80008f8:	4603      	mov	r3, r0
 80008fa:	4619      	mov	r1, r3
 80008fc:	4620      	mov	r0, r4
 80008fe:	f7ff ff69 	bl	80007d4 <modem_at_cmd>
	printf("Inviato AT\r\n");
 8000902:	4836      	ldr	r0, [pc, #216]	; (80009dc <lora_join+0xfc>)
 8000904:	f005 fa50 	bl	8005da8 <puts>
	HAL_Delay(1000);
 8000908:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800090c:	f001 fca0 	bl	8002250 <HAL_Delay>
	//  	modem_at_cmd(msg_at_verbose,(int)strlen(msg_at_verbose));
	//	printf("Verbose attivato\r\n");



	HAL_Delay(1000);
 8000910:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000914:	f001 fc9c 	bl	8002250 <HAL_Delay>
	modem_at_cmd(msg6,(int)strlen(msg6));
 8000918:	4b31      	ldr	r3, [pc, #196]	; (80009e0 <lora_join+0x100>)
 800091a:	681c      	ldr	r4, [r3, #0]
 800091c:	4b30      	ldr	r3, [pc, #192]	; (80009e0 <lora_join+0x100>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff fc5d 	bl	80001e0 <strlen>
 8000926:	4603      	mov	r3, r0
 8000928:	4619      	mov	r1, r3
 800092a:	4620      	mov	r0, r4
 800092c:	f7ff ff52 	bl	80007d4 <modem_at_cmd>
	printf("Inviato band\r\n");
 8000930:	482c      	ldr	r0, [pc, #176]	; (80009e4 <lora_join+0x104>)
 8000932:	f005 fa39 	bl	8005da8 <puts>


	HAL_Delay(1000);
 8000936:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800093a:	f001 fc89 	bl	8002250 <HAL_Delay>
	modem_at_cmd(msg2,(int)strlen(msg2));
 800093e:	4b2a      	ldr	r3, [pc, #168]	; (80009e8 <lora_join+0x108>)
 8000940:	681c      	ldr	r4, [r3, #0]
 8000942:	4b29      	ldr	r3, [pc, #164]	; (80009e8 <lora_join+0x108>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4618      	mov	r0, r3
 8000948:	f7ff fc4a 	bl	80001e0 <strlen>
 800094c:	4603      	mov	r3, r0
 800094e:	4619      	mov	r1, r3
 8000950:	4620      	mov	r0, r4
 8000952:	f7ff ff3f 	bl	80007d4 <modem_at_cmd>
	printf("Inviato EUI\r\n");
 8000956:	4825      	ldr	r0, [pc, #148]	; (80009ec <lora_join+0x10c>)
 8000958:	f005 fa26 	bl	8005da8 <puts>
	HAL_Delay(1000);
 800095c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000960:	f001 fc76 	bl	8002250 <HAL_Delay>
	//	HAL_Delay(1000);
	//	modem_at_cmd(msg_at_appeui,(int)strlen(msg_at_appeui));
	//	printf("Inviato band\r\n");


	modem_at_cmd(msg3,(int)strlen(msg3));
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <lora_join+0x110>)
 8000966:	681c      	ldr	r4, [r3, #0]
 8000968:	4b21      	ldr	r3, [pc, #132]	; (80009f0 <lora_join+0x110>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4618      	mov	r0, r3
 800096e:	f7ff fc37 	bl	80001e0 <strlen>
 8000972:	4603      	mov	r3, r0
 8000974:	4619      	mov	r1, r3
 8000976:	4620      	mov	r0, r4
 8000978:	f7ff ff2c 	bl	80007d4 <modem_at_cmd>
	printf("Inviato AK\r\n");
 800097c:	481d      	ldr	r0, [pc, #116]	; (80009f4 <lora_join+0x114>)
 800097e:	f005 fa13 	bl	8005da8 <puts>
	HAL_Delay(1000);
 8000982:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000986:	f001 fc63 	bl	8002250 <HAL_Delay>
	modem_at_cmd("AT+DC=0",7);
 800098a:	2107      	movs	r1, #7
 800098c:	481a      	ldr	r0, [pc, #104]	; (80009f8 <lora_join+0x118>)
 800098e:	f7ff ff21 	bl	80007d4 <modem_at_cmd>
	printf("Disabled DUTY Cycle\r\n");
 8000992:	481a      	ldr	r0, [pc, #104]	; (80009fc <lora_join+0x11c>)
 8000994:	f005 fa08 	bl	8005da8 <puts>
	//  	printf("Enabled ADR\r\n");
	//	    modem_at_cmd(msg9,(int)strlen(msg9));
	//		  	    printf("Inviato JOIN Delay RX1\r\n");
	//		  	    modem_at_cmd(msg10,(int)strlen(msg10));
	//		  	    printf("Inviato JOIN Delay RX2\r\n");
	modem_at_cmd(msg4,(int)strlen(msg4));
 8000998:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <lora_join+0x120>)
 800099a:	681c      	ldr	r4, [r3, #0]
 800099c:	4b18      	ldr	r3, [pc, #96]	; (8000a00 <lora_join+0x120>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fc1d 	bl	80001e0 <strlen>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4619      	mov	r1, r3
 80009aa:	4620      	mov	r0, r4
 80009ac:	f7ff ff12 	bl	80007d4 <modem_at_cmd>

	printf("Inviato JOIN\r\n");
 80009b0:	4814      	ldr	r0, [pc, #80]	; (8000a04 <lora_join+0x124>)
 80009b2:	f005 f9f9 	bl	8005da8 <puts>
	HAL_Delay(1000);
 80009b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ba:	f001 fc49 	bl	8002250 <HAL_Delay>
	wait4join();
 80009be:	f7ff ff61 	bl	8000884 <wait4join>
	HAL_Delay(1000);
 80009c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009c6:	f001 fc43 	bl	8002250 <HAL_Delay>
	printf("Inzialization done\r\n");
 80009ca:	480f      	ldr	r0, [pc, #60]	; (8000a08 <lora_join+0x128>)
 80009cc:	f005 f9ec 	bl	8005da8 <puts>
//	modem_at_cmd(msg_ascii,(int)strlen(msg_ascii));
//	printf("Inviato msg_ascii\r\n");
	//	HAL_Delay(1000);
}
 80009d0:	bf00      	nop
 80009d2:	bd98      	pop	{r3, r4, r7, pc}
 80009d4:	080069d0 	.word	0x080069d0
 80009d8:	20000004 	.word	0x20000004
 80009dc:	080069e4 	.word	0x080069e4
 80009e0:	20000014 	.word	0x20000014
 80009e4:	080069f0 	.word	0x080069f0
 80009e8:	20000008 	.word	0x20000008
 80009ec:	08006a00 	.word	0x08006a00
 80009f0:	2000000c 	.word	0x2000000c
 80009f4:	08006a10 	.word	0x08006a10
 80009f8:	08006a1c 	.word	0x08006a1c
 80009fc:	08006a24 	.word	0x08006a24
 8000a00:	20000010 	.word	0x20000010
 8000a04:	08006a3c 	.word	0x08006a3c
 8000a08:	08006a4c 	.word	0x08006a4c

08000a0c <User_Process>:
void lora_send(char * msg_ascii){
	modem_at_cmd(msg_ascii,(int)strlen(msg_ascii));
	printf("Inviato send msg_not_ascii\r\n");
}
static void User_Process(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
	if (set_connectable)
 8000a10:	4b35      	ldr	r3, [pc, #212]	; (8000ae8 <User_Process+0xdc>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d00d      	beq.n	8000a36 <User_Process+0x2a>
	{
		/* Establish connection with remote device */
		Make_Connection();
 8000a1a:	f000 f8f7 	bl	8000c0c <Make_Connection>
		lora_join();
 8000a1e:	f7ff ff5f 	bl	80008e0 <lora_join>
		set_connectable = FALSE;
 8000a22:	4b31      	ldr	r3, [pc, #196]	; (8000ae8 <User_Process+0xdc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	701a      	strb	r2, [r3, #0]
		user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f001 fa6d 	bl	8001f08 <BSP_PB_GetState>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b2e      	ldr	r3, [pc, #184]	; (8000aec <User_Process+0xe0>)
 8000a34:	701a      	strb	r2, [r3, #0]

	}

	if (BLE_Role == CLIENT)
 8000a36:	4b2e      	ldr	r3, [pc, #184]	; (8000af0 <User_Process+0xe4>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d12e      	bne.n	8000a9c <User_Process+0x90>
	{
		/* Start TX handle Characteristic dynamic discovery if not yet done */
		if (connected && !end_read_tx_char_handle){
 8000a3e:	4b2d      	ldr	r3, [pc, #180]	; (8000af4 <User_Process+0xe8>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d007      	beq.n	8000a56 <User_Process+0x4a>
 8000a46:	4b2c      	ldr	r3, [pc, #176]	; (8000af8 <User_Process+0xec>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <User_Process+0x4a>
			startReadTXCharHandle();
 8000a50:	f000 f946 	bl	8000ce0 <startReadTXCharHandle>
 8000a54:	e00a      	b.n	8000a6c <User_Process+0x60>
		}
		/* Start RX handle Characteristic dynamic discovery if not yet done */
		else if (connected && !end_read_rx_char_handle){
 8000a56:	4b27      	ldr	r3, [pc, #156]	; (8000af4 <User_Process+0xe8>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d006      	beq.n	8000a6c <User_Process+0x60>
 8000a5e:	4b27      	ldr	r3, [pc, #156]	; (8000afc <User_Process+0xf0>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d101      	bne.n	8000a6c <User_Process+0x60>
			startReadRXCharHandle();
 8000a68:	f000 f960 	bl	8000d2c <startReadRXCharHandle>
		}

		if (connected && end_read_tx_char_handle && end_read_rx_char_handle && !notification_enabled)
 8000a6c:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <User_Process+0xe8>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d013      	beq.n	8000a9c <User_Process+0x90>
 8000a74:	4b20      	ldr	r3, [pc, #128]	; (8000af8 <User_Process+0xec>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d00e      	beq.n	8000a9c <User_Process+0x90>
 8000a7e:	4b1f      	ldr	r3, [pc, #124]	; (8000afc <User_Process+0xf0>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d009      	beq.n	8000a9c <User_Process+0x90>
 8000a88:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <User_Process+0xf4>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d104      	bne.n	8000a9c <User_Process+0x90>
		{
			BSP_LED_Off(LED2); //end of the connection and chars discovery phase
 8000a92:	2000      	movs	r0, #0
 8000a94:	f001 f976 	bl	8001d84 <BSP_LED_Off>
			enableNotification();
 8000a98:	f000 fa14 	bl	8000ec4 <enableNotification>
		}
	}

	/* Check if the User Button has been pushed */
	if (user_button_pressed)
 8000a9c:	4b19      	ldr	r3, [pc, #100]	; (8000b04 <User_Process+0xf8>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d01d      	beq.n	8000ae2 <User_Process+0xd6>
	{
		/* Debouncing */
		HAL_Delay(50);
 8000aa6:	2032      	movs	r0, #50	; 0x32
 8000aa8:	f001 fbd2 	bl	8002250 <HAL_Delay>

		/* Wait until the User Button is released */
		while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);
 8000aac:	bf00      	nop
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f001 fa2a 	bl	8001f08 <BSP_PB_GetState>
 8000ab4:	4602      	mov	r2, r0
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <User_Process+0xe0>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	bf0c      	ite	eq
 8000ac0:	2301      	moveq	r3, #1
 8000ac2:	2300      	movne	r3, #0
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d0f1      	beq.n	8000aae <User_Process+0xa2>

		/* Debouncing */
		HAL_Delay(50);
 8000aca:	2032      	movs	r0, #50	; 0x32
 8000acc:	f001 fbc0 	bl	8002250 <HAL_Delay>

		if (connected && notification_enabled)
 8000ad0:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <User_Process+0xe8>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <User_Process+0xd0>
 8000ad8:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <User_Process+0xf4>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
			 * is called in main().
			 * E.g. it can be enabled for debugging. */
		}

		/* Reset the User Button flag */
		user_button_pressed = 0;
 8000adc:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <User_Process+0xf8>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
	}
}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	2000001c 	.word	0x2000001c
 8000aec:	20000000 	.word	0x20000000
 8000af0:	20000001 	.word	0x20000001
 8000af4:	20000130 	.word	0x20000130
 8000af8:	20000139 	.word	0x20000139
 8000afc:	2000013a 	.word	0x2000013a
 8000b00:	20000136 	.word	0x20000136
 8000b04:	200000c1 	.word	0x200000c1

08000b08 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	/* Set the User Button flag */
	user_button_pressed = 1;
 8000b12:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <BSP_PB_Callback+0x1c>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	701a      	strb	r2, [r3, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr
 8000b24:	200000c1 	.word	0x200000c1

08000b28 <Add_Sample_Service>:
 * @brief  Add a sample service using a vendor specific profile
 * @param  None
 * @retval Status
 */
tBleStatus Add_Sample_Service(void)
{
 8000b28:	b590      	push	{r4, r7, lr}
 8000b2a:	b095      	sub	sp, #84	; 0x54
 8000b2c:	af06      	add	r7, sp, #24
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t service_uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 8000b2e:	4b31      	ldr	r3, [pc, #196]	; (8000bf4 <Add_Sample_Service+0xcc>)
 8000b30:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000b34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	; (8000bf8 <Add_Sample_Service+0xd0>)
 8000b3c:	f107 0414 	add.w	r4, r7, #20
 8000b40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8000b46:	4b2d      	ldr	r3, [pc, #180]	; (8000bfc <Add_Sample_Service+0xd4>)
 8000b48:	1d3c      	adds	r4, r7, #4
 8000b4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid, PRIMARY_SERVICE, 7, &sampleServHandle); /* original is 9?? */
 8000b50:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000b54:	4b2a      	ldr	r3, [pc, #168]	; (8000c00 <Add_Sample_Service+0xd8>)
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	2307      	movs	r3, #7
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	2002      	movs	r0, #2
 8000b5e:	f003 fe0f 	bl	8004780 <aci_gatt_add_serv>
 8000b62:	4603      	mov	r3, r0
 8000b64:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000b68:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d136      	bne.n	8000bde <Add_Sample_Service+0xb6>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidTX, 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 8000b70:	4b23      	ldr	r3, [pc, #140]	; (8000c00 <Add_Sample_Service+0xd8>)
 8000b72:	8818      	ldrh	r0, [r3, #0]
 8000b74:	f107 0214 	add.w	r2, r7, #20
 8000b78:	4b22      	ldr	r3, [pc, #136]	; (8000c04 <Add_Sample_Service+0xdc>)
 8000b7a:	9305      	str	r3, [sp, #20]
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	9304      	str	r3, [sp, #16]
 8000b80:	2310      	movs	r3, #16
 8000b82:	9303      	str	r3, [sp, #12]
 8000b84:	2300      	movs	r3, #0
 8000b86:	9302      	str	r3, [sp, #8]
 8000b88:	2300      	movs	r3, #0
 8000b8a:	9301      	str	r3, [sp, #4]
 8000b8c:	2310      	movs	r3, #16
 8000b8e:	9300      	str	r3, [sp, #0]
 8000b90:	2314      	movs	r3, #20
 8000b92:	2102      	movs	r1, #2
 8000b94:	f003 fe7d 	bl	8004892 <aci_gatt_add_char>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                           16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000b9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d11d      	bne.n	8000be2 <Add_Sample_Service+0xba>

  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidRX, 20, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <Add_Sample_Service+0xd8>)
 8000ba8:	8818      	ldrh	r0, [r3, #0]
 8000baa:	1d3a      	adds	r2, r7, #4
 8000bac:	4b16      	ldr	r3, [pc, #88]	; (8000c08 <Add_Sample_Service+0xe0>)
 8000bae:	9305      	str	r3, [sp, #20]
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	9304      	str	r3, [sp, #16]
 8000bb4:	2310      	movs	r3, #16
 8000bb6:	9303      	str	r3, [sp, #12]
 8000bb8:	2301      	movs	r3, #1
 8000bba:	9302      	str	r3, [sp, #8]
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	9301      	str	r3, [sp, #4]
 8000bc0:	230c      	movs	r3, #12
 8000bc2:	9300      	str	r3, [sp, #0]
 8000bc4:	2314      	movs	r3, #20
 8000bc6:	2102      	movs	r1, #2
 8000bc8:	f003 fe63 	bl	8004892 <aci_gatt_add_char>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                           16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000bd2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d105      	bne.n	8000be6 <Add_Sample_Service+0xbe>

  PRINTF("Sample Service added.\nTX Char Handle %04X, RX Char Handle %04X\n", TXCharHandle, RXCharHandle);
  return BLE_STATUS_SUCCESS;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e005      	b.n	8000bea <Add_Sample_Service+0xc2>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000bde:	bf00      	nop
 8000be0:	e002      	b.n	8000be8 <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000be2:	bf00      	nop
 8000be4:	e000      	b.n	8000be8 <Add_Sample_Service+0xc0>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8000be6:	bf00      	nop

fail:
  PRINTF("Error while adding Sample Service.\n");
  return BLE_STATUS_ERROR ;
 8000be8:	2347      	movs	r3, #71	; 0x47
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	373c      	adds	r7, #60	; 0x3c
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd90      	pop	{r4, r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	08006a9c 	.word	0x08006a9c
 8000bf8:	08006aac 	.word	0x08006aac
 8000bfc:	08006abc 	.word	0x08006abc
 8000c00:	20000140 	.word	0x20000140
 8000c04:	20000142 	.word	0x20000142
 8000c08:	20000144 	.word	0x20000144

08000c0c <Make_Connection>:
 * @brief  Make the device connectable
 * @param  None
 * @retval None
 */
void Make_Connection(void)
{
 8000c0c:	b590      	push	{r4, r7, lr}
 8000c0e:	b08f      	sub	sp, #60	; 0x3c
 8000c10:	af08      	add	r7, sp, #32
  tBleStatus ret;

  if(BLE_Role == CLIENT) {
 8000c12:	4b2e      	ldr	r3, [pc, #184]	; (8000ccc <Make_Connection+0xc0>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d132      	bne.n	8000c80 <Make_Connection+0x74>

    printf("Client Create Connection\n");
 8000c1a:	482d      	ldr	r0, [pc, #180]	; (8000cd0 <Make_Connection+0xc4>)
 8000c1c:	f005 f8c4 	bl	8005da8 <puts>
    tBDAddr bdaddr = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8000c20:	4a2c      	ldr	r2, [pc, #176]	; (8000cd4 <Make_Connection+0xc8>)
 8000c22:	f107 0310 	add.w	r3, r7, #16
 8000c26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c2a:	6018      	str	r0, [r3, #0]
 8000c2c:	3304      	adds	r3, #4
 8000c2e:	8019      	strh	r1, [r3, #0]

    BSP_LED_On(LED2); //To indicate the start of the connection and discovery phase
 8000c30:	2000      	movs	r0, #0
 8000c32:	f001 f891 	bl	8001d58 <BSP_LED_On>

    /*
    Scan_Interval, Scan_Window, Peer_Address_Type, Peer_Address, Own_Address_Type, Conn_Interval_Min,
    Conn_Interval_Max, Conn_Latency, Supervision_Timeout, Conn_Len_Min, Conn_Len_Max
    */
    ret = aci_gap_create_connection(SCAN_P, SCAN_L, PUBLIC_ADDR, bdaddr, PUBLIC_ADDR, CONN_P1, CONN_P2, 0,
 8000c36:	f107 0310 	add.w	r3, r7, #16
 8000c3a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000c3e:	9206      	str	r2, [sp, #24]
 8000c40:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000c44:	9205      	str	r2, [sp, #20]
 8000c46:	223c      	movs	r2, #60	; 0x3c
 8000c48:	9204      	str	r2, [sp, #16]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	9203      	str	r2, [sp, #12]
 8000c4e:	2228      	movs	r2, #40	; 0x28
 8000c50:	9202      	str	r2, [sp, #8]
 8000c52:	2228      	movs	r2, #40	; 0x28
 8000c54:	9201      	str	r2, [sp, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	9200      	str	r2, [sp, #0]
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c60:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000c64:	f003 fd15 	bl	8004692 <aci_gap_create_connection>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	75fb      	strb	r3, [r7, #23]
                                    SUPERV_TIMEOUT, CONN_L1 , CONN_L2);

    if (ret != 0){
 8000c6c:	7dfb      	ldrb	r3, [r7, #23]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d027      	beq.n	8000cc2 <Make_Connection+0xb6>
      printf("Error while starting connection.\n");
 8000c72:	4819      	ldr	r0, [pc, #100]	; (8000cd8 <Make_Connection+0xcc>)
 8000c74:	f005 f898 	bl	8005da8 <puts>
      HAL_Delay(100);
 8000c78:	2064      	movs	r0, #100	; 0x64
 8000c7a:	f001 fae9 	bl	8002250 <HAL_Delay>
    */
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
                                   NO_WHITE_LIST_USE, 13, local_name, 0, NULL, 0, 0);
    PRINTF("%d\n",ret);
  }
}
 8000c7e:	e020      	b.n	8000cc2 <Make_Connection+0xb6>
    const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'B','l','u','e','N','R','G','_','C','h','a','t'};
 8000c80:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <Make_Connection+0xd0>)
 8000c82:	463c      	mov	r4, r7
 8000c84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c86:	c407      	stmia	r4!, {r0, r1, r2}
 8000c88:	7023      	strb	r3, [r4, #0]
    hci_le_set_scan_resp_data(0,NULL);
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f004 f91a 	bl	8004ec6 <hci_le_set_scan_resp_data>
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 8000c92:	2300      	movs	r3, #0
 8000c94:	9306      	str	r3, [sp, #24]
 8000c96:	2300      	movs	r3, #0
 8000c98:	9305      	str	r3, [sp, #20]
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	9304      	str	r3, [sp, #16]
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	9303      	str	r3, [sp, #12]
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	9302      	str	r3, [sp, #8]
 8000ca6:	230d      	movs	r3, #13
 8000ca8:	9301      	str	r3, [sp, #4]
 8000caa:	2300      	movs	r3, #0
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	2300      	movs	r3, #0
 8000cb0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb8:	2000      	movs	r0, #0
 8000cba:	f003 fba9 	bl	8004410 <aci_gap_set_discoverable>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	75fb      	strb	r3, [r7, #23]
}
 8000cc2:	bf00      	nop
 8000cc4:	371c      	adds	r7, #28
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd90      	pop	{r4, r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000001 	.word	0x20000001
 8000cd0:	08006acc 	.word	0x08006acc
 8000cd4:	08006b0c 	.word	0x08006b0c
 8000cd8:	08006ae8 	.word	0x08006ae8
 8000cdc:	08006b14 	.word	0x08006b14

08000ce0 <startReadTXCharHandle>:
 * @brief  Discovery TX characteristic handle by UUID 128 bits
 * @param  None
 * @retval None
 */
void startReadTXCharHandle(void)
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b087      	sub	sp, #28
 8000ce4:	af02      	add	r7, sp, #8
  if (!start_read_tx_char_handle)
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	; (8000d20 <startReadTXCharHandle+0x40>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d112      	bne.n	8000d16 <startReadTXCharHandle+0x36>
  {
    PRINTF("Start reading TX Char Handle\n");

    const uint8_t charUuid128_TX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <startReadTXCharHandle+0x44>)
 8000cf2:	463c      	mov	r4, r7
 8000cf4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cf6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_TX);
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <startReadTXCharHandle+0x48>)
 8000cfc:	881b      	ldrh	r3, [r3, #0]
 8000cfe:	b298      	uxth	r0, r3
 8000d00:	463b      	mov	r3, r7
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	2302      	movs	r3, #2
 8000d06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	f003 fe8c 	bl	8004a28 <aci_gatt_disc_charac_by_uuid>
    start_read_tx_char_handle = TRUE;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <startReadTXCharHandle+0x40>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	701a      	strb	r2, [r3, #0]
  }
}
 8000d16:	bf00      	nop
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd90      	pop	{r4, r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000137 	.word	0x20000137
 8000d24:	08006aac 	.word	0x08006aac
 8000d28:	20000134 	.word	0x20000134

08000d2c <startReadRXCharHandle>:
 * @brief  Discovery RX characteristic handle by UUID 128 bits
 * @param  None
 * @retval None
 */
void startReadRXCharHandle(void)
{
 8000d2c:	b590      	push	{r4, r7, lr}
 8000d2e:	b087      	sub	sp, #28
 8000d30:	af02      	add	r7, sp, #8
  if (!start_read_rx_char_handle)
 8000d32:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <startReadRXCharHandle+0x40>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d112      	bne.n	8000d62 <startReadRXCharHandle+0x36>
  {
    PRINTF("Start reading RX Char Handle\n");

    const uint8_t charUuid128_RX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <startReadRXCharHandle+0x44>)
 8000d3e:	463c      	mov	r4, r7
 8000d40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_RX);
 8000d46:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <startReadRXCharHandle+0x48>)
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	b298      	uxth	r0, r3
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	2302      	movs	r3, #2
 8000d52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d56:	2101      	movs	r1, #1
 8000d58:	f003 fe66 	bl	8004a28 <aci_gatt_disc_charac_by_uuid>
    start_read_rx_char_handle = TRUE;
 8000d5c:	4b03      	ldr	r3, [pc, #12]	; (8000d6c <startReadRXCharHandle+0x40>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	701a      	strb	r2, [r3, #0]
  }
}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd90      	pop	{r4, r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000138 	.word	0x20000138
 8000d70:	08006abc 	.word	0x08006abc
 8000d74:	20000134 	.word	0x20000134

08000d78 <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8000d78:	b590      	push	{r4, r7, lr}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 8000d84:	2000      	movs	r0, #0
 8000d86:	f001 f813 	bl	8001db0 <BSP_LED_Toggle>
  printf("Messaggio ricevuto\n\r");
 8000d8a:	4816      	ldr	r0, [pc, #88]	; (8000de4 <receiveData+0x6c>)
 8000d8c:	f004 ff70 	bl	8005c70 <iprintf>
  for(int i = 0; i < Nb_bytes; i++) {
 8000d90:	2300      	movs	r3, #0
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	e009      	b.n	8000daa <receiveData+0x32>
    printf("%c", data_buffer[i]);
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f004 ff7e 	bl	8005ca0 <putchar>
  for(int i = 0; i < Nb_bytes; i++) {
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	3301      	adds	r3, #1
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	78fb      	ldrb	r3, [r7, #3]
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	dbf1      	blt.n	8000d96 <receiveData+0x1e>
//
//  	printf("Inviato JOIN\r\n");
//  	HAL_Delay(1000);
//  	wait4join();
//  	HAL_Delay(1000);
  modem_at_cmd2(msg_ascii_2,(int)strlen(msg_ascii_2));
 8000db2:	4b0d      	ldr	r3, [pc, #52]	; (8000de8 <receiveData+0x70>)
 8000db4:	681c      	ldr	r4, [r3, #0]
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <receiveData+0x70>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fa10 	bl	80001e0 <strlen>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4620      	mov	r0, r4
 8000dc6:	f000 f815 	bl	8000df4 <modem_at_cmd2>

  printf("Inviato send msg_not_ascii\r\n");
 8000dca:	4808      	ldr	r0, [pc, #32]	; (8000dec <receiveData+0x74>)
 8000dcc:	f004 ffec 	bl	8005da8 <puts>
  fflush(stdout);
 8000dd0:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <receiveData+0x78>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f004 fd24 	bl	8005824 <fflush>
}
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd90      	pop	{r4, r7, pc}
 8000de4:	08006b24 	.word	0x08006b24
 8000de8:	20000018 	.word	0x20000018
 8000dec:	08006b3c 	.word	0x08006b3c
 8000df0:	20000040 	.word	0x20000040

08000df4 <modem_at_cmd2>:

void modem_at_cmd2(char* buffer, int n){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]

	for(uint8_t i=0; i<n; i++) {
 8000dfe:	2300      	movs	r3, #0
 8000e00:	75fb      	strb	r3, [r7, #23]
 8000e02:	e010      	b.n	8000e26 <modem_at_cmd2+0x32>
		HAL_UART_Transmit(&huart1, (uint8_t*) buffer+i, 1, 100);
 8000e04:	7dfb      	ldrb	r3, [r7, #23]
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	18d1      	adds	r1, r2, r3
 8000e0a:	2364      	movs	r3, #100	; 0x64
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	4828      	ldr	r0, [pc, #160]	; (8000eb0 <modem_at_cmd2+0xbc>)
 8000e10:	f002 fe4d 	bl	8003aae <HAL_UART_Transmit>
		//printf("tx: %c\n",buffer[i]);
		HAL_UART_Receive(&huart1, &c2, 1, 100);
 8000e14:	2364      	movs	r3, #100	; 0x64
 8000e16:	2201      	movs	r2, #1
 8000e18:	4926      	ldr	r1, [pc, #152]	; (8000eb4 <modem_at_cmd2+0xc0>)
 8000e1a:	4825      	ldr	r0, [pc, #148]	; (8000eb0 <modem_at_cmd2+0xbc>)
 8000e1c:	f002 fed9 	bl	8003bd2 <HAL_UART_Receive>
	for(uint8_t i=0; i<n; i++) {
 8000e20:	7dfb      	ldrb	r3, [r7, #23]
 8000e22:	3301      	adds	r3, #1
 8000e24:	75fb      	strb	r3, [r7, #23]
 8000e26:	7dfb      	ldrb	r3, [r7, #23]
 8000e28:	683a      	ldr	r2, [r7, #0]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	dcea      	bgt.n	8000e04 <modem_at_cmd2+0x10>
		//printf("rx: %c\n",c);
	}

	//	memset(response,0,sizeof(response));
	char tredici='\r';
 8000e2e:	230d      	movs	r3, #13
 8000e30:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, (uint8_t*) &tredici, 1, 100);
 8000e32:	f107 010f 	add.w	r1, r7, #15
 8000e36:	2364      	movs	r3, #100	; 0x64
 8000e38:	2201      	movs	r2, #1
 8000e3a:	481d      	ldr	r0, [pc, #116]	; (8000eb0 <modem_at_cmd2+0xbc>)
 8000e3c:	f002 fe37 	bl	8003aae <HAL_UART_Transmit>
	//	printf("tx: %c\n",tredici);
	HAL_UART_Receive(&huart1, &c2, 1, 100);
 8000e40:	2364      	movs	r3, #100	; 0x64
 8000e42:	2201      	movs	r2, #1
 8000e44:	491b      	ldr	r1, [pc, #108]	; (8000eb4 <modem_at_cmd2+0xc0>)
 8000e46:	481a      	ldr	r0, [pc, #104]	; (8000eb0 <modem_at_cmd2+0xbc>)
 8000e48:	f002 fec3 	bl	8003bd2 <HAL_UART_Receive>
	//	printf("rx: %c\n",c);
	int i=0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	613b      	str	r3, [r7, #16]
	memset(risposta_uart2,0,sizeof(risposta_uart2));
 8000e50:	2232      	movs	r2, #50	; 0x32
 8000e52:	2100      	movs	r1, #0
 8000e54:	4818      	ldr	r0, [pc, #96]	; (8000eb8 <modem_at_cmd2+0xc4>)
 8000e56:	f004 fe22 	bl	8005a9e <memset>
	do {
		//		if (lora.readable()) {
		HAL_UART_Receive(&huart1,(uint8_t *) &c2, 1, 100);
 8000e5a:	2364      	movs	r3, #100	; 0x64
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4915      	ldr	r1, [pc, #84]	; (8000eb4 <modem_at_cmd2+0xc0>)
 8000e60:	4813      	ldr	r0, [pc, #76]	; (8000eb0 <modem_at_cmd2+0xbc>)
 8000e62:	f002 feb6 	bl	8003bd2 <HAL_UART_Receive>
		//printf("rx: %c",c);
		risposta_uart2[i]=c2;
 8000e66:	4b13      	ldr	r3, [pc, #76]	; (8000eb4 <modem_at_cmd2+0xc0>)
 8000e68:	7819      	ldrb	r1, [r3, #0]
 8000e6a:	4a13      	ldr	r2, [pc, #76]	; (8000eb8 <modem_at_cmd2+0xc4>)
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	4413      	add	r3, r2
 8000e70:	460a      	mov	r2, r1
 8000e72:	701a      	strb	r2, [r3, #0]
		i++;
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	3301      	adds	r3, #1
 8000e78:	613b      	str	r3, [r7, #16]
		i=i%49;
 8000e7a:	6939      	ldr	r1, [r7, #16]
 8000e7c:	4b0f      	ldr	r3, [pc, #60]	; (8000ebc <modem_at_cmd2+0xc8>)
 8000e7e:	fb83 2301 	smull	r2, r3, r3, r1
 8000e82:	111a      	asrs	r2, r3, #4
 8000e84:	17cb      	asrs	r3, r1, #31
 8000e86:	1ad2      	subs	r2, r2, r3
 8000e88:	4613      	mov	r3, r2
 8000e8a:	00db      	lsls	r3, r3, #3
 8000e8c:	1a9b      	subs	r3, r3, r2
 8000e8e:	00da      	lsls	r2, r3, #3
 8000e90:	1ad2      	subs	r2, r2, r3
 8000e92:	1a8b      	subs	r3, r1, r2
 8000e94:	613b      	str	r3, [r7, #16]

		//	} while(c!='#' && c!='\r'&& c!=' ' && c!='\n');
	} while(c2!=' ');
 8000e96:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <modem_at_cmd2+0xc0>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b20      	cmp	r3, #32
 8000e9c:	d1dd      	bne.n	8000e5a <modem_at_cmd2+0x66>
	printf("%s",risposta_uart2);
 8000e9e:	4906      	ldr	r1, [pc, #24]	; (8000eb8 <modem_at_cmd2+0xc4>)
 8000ea0:	4807      	ldr	r0, [pc, #28]	; (8000ec0 <modem_at_cmd2+0xcc>)
 8000ea2:	f004 fee5 	bl	8005c70 <iprintf>
}
 8000ea6:	bf00      	nop
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	20000250 	.word	0x20000250
 8000eb4:	200000fa 	.word	0x200000fa
 8000eb8:	200000fc 	.word	0x200000fc
 8000ebc:	5397829d 	.word	0x5397829d
 8000ec0:	08006b58 	.word	0x08006b58

08000ec4 <enableNotification>:
 * @brief  Enable notification
 * @param  None
 * @retval None
 */
void enableNotification(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
  uint8_t client_char_conf_data[] = {0x01, 0x00}; // Enable notifications
 8000eca:	2301      	movs	r3, #1
 8000ecc:	803b      	strh	r3, [r7, #0]

  uint32_t tickstart = HAL_GetTick();
 8000ece:	f001 f9b3 	bl	8002238 <HAL_GetTick>
 8000ed2:	6078      	str	r0, [r7, #4]

  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8000ed4:	e008      	b.n	8000ee8 <enableNotification+0x24>
    /* Radio is busy */
    if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000ed6:	f001 f9af 	bl	8002238 <HAL_GetTick>
 8000eda:	4602      	mov	r2, r0
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d80e      	bhi.n	8000f06 <enableNotification+0x42>
  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <enableNotification+0x54>)
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	b298      	uxth	r0, r3
 8000eee:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <enableNotification+0x58>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	b299      	uxth	r1, r3
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2202      	movs	r2, #2
 8000efa:	f003 fe23 	bl	8004b44 <aci_gatt_write_charac_descriptor>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b46      	cmp	r3, #70	; 0x46
 8000f02:	d0e8      	beq.n	8000ed6 <enableNotification+0x12>
 8000f04:	e000      	b.n	8000f08 <enableNotification+0x44>
    if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000f06:	bf00      	nop
  }
  notification_enabled = TRUE;
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <enableNotification+0x5c>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	701a      	strb	r2, [r3, #0]
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000134 	.word	0x20000134
 8000f1c:	2000013c 	.word	0x2000013c
 8000f20:	20000136 	.word	0x20000136

08000f24 <Attribute_Modified_CB>:
 * @param  data_length : size of the modified attribute data
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	603a      	str	r2, [r7, #0]
 8000f2e:	80fb      	strh	r3, [r7, #6]
 8000f30:	460b      	mov	r3, r1
 8000f32:	717b      	strb	r3, [r7, #5]
  if(handle == RXCharHandle + 1){
 8000f34:	88fa      	ldrh	r2, [r7, #6]
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <Attribute_Modified_CB+0x4c>)
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d105      	bne.n	8000f4c <Attribute_Modified_CB+0x28>
    receiveData(att_data, data_length);
 8000f40:	797b      	ldrb	r3, [r7, #5]
 8000f42:	4619      	mov	r1, r3
 8000f44:	6838      	ldr	r0, [r7, #0]
 8000f46:	f7ff ff17 	bl	8000d78 <receiveData>
  } else if (handle == TXCharHandle + 2) {
    if(att_data[0] == 0x01)
      notification_enabled = TRUE;
  }
}
 8000f4a:	e00c      	b.n	8000f66 <Attribute_Modified_CB+0x42>
  } else if (handle == TXCharHandle + 2) {
 8000f4c:	88fa      	ldrh	r2, [r7, #6]
 8000f4e:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <Attribute_Modified_CB+0x50>)
 8000f50:	881b      	ldrh	r3, [r3, #0]
 8000f52:	3302      	adds	r3, #2
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d106      	bne.n	8000f66 <Attribute_Modified_CB+0x42>
    if(att_data[0] == 0x01)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d102      	bne.n	8000f66 <Attribute_Modified_CB+0x42>
      notification_enabled = TRUE;
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <Attribute_Modified_CB+0x54>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	701a      	strb	r2, [r3, #0]
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	20000144 	.word	0x20000144
 8000f74:	20000142 	.word	0x20000142
 8000f78:	20000136 	.word	0x20000136

08000f7c <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <GAP_ConnectionComplete_CB+0x54>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8000f8e:	4a11      	ldr	r2, [pc, #68]	; (8000fd4 <GAP_ConnectionComplete_CB+0x58>)
 8000f90:	887b      	ldrh	r3, [r7, #2]
 8000f92:	8013      	strh	r3, [r2, #0]

  printf("Connected to device:");
 8000f94:	4810      	ldr	r0, [pc, #64]	; (8000fd8 <GAP_ConnectionComplete_CB+0x5c>)
 8000f96:	f004 fe6b 	bl	8005c70 <iprintf>
  for(int i = 5; i > 0; i--){
 8000f9a:	2305      	movs	r3, #5
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	e00a      	b.n	8000fb6 <GAP_ConnectionComplete_CB+0x3a>
    printf("%02X-", addr[i]);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	480c      	ldr	r0, [pc, #48]	; (8000fdc <GAP_ConnectionComplete_CB+0x60>)
 8000fac:	f004 fe60 	bl	8005c70 <iprintf>
  for(int i = 5; i > 0; i--){
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	dcf1      	bgt.n	8000fa0 <GAP_ConnectionComplete_CB+0x24>
  }
  printf("%02X\n", addr[0]);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <GAP_ConnectionComplete_CB+0x64>)
 8000fc4:	f004 fe54 	bl	8005c70 <iprintf>
}
 8000fc8:	bf00      	nop
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000130 	.word	0x20000130
 8000fd4:	20000134 	.word	0x20000134
 8000fd8:	08006b5c 	.word	0x08006b5c
 8000fdc:	08006b74 	.word	0x08006b74
 8000fe0:	08006b7c 	.word	0x08006b7c

08000fe4 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  connected = FALSE;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <GAP_DisconnectionComplete_CB+0x38>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]

  printf("Disconnected\n");
 8000fee:	480c      	ldr	r0, [pc, #48]	; (8001020 <GAP_DisconnectionComplete_CB+0x3c>)
 8000ff0:	f004 feda 	bl	8005da8 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8000ff4:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <GAP_DisconnectionComplete_CB+0x40>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <GAP_DisconnectionComplete_CB+0x44>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	701a      	strb	r2, [r3, #0]
  start_read_tx_char_handle = FALSE;
 8001000:	4b0a      	ldr	r3, [pc, #40]	; (800102c <GAP_DisconnectionComplete_CB+0x48>)
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
  start_read_rx_char_handle = FALSE;
 8001006:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <GAP_DisconnectionComplete_CB+0x4c>)
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]
  end_read_tx_char_handle = FALSE;
 800100c:	4b09      	ldr	r3, [pc, #36]	; (8001034 <GAP_DisconnectionComplete_CB+0x50>)
 800100e:	2200      	movs	r2, #0
 8001010:	701a      	strb	r2, [r3, #0]
  end_read_rx_char_handle = FALSE;
 8001012:	4b09      	ldr	r3, [pc, #36]	; (8001038 <GAP_DisconnectionComplete_CB+0x54>)
 8001014:	2200      	movs	r2, #0
 8001016:	701a      	strb	r2, [r3, #0]
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000130 	.word	0x20000130
 8001020:	08006b84 	.word	0x08006b84
 8001024:	2000001c 	.word	0x2000001c
 8001028:	20000136 	.word	0x20000136
 800102c:	20000137 	.word	0x20000137
 8001030:	20000138 	.word	0x20000138
 8001034:	20000139 	.word	0x20000139
 8001038:	2000013a 	.word	0x2000013a

0800103c <GATT_Notification_CB>:
 * @param  attr_len    Length of attribute value in the notification
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	603a      	str	r2, [r7, #0]
 8001046:	80fb      	strh	r3, [r7, #6]
 8001048:	460b      	mov	r3, r1
 800104a:	717b      	strb	r3, [r7, #5]
  if (attr_handle == tx_handle+1) {
 800104c:	88fa      	ldrh	r2, [r7, #6]
 800104e:	4b07      	ldr	r3, [pc, #28]	; (800106c <GATT_Notification_CB+0x30>)
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	429a      	cmp	r2, r3
 8001056:	d104      	bne.n	8001062 <GATT_Notification_CB+0x26>
    receiveData(attr_value, attr_len);
 8001058:	797b      	ldrb	r3, [r7, #5]
 800105a:	4619      	mov	r1, r3
 800105c:	6838      	ldr	r0, [r7, #0]
 800105e:	f7ff fe8b 	bl	8000d78 <receiveData>
  }
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000013c 	.word	0x2000013c

08001070 <user_notify>:
 *         parsed.
 * @param  pData  Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08c      	sub	sp, #48	; 0x30
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 800107c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800107e:	3301      	adds	r3, #1
 8001080:	62bb      	str	r3, [r7, #40]	; 0x28

  if(hci_pckt->type != HCI_EVENT_PKT)
 8001082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b04      	cmp	r3, #4
 8001088:	f040 80e2 	bne.w	8001250 <user_notify+0x1e0>
    return;

  switch(event_pckt->evt){
 800108c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2bff      	cmp	r3, #255	; 0xff
 8001092:	d021      	beq.n	80010d8 <user_notify+0x68>
 8001094:	2bff      	cmp	r3, #255	; 0xff
 8001096:	f300 80e0 	bgt.w	800125a <user_notify+0x1ea>
 800109a:	2b05      	cmp	r3, #5
 800109c:	d002      	beq.n	80010a4 <user_notify+0x34>
 800109e:	2b3e      	cmp	r3, #62	; 0x3e
 80010a0:	d003      	beq.n	80010aa <user_notify+0x3a>
 80010a2:	e0da      	b.n	800125a <user_notify+0x1ea>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 80010a4:	f7ff ff9e 	bl	8000fe4 <GAP_DisconnectionComplete_CB>
    }
    break;
 80010a8:	e0d7      	b.n	800125a <user_notify+0x1ea>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80010aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ac:	3302      	adds	r3, #2
 80010ae:	613b      	str	r3, [r7, #16]

      switch(evt->subevent){
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	f040 80cd 	bne.w	8001254 <user_notify+0x1e4>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	3301      	adds	r3, #1
 80010be:	60fb      	str	r3, [r7, #12]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	1d5a      	adds	r2, r3, #5
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	4619      	mov	r1, r3
 80010ce:	4610      	mov	r0, r2
 80010d0:	f7ff ff54 	bl	8000f7c <GAP_ConnectionComplete_CB>
        }
        break;
 80010d4:	bf00      	nop
      }
    }
    break;
 80010d6:	e0bd      	b.n	8001254 <user_notify+0x1e4>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 80010d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010da:	3302      	adds	r3, #2
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
      switch(blue_evt->ecode){
 80010de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	f6a3 4301 	subw	r3, r3, #3073	; 0xc01
 80010e8:	2b11      	cmp	r3, #17
 80010ea:	f200 80b5 	bhi.w	8001258 <user_notify+0x1e8>
 80010ee:	a201      	add	r2, pc, #4	; (adr r2, 80010f4 <user_notify+0x84>)
 80010f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f4:	0800113d 	.word	0x0800113d
 80010f8:	08001259 	.word	0x08001259
 80010fc:	08001259 	.word	0x08001259
 8001100:	08001259 	.word	0x08001259
 8001104:	08001259 	.word	0x08001259
 8001108:	08001259 	.word	0x08001259
 800110c:	08001259 	.word	0x08001259
 8001110:	08001259 	.word	0x08001259
 8001114:	08001259 	.word	0x08001259
 8001118:	08001259 	.word	0x08001259
 800111c:	08001259 	.word	0x08001259
 8001120:	08001259 	.word	0x08001259
 8001124:	08001259 	.word	0x08001259
 8001128:	08001259 	.word	0x08001259
 800112c:	0800117d 	.word	0x0800117d
 8001130:	08001209 	.word	0x08001209
 8001134:	08001259 	.word	0x08001259
 8001138:	0800119f 	.word	0x0800119f

      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
          if (bnrg_expansion_board == IDB05A1) {
 800113c:	4b48      	ldr	r3, [pc, #288]	; (8001260 <user_notify+0x1f0>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d10d      	bne.n	8001160 <user_notify+0xf0>
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 8001144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001146:	3302      	adds	r3, #2
 8001148:	617b      	str	r3, [r7, #20]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	885b      	ldrh	r3, [r3, #2]
 800114e:	b298      	uxth	r0, r3
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	7919      	ldrb	r1, [r3, #4]
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	3307      	adds	r3, #7
 8001158:	461a      	mov	r2, r3
 800115a:	f7ff fee3 	bl	8000f24 <Attribute_Modified_CB>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }

        }
        break;
 800115e:	e076      	b.n	800124e <user_notify+0x1de>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 8001160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001162:	3302      	adds	r3, #2
 8001164:	61bb      	str	r3, [r7, #24]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	885b      	ldrh	r3, [r3, #2]
 800116a:	b298      	uxth	r0, r3
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	7919      	ldrb	r1, [r3, #4]
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	3305      	adds	r3, #5
 8001174:	461a      	mov	r2, r3
 8001176:	f7ff fed5 	bl	8000f24 <Attribute_Modified_CB>
        break;
 800117a:	e068      	b.n	800124e <user_notify+0x1de>
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
 800117c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117e:	3302      	adds	r3, #2
 8001180:	61fb      	str	r3, [r7, #28]
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001188:	b298      	uxth	r0, r3
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	789b      	ldrb	r3, [r3, #2]
 800118e:	3b02      	subs	r3, #2
 8001190:	b2d9      	uxtb	r1, r3
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3305      	adds	r3, #5
 8001196:	461a      	mov	r2, r3
 8001198:	f7ff ff50 	bl	800103c <GATT_Notification_CB>
        }
        break;
 800119c:	e057      	b.n	800124e <user_notify+0x1de>
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 800119e:	4b31      	ldr	r3, [pc, #196]	; (8001264 <user_notify+0x1f4>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d150      	bne.n	8001248 <user_notify+0x1d8>
          PRINTF("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");

          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
 80011a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a8:	3302      	adds	r3, #2
 80011aa:	623b      	str	r3, [r7, #32]

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 80011ac:	4b2e      	ldr	r3, [pc, #184]	; (8001268 <user_notify+0x1f8>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d011      	beq.n	80011da <user_notify+0x16a>
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <user_notify+0x1fc>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d10c      	bne.n	80011da <user_notify+0x16a>
          {
            tx_handle = resp->attr_handle;
 80011c0:	6a3b      	ldr	r3, [r7, #32]
 80011c2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b29      	ldr	r3, [pc, #164]	; (8001270 <user_notify+0x200>)
 80011ca:	801a      	strh	r2, [r3, #0]
            printf("TX Char Handle %04X\n", tx_handle);
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <user_notify+0x200>)
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	4828      	ldr	r0, [pc, #160]	; (8001274 <user_notify+0x204>)
 80011d4:	f004 fd4c 	bl	8005c70 <iprintf>
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
          }
        }
        break;
 80011d8:	e036      	b.n	8001248 <user_notify+0x1d8>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 80011da:	4b27      	ldr	r3, [pc, #156]	; (8001278 <user_notify+0x208>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d031      	beq.n	8001248 <user_notify+0x1d8>
 80011e4:	4b25      	ldr	r3, [pc, #148]	; (800127c <user_notify+0x20c>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d12c      	bne.n	8001248 <user_notify+0x1d8>
            rx_handle = resp->attr_handle;
 80011ee:	6a3b      	ldr	r3, [r7, #32]
 80011f0:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	4b22      	ldr	r3, [pc, #136]	; (8001280 <user_notify+0x210>)
 80011f8:	801a      	strh	r2, [r3, #0]
            printf("RX Char Handle %04X\n", rx_handle);
 80011fa:	4b21      	ldr	r3, [pc, #132]	; (8001280 <user_notify+0x210>)
 80011fc:	881b      	ldrh	r3, [r3, #0]
 80011fe:	4619      	mov	r1, r3
 8001200:	4820      	ldr	r0, [pc, #128]	; (8001284 <user_notify+0x214>)
 8001202:	f004 fd35 	bl	8005c70 <iprintf>
        break;
 8001206:	e01f      	b.n	8001248 <user_notify+0x1d8>

      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 8001208:	4b16      	ldr	r3, [pc, #88]	; (8001264 <user_notify+0x1f4>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d11d      	bne.n	800124c <user_notify+0x1dc>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <user_notify+0x1f8>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d008      	beq.n	800122c <user_notify+0x1bc>
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <user_notify+0x1fc>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	b2db      	uxtb	r3, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	d103      	bne.n	800122c <user_notify+0x1bc>
          {
            end_read_tx_char_handle = TRUE;
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <user_notify+0x1fc>)
 8001226:	2201      	movs	r2, #1
 8001228:	701a      	strb	r2, [r3, #0]
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
          }
        }
        break;
 800122a:	e00f      	b.n	800124c <user_notify+0x1dc>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <user_notify+0x208>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00a      	beq.n	800124c <user_notify+0x1dc>
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <user_notify+0x20c>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b00      	cmp	r3, #0
 800123e:	d105      	bne.n	800124c <user_notify+0x1dc>
            end_read_rx_char_handle = TRUE;
 8001240:	4b0e      	ldr	r3, [pc, #56]	; (800127c <user_notify+0x20c>)
 8001242:	2201      	movs	r2, #1
 8001244:	701a      	strb	r2, [r3, #0]
        break;
 8001246:	e001      	b.n	800124c <user_notify+0x1dc>
        break;
 8001248:	bf00      	nop
 800124a:	e005      	b.n	8001258 <user_notify+0x1e8>
        break;
 800124c:	bf00      	nop
      }
    }
    break;
 800124e:	e003      	b.n	8001258 <user_notify+0x1e8>
    return;
 8001250:	bf00      	nop
 8001252:	e002      	b.n	800125a <user_notify+0x1ea>
    break;
 8001254:	bf00      	nop
 8001256:	e000      	b.n	800125a <user_notify+0x1ea>
    break;
 8001258:	bf00      	nop
  }
}
 800125a:	3730      	adds	r7, #48	; 0x30
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	200000c0 	.word	0x200000c0
 8001264:	20000001 	.word	0x20000001
 8001268:	20000137 	.word	0x20000137
 800126c:	20000139 	.word	0x20000139
 8001270:	2000013c 	.word	0x2000013c
 8001274:	08006b94 	.word	0x08006b94
 8001278:	20000138 	.word	0x20000138
 800127c:	2000013a 	.word	0x2000013a
 8001280:	2000013e 	.word	0x2000013e
 8001284:	08006bac 	.word	0x08006bac

08001288 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b088      	sub	sp, #32
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	2300      	movs	r3, #0
 8001292:	60bb      	str	r3, [r7, #8]
 8001294:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <HCI_TL_SPI_Init+0x88>)
 8001296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001298:	4a1d      	ldr	r2, [pc, #116]	; (8001310 <HCI_TL_SPI_Init+0x88>)
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	6313      	str	r3, [r2, #48]	; 0x30
 80012a0:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <HCI_TL_SPI_Init+0x88>)
 80012a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	60bb      	str	r3, [r7, #8]
 80012aa:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80012ac:	2301      	movs	r3, #1
 80012ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012b0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80012ba:	f107 030c 	add.w	r3, r7, #12
 80012be:	4619      	mov	r1, r3
 80012c0:	4814      	ldr	r0, [pc, #80]	; (8001314 <HCI_TL_SPI_Init+0x8c>)
 80012c2:	f001 f94d 	bl	8002560 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80012c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012cc:	2301      	movs	r3, #1
 80012ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80012d8:	f107 030c 	add.w	r3, r7, #12
 80012dc:	4619      	mov	r1, r3
 80012de:	480d      	ldr	r0, [pc, #52]	; (8001314 <HCI_TL_SPI_Init+0x8c>)
 80012e0:	f001 f93e 	bl	8002560 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80012e4:	2302      	movs	r3, #2
 80012e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4806      	ldr	r0, [pc, #24]	; (8001314 <HCI_TL_SPI_Init+0x8c>)
 80012fc:	f001 f930 	bl	8002560 <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 8001300:	f000 fb3c 	bl	800197c <BSP_SPI1_Init>
 8001304:	4603      	mov	r3, r0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3720      	adds	r7, #32
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40023800 	.word	0x40023800
 8001314:	40020000 	.word	0x40020000

08001318 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800131c:	2101      	movs	r1, #1
 800131e:	4807      	ldr	r0, [pc, #28]	; (800133c <HCI_TL_SPI_DeInit+0x24>)
 8001320:	f001 faa2 	bl	8002868 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001324:	2102      	movs	r1, #2
 8001326:	4805      	ldr	r0, [pc, #20]	; (800133c <HCI_TL_SPI_DeInit+0x24>)
 8001328:	f001 fa9e 	bl	8002868 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 800132c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001330:	4802      	ldr	r0, [pc, #8]	; (800133c <HCI_TL_SPI_DeInit+0x24>)
 8001332:	f001 fa99 	bl	8002868 <HAL_GPIO_DeInit>
  return 0;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40020000 	.word	0x40020000

08001340 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001344:	2201      	movs	r2, #1
 8001346:	2102      	movs	r1, #2
 8001348:	480b      	ldr	r0, [pc, #44]	; (8001378 <HCI_TL_SPI_Reset+0x38>)
 800134a:	f001 fb89 	bl	8002a60 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001354:	4808      	ldr	r0, [pc, #32]	; (8001378 <HCI_TL_SPI_Reset+0x38>)
 8001356:	f001 fb83 	bl	8002a60 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800135a:	2005      	movs	r0, #5
 800135c:	f000 ff78 	bl	8002250 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8001360:	2201      	movs	r2, #1
 8001362:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001366:	4804      	ldr	r0, [pc, #16]	; (8001378 <HCI_TL_SPI_Reset+0x38>)
 8001368:	f001 fb7a 	bl	8002a60 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800136c:	2005      	movs	r0, #5
 800136e:	f000 ff6f 	bl	8002250 <HAL_Delay>
  return 0;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40020000 	.word	0x40020000

0800137c <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b088      	sub	sp, #32
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 800138c:	23ff      	movs	r3, #255	; 0xff
 800138e:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8001390:	4a25      	ldr	r2, [pc, #148]	; (8001428 <HCI_TL_SPI_Receive+0xac>)
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	e892 0003 	ldmia.w	r2, {r0, r1}
 800139a:	6018      	str	r0, [r3, #0]
 800139c:	3304      	adds	r3, #4
 800139e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80013a0:	2200      	movs	r2, #0
 80013a2:	2102      	movs	r1, #2
 80013a4:	4821      	ldr	r0, [pc, #132]	; (800142c <HCI_TL_SPI_Receive+0xb0>)
 80013a6:	f001 fb5b 	bl	8002a60 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80013aa:	f107 010c 	add.w	r1, r7, #12
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	2205      	movs	r2, #5
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 fb11 	bl	80019dc <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 80013ba:	7b3b      	ldrb	r3, [r7, #12]
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d129      	bne.n	8001414 <HCI_TL_SPI_Receive+0x98>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80013c0:	7c3b      	ldrb	r3, [r7, #16]
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	b21b      	sxth	r3, r3
 80013ca:	4313      	orrs	r3, r2
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80013d0:	8bfb      	ldrh	r3, [r7, #30]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d01e      	beq.n	8001414 <HCI_TL_SPI_Receive+0x98>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80013d6:	8bfa      	ldrh	r2, [r7, #30]
 80013d8:	887b      	ldrh	r3, [r7, #2]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d901      	bls.n	80013e2 <HCI_TL_SPI_Receive+0x66>
        byte_count = size;
 80013de:	887b      	ldrh	r3, [r7, #2]
 80013e0:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	777b      	strb	r3, [r7, #29]
 80013e6:	e010      	b.n	800140a <HCI_TL_SPI_Receive+0x8e>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80013e8:	f107 011b 	add.w	r1, r7, #27
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	2201      	movs	r2, #1
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 faf2 	bl	80019dc <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 80013f8:	7f7b      	ldrb	r3, [r7, #29]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	7efa      	ldrb	r2, [r7, #27]
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001404:	7f7b      	ldrb	r3, [r7, #29]
 8001406:	3301      	adds	r3, #1
 8001408:	777b      	strb	r3, [r7, #29]
 800140a:	7f7b      	ldrb	r3, [r7, #29]
 800140c:	b29b      	uxth	r3, r3
 800140e:	8bfa      	ldrh	r2, [r7, #30]
 8001410:	429a      	cmp	r2, r3
 8001412:	d8e9      	bhi.n	80013e8 <HCI_TL_SPI_Receive+0x6c>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001414:	2201      	movs	r2, #1
 8001416:	2102      	movs	r1, #2
 8001418:	4804      	ldr	r0, [pc, #16]	; (800142c <HCI_TL_SPI_Receive+0xb0>)
 800141a:	f001 fb21 	bl	8002a60 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 800141e:	7f7b      	ldrb	r3, [r7, #29]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3720      	adds	r7, #32
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	08006bc4 	.word	0x08006bc4
 800142c:	40020000 	.word	0x40020000

08001430 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800143c:	4a23      	ldr	r2, [pc, #140]	; (80014cc <HCI_TL_SPI_Send+0x9c>)
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001446:	6018      	str	r0, [r3, #0]
 8001448:	3304      	adds	r3, #4
 800144a:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 800144c:	f000 fef4 	bl	8002238 <HAL_GetTick>
 8001450:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	2102      	movs	r1, #2
 800145a:	481d      	ldr	r0, [pc, #116]	; (80014d0 <HCI_TL_SPI_Send+0xa0>)
 800145c:	f001 fb00 	bl	8002a60 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001460:	f107 0108 	add.w	r1, r7, #8
 8001464:	f107 0310 	add.w	r3, r7, #16
 8001468:	2205      	movs	r2, #5
 800146a:	4618      	mov	r0, r3
 800146c:	f000 fab6 	bl	80019dc <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 8001470:	7a3b      	ldrb	r3, [r7, #8]
 8001472:	2b02      	cmp	r3, #2
 8001474:	d10f      	bne.n	8001496 <HCI_TL_SPI_Send+0x66>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8001476:	7a7b      	ldrb	r3, [r7, #9]
 8001478:	b29b      	uxth	r3, r3
 800147a:	887a      	ldrh	r2, [r7, #2]
 800147c:	429a      	cmp	r2, r3
 800147e:	d806      	bhi.n	800148e <HCI_TL_SPI_Send+0x5e>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8001480:	887b      	ldrh	r3, [r7, #2]
 8001482:	461a      	mov	r2, r3
 8001484:	4913      	ldr	r1, [pc, #76]	; (80014d4 <HCI_TL_SPI_Send+0xa4>)
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 faa8 	bl	80019dc <BSP_SPI1_SendRecv>
 800148c:	e006      	b.n	800149c <HCI_TL_SPI_Send+0x6c>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 800148e:	f06f 0301 	mvn.w	r3, #1
 8001492:	61fb      	str	r3, [r7, #28]
 8001494:	e002      	b.n	800149c <HCI_TL_SPI_Send+0x6c>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800149c:	2201      	movs	r2, #1
 800149e:	2102      	movs	r1, #2
 80014a0:	480b      	ldr	r0, [pc, #44]	; (80014d0 <HCI_TL_SPI_Send+0xa0>)
 80014a2:	f001 fadd 	bl	8002a60 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80014a6:	f000 fec7 	bl	8002238 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b0f      	cmp	r3, #15
 80014b2:	d903      	bls.n	80014bc <HCI_TL_SPI_Send+0x8c>
    {
      result = -3;
 80014b4:	f06f 0302 	mvn.w	r3, #2
 80014b8:	61fb      	str	r3, [r7, #28]
      break;
 80014ba:	e002      	b.n	80014c2 <HCI_TL_SPI_Send+0x92>
    }
  } while(result < 0);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	dbc7      	blt.n	8001452 <HCI_TL_SPI_Send+0x22>

  return result;
 80014c2:	69fb      	ldr	r3, [r7, #28]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3720      	adds	r7, #32
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	08006bcc 	.word	0x08006bcc
 80014d0:	40020000 	.word	0x40020000
 80014d4:	20000150 	.word	0x20000150

080014d8 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80014dc:	2101      	movs	r1, #1
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <IsDataAvailable+0x1c>)
 80014e0:	f001 faa6 	bl	8002a30 <HAL_GPIO_ReadPin>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	bf0c      	ite	eq
 80014ea:	2301      	moveq	r3, #1
 80014ec:	2300      	movne	r3, #0
 80014ee:	b2db      	uxtb	r3, r3
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40020000 	.word	0x40020000

080014f8 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80014fe:	4b13      	ldr	r3, [pc, #76]	; (800154c <hci_tl_lowlevel_init+0x54>)
 8001500:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <hci_tl_lowlevel_init+0x58>)
 8001504:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001506:	4b13      	ldr	r3, [pc, #76]	; (8001554 <hci_tl_lowlevel_init+0x5c>)
 8001508:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 800150a:	4b13      	ldr	r3, [pc, #76]	; (8001558 <hci_tl_lowlevel_init+0x60>)
 800150c:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800150e:	4b13      	ldr	r3, [pc, #76]	; (800155c <hci_tl_lowlevel_init+0x64>)
 8001510:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001512:	4b13      	ldr	r3, [pc, #76]	; (8001560 <hci_tl_lowlevel_init+0x68>)
 8001514:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	4618      	mov	r0, r3
 800151a:	f003 fdf1 	bl	8005100 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 800151e:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8001522:	4810      	ldr	r0, [pc, #64]	; (8001564 <hci_tl_lowlevel_init+0x6c>)
 8001524:	f000 ffe3 	bl	80024ee <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001528:	4a0f      	ldr	r2, [pc, #60]	; (8001568 <hci_tl_lowlevel_init+0x70>)
 800152a:	2100      	movs	r1, #0
 800152c:	480d      	ldr	r0, [pc, #52]	; (8001564 <hci_tl_lowlevel_init+0x6c>)
 800152e:	f000 ffc4 	bl	80024ba <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	2006      	movs	r0, #6
 8001538:	f000 ff89 	bl	800244e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800153c:	2006      	movs	r0, #6
 800153e:	f000 ffa2 	bl	8002486 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001542:	bf00      	nop
 8001544:	3720      	adds	r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	08001289 	.word	0x08001289
 8001550:	08001319 	.word	0x08001319
 8001554:	08001431 	.word	0x08001431
 8001558:	0800137d 	.word	0x0800137d
 800155c:	08001341 	.word	0x08001341
 8001560:	08001a1d 	.word	0x08001a1d
 8001564:	20000148 	.word	0x20000148
 8001568:	0800156d 	.word	0x0800156d

0800156c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001570:	e005      	b.n	800157e <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001572:	2000      	movs	r0, #0
 8001574:	f003 ff2a 	bl	80053cc <hci_notify_asynch_evt>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d105      	bne.n	800158a <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800157e:	f7ff ffab 	bl	80014d8 <IsDataAvailable>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d1f4      	bne.n	8001572 <hci_tl_lowlevel_isr+0x6>
 8001588:	e000      	b.n	800158c <hci_tl_lowlevel_isr+0x20>
    {
      return;
 800158a:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 800158c:	bd80      	pop	{r7, pc}

0800158e <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001592:	f000 fdeb 	bl	800216c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001596:	f000 f809 	bl	80015ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800159a:	f000 f89d 	bl	80016d8 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 800159e:	f000 f871 	bl	8001684 <MX_USART1_UART_Init>
	MX_BlueNRG_MS_Init();
 80015a2:	f7fe fff7 	bl	8000594 <MX_BlueNRG_MS_Init>
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		/* USER CODE END WHILE */

		MX_BlueNRG_MS_Process();
 80015a6:	f7ff f8ff 	bl	80007a8 <MX_BlueNRG_MS_Process>
 80015aa:	e7fc      	b.n	80015a6 <main+0x18>

080015ac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b094      	sub	sp, #80	; 0x50
 80015b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015b2:	f107 0320 	add.w	r3, r7, #32
 80015b6:	2230      	movs	r2, #48	; 0x30
 80015b8:	2100      	movs	r1, #0
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 fa6f 	bl	8005a9e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80015d0:	2300      	movs	r3, #0
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	4b29      	ldr	r3, [pc, #164]	; (800167c <SystemClock_Config+0xd0>)
 80015d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d8:	4a28      	ldr	r2, [pc, #160]	; (800167c <SystemClock_Config+0xd0>)
 80015da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015de:	6413      	str	r3, [r2, #64]	; 0x40
 80015e0:	4b26      	ldr	r3, [pc, #152]	; (800167c <SystemClock_Config+0xd0>)
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
 80015f0:	4b23      	ldr	r3, [pc, #140]	; (8001680 <SystemClock_Config+0xd4>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015f8:	4a21      	ldr	r2, [pc, #132]	; (8001680 <SystemClock_Config+0xd4>)
 80015fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	4b1f      	ldr	r3, [pc, #124]	; (8001680 <SystemClock_Config+0xd4>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800160c:	2302      	movs	r3, #2
 800160e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001610:	2301      	movs	r3, #1
 8001612:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001614:	2310      	movs	r3, #16
 8001616:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001618:	2302      	movs	r3, #2
 800161a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800161c:	2300      	movs	r3, #0
 800161e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001620:	2310      	movs	r3, #16
 8001622:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001624:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001628:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800162a:	2304      	movs	r3, #4
 800162c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800162e:	2307      	movs	r3, #7
 8001630:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001632:	f107 0320 	add.w	r3, r7, #32
 8001636:	4618      	mov	r0, r3
 8001638:	f001 fa46 	bl	8002ac8 <HAL_RCC_OscConfig>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8001642:	f000 f8c7 	bl	80017d4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001646:	230f      	movs	r3, #15
 8001648:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800164a:	2302      	movs	r3, #2
 800164c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001652:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001656:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2102      	movs	r1, #2
 8001662:	4618      	mov	r0, r3
 8001664:	f001 fca8 	bl	8002fb8 <HAL_RCC_ClockConfig>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <SystemClock_Config+0xc6>
	{
		Error_Handler();
 800166e:	f000 f8b1 	bl	80017d4 <Error_Handler>
	}
}
 8001672:	bf00      	nop
 8001674:	3750      	adds	r7, #80	; 0x50
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40023800 	.word	0x40023800
 8001680:	40007000 	.word	0x40007000

08001684 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001688:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 800168a:	4a12      	ldr	r2, [pc, #72]	; (80016d4 <MX_USART1_UART_Init+0x50>)
 800168c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800168e:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 8001690:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001694:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001696:	4b0e      	ldr	r3, [pc, #56]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800169c:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80016a2:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80016a8:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016aa:	220c      	movs	r2, #12
 80016ac:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ae:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80016ba:	4805      	ldr	r0, [pc, #20]	; (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016bc:	f002 f9aa 	bl	8003a14 <HAL_UART_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 80016c6:	f000 f885 	bl	80017d4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000250 	.word	0x20000250
 80016d4:	40011000 	.word	0x40011000

080016d8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	4b36      	ldr	r3, [pc, #216]	; (80017cc <MX_GPIO_Init+0xf4>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	4a35      	ldr	r2, [pc, #212]	; (80017cc <MX_GPIO_Init+0xf4>)
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	6313      	str	r3, [r2, #48]	; 0x30
 80016fe:	4b33      	ldr	r3, [pc, #204]	; (80017cc <MX_GPIO_Init+0xf4>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	f003 0304 	and.w	r3, r3, #4
 8001706:	613b      	str	r3, [r7, #16]
 8001708:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	4b2f      	ldr	r3, [pc, #188]	; (80017cc <MX_GPIO_Init+0xf4>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a2e      	ldr	r2, [pc, #184]	; (80017cc <MX_GPIO_Init+0xf4>)
 8001714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b2c      	ldr	r3, [pc, #176]	; (80017cc <MX_GPIO_Init+0xf4>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	4b28      	ldr	r3, [pc, #160]	; (80017cc <MX_GPIO_Init+0xf4>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a27      	ldr	r2, [pc, #156]	; (80017cc <MX_GPIO_Init+0xf4>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b25      	ldr	r3, [pc, #148]	; (80017cc <MX_GPIO_Init+0xf4>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
 8001746:	4b21      	ldr	r3, [pc, #132]	; (80017cc <MX_GPIO_Init+0xf4>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a20      	ldr	r2, [pc, #128]	; (80017cc <MX_GPIO_Init+0xf4>)
 800174c:	f043 0302 	orr.w	r3, r3, #2
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <MX_GPIO_Init+0xf4>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800175e:	2200      	movs	r2, #0
 8001760:	f240 3102 	movw	r1, #770	; 0x302
 8001764:	481a      	ldr	r0, [pc, #104]	; (80017d0 <MX_GPIO_Init+0xf8>)
 8001766:	f001 f97b 	bl	8002a60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800176a:	2301      	movs	r3, #1
 800176c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800176e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001772:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	4619      	mov	r1, r3
 800177e:	4814      	ldr	r0, [pc, #80]	; (80017d0 <MX_GPIO_Init+0xf8>)
 8001780:	f000 feee 	bl	8002560 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA1 PA8 PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9;
 8001784:	f240 3302 	movw	r3, #770	; 0x302
 8001788:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	4619      	mov	r1, r3
 800179c:	480c      	ldr	r0, [pc, #48]	; (80017d0 <MX_GPIO_Init+0xf8>)
 800179e:	f000 fedf 	bl	8002560 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2100      	movs	r1, #0
 80017a6:	2006      	movs	r0, #6
 80017a8:	f000 fe51 	bl	800244e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017ac:	2006      	movs	r0, #6
 80017ae:	f000 fe6a 	bl	8002486 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	2028      	movs	r0, #40	; 0x28
 80017b8:	f000 fe49 	bl	800244e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017bc:	2028      	movs	r0, #40	; 0x28
 80017be:	f000 fe62 	bl	8002486 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80017c2:	bf00      	nop
 80017c4:	3728      	adds	r7, #40	; 0x28
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020000 	.word	0x40020000

080017d4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d8:	b672      	cpsid	i
}
 80017da:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80017dc:	e7fe      	b.n	80017dc <Error_Handler+0x8>
	...

080017e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <HAL_MspInit+0x4c>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ee:	4a0f      	ldr	r2, [pc, #60]	; (800182c <HAL_MspInit+0x4c>)
 80017f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f4:	6453      	str	r3, [r2, #68]	; 0x44
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <HAL_MspInit+0x4c>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	603b      	str	r3, [r7, #0]
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_MspInit+0x4c>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_MspInit+0x4c>)
 800180c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001810:	6413      	str	r3, [r2, #64]	; 0x40
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_MspInit+0x4c>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800181e:	2007      	movs	r0, #7
 8001820:	f000 fe0a 	bl	8002438 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001824:	bf00      	nop
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40023800 	.word	0x40023800

08001830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08a      	sub	sp, #40	; 0x28
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a28      	ldr	r2, [pc, #160]	; (80018f0 <HAL_UART_MspInit+0xc0>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d14a      	bne.n	80018e8 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 8001858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185a:	4a26      	ldr	r2, [pc, #152]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 800185c:	f043 0310 	orr.w	r3, r3, #16
 8001860:	6453      	str	r3, [r2, #68]	; 0x44
 8001862:	4b24      	ldr	r3, [pc, #144]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001866:	f003 0310 	and.w	r3, r3, #16
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	4b20      	ldr	r3, [pc, #128]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a1f      	ldr	r2, [pc, #124]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <HAL_UART_MspInit+0xc4>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ac:	2302      	movs	r3, #2
 80018ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b4:	2303      	movs	r3, #3
 80018b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018b8:	2307      	movs	r3, #7
 80018ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018bc:	f107 0314 	add.w	r3, r7, #20
 80018c0:	4619      	mov	r1, r3
 80018c2:	480d      	ldr	r0, [pc, #52]	; (80018f8 <HAL_UART_MspInit+0xc8>)
 80018c4:	f000 fe4c 	bl	8002560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018c8:	2340      	movs	r3, #64	; 0x40
 80018ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d4:	2303      	movs	r3, #3
 80018d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018d8:	2307      	movs	r3, #7
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4806      	ldr	r0, [pc, #24]	; (80018fc <HAL_UART_MspInit+0xcc>)
 80018e4:	f000 fe3c 	bl	8002560 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018e8:	bf00      	nop
 80018ea:	3728      	adds	r7, #40	; 0x28
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40011000 	.word	0x40011000
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020000 	.word	0x40020000
 80018fc:	40020400 	.word	0x40020400

08001900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <NMI_Handler+0x4>

08001906 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800190a:	e7fe      	b.n	800190a <HardFault_Handler+0x4>

0800190c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001910:	e7fe      	b.n	8001910 <MemManage_Handler+0x4>

08001912 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001916:	e7fe      	b.n	8001916 <BusFault_Handler+0x4>

08001918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800191c:	e7fe      	b.n	800191c <UsageFault_Handler+0x4>

0800191e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800194c:	f000 fc60 	bl	8002210 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}

08001954 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001958:	4802      	ldr	r0, [pc, #8]	; (8001964 <EXTI0_IRQHandler+0x10>)
 800195a:	f000 fddd 	bl	8002518 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000148 	.word	0x20000148

08001968 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 800196c:	4802      	ldr	r0, [pc, #8]	; (8001978 <EXTI15_10_IRQHandler+0x10>)
 800196e:	f000 fdd3 	bl	8002518 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	2000002c 	.word	0x2000002c

0800197c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8001986:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <BSP_SPI1_Init+0x54>)
 8001988:	4a12      	ldr	r2, [pc, #72]	; (80019d4 <BSP_SPI1_Init+0x58>)
 800198a:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 800198c:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <BSP_SPI1_Init+0x5c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	1c5a      	adds	r2, r3, #1
 8001992:	4911      	ldr	r1, [pc, #68]	; (80019d8 <BSP_SPI1_Init+0x5c>)
 8001994:	600a      	str	r2, [r1, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d114      	bne.n	80019c4 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 800199a:	480d      	ldr	r0, [pc, #52]	; (80019d0 <BSP_SPI1_Init+0x54>)
 800199c:	f001 ff61 	bl	8003862 <HAL_SPI_GetState>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d10e      	bne.n	80019c4 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80019a6:	480a      	ldr	r0, [pc, #40]	; (80019d0 <BSP_SPI1_Init+0x54>)
 80019a8:	f000 f87c 	bl	8001aa4 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d108      	bne.n	80019c4 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80019b2:	4807      	ldr	r0, [pc, #28]	; (80019d0 <BSP_SPI1_Init+0x54>)
 80019b4:	f000 f83a 	bl	8001a2c <MX_SPI1_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80019be:	f06f 0307 	mvn.w	r3, #7
 80019c2:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80019c4:	687b      	ldr	r3, [r7, #4]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000294 	.word	0x20000294
 80019d4:	40013000 	.word	0x40013000
 80019d8:	200002ec 	.word	0x200002ec

080019dc <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	4613      	mov	r3, r2
 80019e8:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 80019ee:	88fb      	ldrh	r3, [r7, #6]
 80019f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019f4:	9200      	str	r2, [sp, #0]
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	68f9      	ldr	r1, [r7, #12]
 80019fa:	4807      	ldr	r0, [pc, #28]	; (8001a18 <BSP_SPI1_SendRecv+0x3c>)
 80019fc:	f001 fd8f 	bl	800351e <HAL_SPI_TransmitReceive>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001a06:	f06f 0305 	mvn.w	r3, #5
 8001a0a:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8001a0c:	697b      	ldr	r3, [r7, #20]
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000294 	.word	0x20000294

08001a1c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001a20:	f000 fc0a 	bl	8002238 <HAL_GetTick>
 8001a24:	4603      	mov	r3, r0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001a34:	2300      	movs	r3, #0
 8001a36:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a19      	ldr	r2, [pc, #100]	; (8001aa0 <MX_SPI1_Init+0x74>)
 8001a3c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a44:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a64:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2218      	movs	r2, #24
 8001a6a:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	220a      	movs	r2, #10
 8001a82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f001 fcb7 	bl	80033f8 <HAL_SPI_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40013000 	.word	0x40013000

08001aa4 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08a      	sub	sp, #40	; 0x28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001aac:	2300      	movs	r3, #0
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab4:	4a2c      	ldr	r2, [pc, #176]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001ab6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001aba:	6453      	str	r3, [r2, #68]	; 0x44
 8001abc:	4b2a      	ldr	r3, [pc, #168]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ac4:	613b      	str	r3, [r7, #16]
 8001ac6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad0:	4a25      	ldr	r2, [pc, #148]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001ad2:	f043 0301 	orr.w	r3, r3, #1
 8001ad6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad8:	4b23      	ldr	r3, [pc, #140]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aec:	4a1e      	ldr	r2, [pc, #120]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001aee:	f043 0302 	orr.w	r3, r3, #2
 8001af2:	6313      	str	r3, [r2, #48]	; 0x30
 8001af4:	4b1c      	ldr	r3, [pc, #112]	; (8001b68 <SPI1_MspInit+0xc4>)
 8001af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001b00:	2340      	movs	r3, #64	; 0x40
 8001b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001b10:	2305      	movs	r3, #5
 8001b12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4814      	ldr	r0, [pc, #80]	; (8001b6c <SPI1_MspInit+0xc8>)
 8001b1c:	f000 fd20 	bl	8002560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001b20:	2380      	movs	r3, #128	; 0x80
 8001b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b24:	2302      	movs	r3, #2
 8001b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001b30:	2305      	movs	r3, #5
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	4619      	mov	r1, r3
 8001b3a:	480c      	ldr	r0, [pc, #48]	; (8001b6c <SPI1_MspInit+0xc8>)
 8001b3c:	f000 fd10 	bl	8002560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001b40:	2308      	movs	r3, #8
 8001b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b44:	2302      	movs	r3, #2
 8001b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001b50:	2305      	movs	r3, #5
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4805      	ldr	r0, [pc, #20]	; (8001b70 <SPI1_MspInit+0xcc>)
 8001b5c:	f000 fd00 	bl	8002560 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001b60:	bf00      	nop
 8001b62:	3728      	adds	r7, #40	; 0x28
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40020000 	.word	0x40020000
 8001b70:	40020400 	.word	0x40020400

08001b74 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	e00a      	b.n	8001b9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b86:	f3af 8000 	nop.w
 8001b8a:	4601      	mov	r1, r0
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	1c5a      	adds	r2, r3, #1
 8001b90:	60ba      	str	r2, [r7, #8]
 8001b92:	b2ca      	uxtb	r2, r1
 8001b94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	dbf0      	blt.n	8001b86 <_read+0x12>
  }

  return len;
 8001ba4:	687b      	ldr	r3, [r7, #4]
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b086      	sub	sp, #24
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	60f8      	str	r0, [r7, #12]
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
 8001bbe:	e009      	b.n	8001bd4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	1c5a      	adds	r2, r3, #1
 8001bc4:	60ba      	str	r2, [r7, #8]
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f000 fa6b 	bl	80020a4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	dbf1      	blt.n	8001bc0 <_write+0x12>
  }
  return len;
 8001bdc:	687b      	ldr	r3, [r7, #4]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <_close>:

int _close(int file)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
 8001c06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c0e:	605a      	str	r2, [r3, #4]
  return 0;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr

08001c1e <_isatty>:

int _isatty(int file)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	b083      	sub	sp, #12
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c26:	2301      	movs	r3, #1
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3714      	adds	r7, #20
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c58:	4a14      	ldr	r2, [pc, #80]	; (8001cac <_sbrk+0x5c>)
 8001c5a:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <_sbrk+0x60>)
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c64:	4b13      	ldr	r3, [pc, #76]	; (8001cb4 <_sbrk+0x64>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d102      	bne.n	8001c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c6c:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <_sbrk+0x64>)
 8001c6e:	4a12      	ldr	r2, [pc, #72]	; (8001cb8 <_sbrk+0x68>)
 8001c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <_sbrk+0x64>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4413      	add	r3, r2
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d207      	bcs.n	8001c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c80:	f003 fd08 	bl	8005694 <__errno>
 8001c84:	4603      	mov	r3, r0
 8001c86:	220c      	movs	r2, #12
 8001c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	e009      	b.n	8001ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <_sbrk+0x64>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c96:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <_sbrk+0x64>)
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	4a05      	ldr	r2, [pc, #20]	; (8001cb4 <_sbrk+0x64>)
 8001ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20018000 	.word	0x20018000
 8001cb0:	00000400 	.word	0x00000400
 8001cb4:	200002f0 	.word	0x200002f0
 8001cb8:	20000640 	.word	0x20000640

08001cbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <SystemInit+0x20>)
 8001cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cc6:	4a05      	ldr	r2, [pc, #20]	; (8001cdc <SystemInit+0x20>)
 8001cc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ccc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ce0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ce4:	480d      	ldr	r0, [pc, #52]	; (8001d1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ce6:	490e      	ldr	r1, [pc, #56]	; (8001d20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ce8:	4a0e      	ldr	r2, [pc, #56]	; (8001d24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0b      	ldr	r2, [pc, #44]	; (8001d28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001cfc:	4c0b      	ldr	r4, [pc, #44]	; (8001d2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d0a:	f7ff ffd7 	bl	8001cbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f003 fe91 	bl	8005a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d12:	f7ff fc3c 	bl	800158e <main>
  bx  lr    
 8001d16:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d20:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001d24:	08006ca8 	.word	0x08006ca8
  ldr r2, =_sbss
 8001d28:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001d2c:	2000063c 	.word	0x2000063c

08001d30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d30:	e7fe      	b.n	8001d30 <ADC_IRQHandler>
	...

08001d34 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	4a04      	ldr	r2, [pc, #16]	; (8001d54 <BSP_LED_Init+0x20>)
 8001d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d46:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	08006bec 	.word	0x08006bec

08001d58 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	4a06      	ldr	r2, [pc, #24]	; (8001d80 <BSP_LED_On+0x28>)
 8001d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6a:	2120      	movs	r1, #32
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 fe76 	bl	8002a60 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000024 	.word	0x20000024

08001d84 <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	4a06      	ldr	r2, [pc, #24]	; (8001dac <BSP_LED_Off+0x28>)
 8001d92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d96:	2120      	movs	r1, #32
 8001d98:	2200      	movs	r2, #0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 fe60 	bl	8002a60 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000024 	.word	0x20000024

08001db0 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	4a06      	ldr	r2, [pc, #24]	; (8001dd8 <BSP_LED_Toggle+0x28>)
 8001dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc2:	2220      	movs	r2, #32
 8001dc4:	4611      	mov	r1, r2
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f000 fe63 	bl	8002a92 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000024 	.word	0x20000024

08001ddc <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	4b1c      	ldr	r3, [pc, #112]	; (8001e58 <LED_USER_GPIO_Init+0x7c>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a1b      	ldr	r2, [pc, #108]	; (8001e58 <LED_USER_GPIO_Init+0x7c>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <LED_USER_GPIO_Init+0x7c>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]
 8001e0a:	60da      	str	r2, [r3, #12]
 8001e0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <LED_USER_GPIO_Init+0x7c>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	4a10      	ldr	r2, [pc, #64]	; (8001e58 <LED_USER_GPIO_Init+0x7c>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <LED_USER_GPIO_Init+0x7c>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2120      	movs	r1, #32
 8001e2e:	480b      	ldr	r0, [pc, #44]	; (8001e5c <LED_USER_GPIO_Init+0x80>)
 8001e30:	f000 fe16 	bl	8002a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8001e34:	2320      	movs	r3, #32
 8001e36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8001e44:	f107 030c 	add.w	r3, r7, #12
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4804      	ldr	r0, [pc, #16]	; (8001e5c <LED_USER_GPIO_Init+0x80>)
 8001e4c:	f000 fb88 	bl	8002560 <HAL_GPIO_Init>

}
 8001e50:	bf00      	nop
 8001e52:	3720      	adds	r7, #32
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40020000 	.word	0x40020000

08001e60 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	460a      	mov	r2, r1
 8001e6a:	71fb      	strb	r3, [r7, #7]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	4a1f      	ldr	r2, [pc, #124]	; (8001ef4 <BSP_PB_Init+0x94>)
 8001e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e7c:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8001e7e:	79bb      	ldrb	r3, [r7, #6]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d132      	bne.n	8001eea <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	4a1b      	ldr	r2, [pc, #108]	; (8001ef8 <BSP_PB_Init+0x98>)
 8001e8a:	441a      	add	r2, r3
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	491b      	ldr	r1, [pc, #108]	; (8001efc <BSP_PB_Init+0x9c>)
 8001e90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e94:	4619      	mov	r1, r3
 8001e96:	4610      	mov	r0, r2
 8001e98:	f000 fb29 	bl	80024ee <HAL_EXTI_GetHandle>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001ea2:	f06f 0303 	mvn.w	r3, #3
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	e01f      	b.n	8001eea <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	4a12      	ldr	r2, [pc, #72]	; (8001ef8 <BSP_PB_Init+0x98>)
 8001eb0:	1898      	adds	r0, r3, r2
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	4a12      	ldr	r2, [pc, #72]	; (8001f00 <BSP_PB_Init+0xa0>)
 8001eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	f000 fafc 	bl	80024ba <HAL_EXTI_RegisterCallback>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001ec8:	f06f 0303 	mvn.w	r3, #3
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	e00c      	b.n	8001eea <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001ed0:	2028      	movs	r0, #40	; 0x28
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	4a0b      	ldr	r2, [pc, #44]	; (8001f04 <BSP_PB_Init+0xa4>)
 8001ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eda:	2200      	movs	r2, #0
 8001edc:	4619      	mov	r1, r3
 8001ede:	f000 fab6 	bl	800244e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001ee2:	2328      	movs	r3, #40	; 0x28
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 face 	bl	8002486 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8001eea:	68fb      	ldr	r3, [r7, #12]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	08006bf0 	.word	0x08006bf0
 8001ef8:	2000002c 	.word	0x2000002c
 8001efc:	08006bf4 	.word	0x08006bf4
 8001f00:	08006bf8 	.word	0x08006bf8
 8001f04:	08006bfc 	.word	0x08006bfc

08001f08 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	4a09      	ldr	r2, [pc, #36]	; (8001f3c <BSP_PB_GetState+0x34>)
 8001f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f000 fd85 	bl	8002a30 <HAL_GPIO_ReadPin>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf0c      	ite	eq
 8001f2c:	2301      	moveq	r3, #1
 8001f2e:	2300      	movne	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000028 	.word	0x20000028

08001f40 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001f44:	2000      	movs	r0, #0
 8001f46:	f7fe fddf 	bl	8000b08 <BSP_PB_Callback>
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <BUTTON_USER_GPIO_Init+0x74>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	4a19      	ldr	r2, [pc, #100]	; (8001fc4 <BUTTON_USER_GPIO_Init+0x74>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	6313      	str	r3, [r2, #48]	; 0x30
 8001f66:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <BUTTON_USER_GPIO_Init+0x74>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f72:	f107 030c 	add.w	r3, r7, #12
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
 8001f80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <BUTTON_USER_GPIO_Init+0x74>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4a0e      	ldr	r2, [pc, #56]	; (8001fc4 <BUTTON_USER_GPIO_Init+0x74>)
 8001f8c:	f043 0304 	orr.w	r3, r3, #4
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <BUTTON_USER_GPIO_Init+0x74>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8001f9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fa4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001fa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8001fae:	f107 030c 	add.w	r3, r7, #12
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4804      	ldr	r0, [pc, #16]	; (8001fc8 <BUTTON_USER_GPIO_Init+0x78>)
 8001fb6:	f000 fad3 	bl	8002560 <HAL_GPIO_Init>

}
 8001fba:	bf00      	nop
 8001fbc:	3720      	adds	r7, #32
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40020800 	.word	0x40020800

08001fcc <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d903      	bls.n	8001fe8 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001fe0:	f06f 0301 	mvn.w	r3, #1
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	e025      	b.n	8002034 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	79fa      	ldrb	r2, [r7, #7]
 8001fec:	4914      	ldr	r1, [pc, #80]	; (8002040 <BSP_COM_Init+0x74>)
 8001fee:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001ff2:	4814      	ldr	r0, [pc, #80]	; (8002044 <BSP_COM_Init+0x78>)
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	011b      	lsls	r3, r3, #4
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4403      	add	r3, r0
 8001ffe:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8002000:	79fa      	ldrb	r2, [r7, #7]
 8002002:	4613      	mov	r3, r2
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	4413      	add	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4a0e      	ldr	r2, [pc, #56]	; (8002044 <BSP_COM_Init+0x78>)
 800200c:	4413      	add	r3, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f864 	bl	80020dc <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8002014:	79fa      	ldrb	r2, [r7, #7]
 8002016:	4613      	mov	r3, r2
 8002018:	011b      	lsls	r3, r3, #4
 800201a:	4413      	add	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4a09      	ldr	r2, [pc, #36]	; (8002044 <BSP_COM_Init+0x78>)
 8002020:	4413      	add	r3, r2
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f810 	bl	8002048 <MX_USART2_UART_Init>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d002      	beq.n	8002034 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800202e:	f06f 0303 	mvn.w	r3, #3
 8002032:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002034:	68fb      	ldr	r3, [r7, #12]
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000034 	.word	0x20000034
 8002044:	200002f4 	.word	0x200002f4

08002048 <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 8002058:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002060:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	220c      	movs	r2, #12
 8002078:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(huart) != HAL_OK)
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f001 fcc4 	bl	8003a14 <HAL_UART_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_USART2_UART_Init+0x4e>
  {
    ret = HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002096:	7bfb      	ldrb	r3, [r7, #15]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40004400 	.word	0x40004400

080020a4 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 80020ac:	4b09      	ldr	r3, [pc, #36]	; (80020d4 <__io_putchar+0x30>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4613      	mov	r3, r2
 80020b4:	011b      	lsls	r3, r3, #4
 80020b6:	4413      	add	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	4a07      	ldr	r2, [pc, #28]	; (80020d8 <__io_putchar+0x34>)
 80020bc:	1898      	adds	r0, r3, r2
 80020be:	1d39      	adds	r1, r7, #4
 80020c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020c4:	2201      	movs	r2, #1
 80020c6:	f001 fcf2 	bl	8003aae <HAL_UART_Transmit>
  return ch;
 80020ca:	687b      	ldr	r3, [r7, #4]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20000338 	.word	0x20000338
 80020d8:	200002f4 	.word	0x200002f4

080020dc <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	; 0x28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020e4:	2300      	movs	r3, #0
 80020e6:	613b      	str	r3, [r7, #16]
 80020e8:	4b1e      	ldr	r3, [pc, #120]	; (8002164 <USART2_MspInit+0x88>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	4a1d      	ldr	r2, [pc, #116]	; (8002164 <USART2_MspInit+0x88>)
 80020ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f2:	6413      	str	r3, [r2, #64]	; 0x40
 80020f4:	4b1b      	ldr	r3, [pc, #108]	; (8002164 <USART2_MspInit+0x88>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002100:	2300      	movs	r3, #0
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	4b17      	ldr	r3, [pc, #92]	; (8002164 <USART2_MspInit+0x88>)
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	4a16      	ldr	r2, [pc, #88]	; (8002164 <USART2_MspInit+0x88>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6313      	str	r3, [r2, #48]	; 0x30
 8002110:	4b14      	ldr	r3, [pc, #80]	; (8002164 <USART2_MspInit+0x88>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 800211c:	2304      	movs	r3, #4
 800211e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002128:	2300      	movs	r3, #0
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 800212c:	2307      	movs	r3, #7
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	480c      	ldr	r0, [pc, #48]	; (8002168 <USART2_MspInit+0x8c>)
 8002138:	f000 fa12 	bl	8002560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 800213c:	2308      	movs	r3, #8
 800213e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	2300      	movs	r3, #0
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 800214c:	2307      	movs	r3, #7
 800214e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4804      	ldr	r0, [pc, #16]	; (8002168 <USART2_MspInit+0x8c>)
 8002158:	f000 fa02 	bl	8002560 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 800215c:	bf00      	nop
 800215e:	3728      	adds	r7, #40	; 0x28
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40023800 	.word	0x40023800
 8002168:	40020000 	.word	0x40020000

0800216c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002170:	4b0e      	ldr	r3, [pc, #56]	; (80021ac <HAL_Init+0x40>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a0d      	ldr	r2, [pc, #52]	; (80021ac <HAL_Init+0x40>)
 8002176:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800217a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800217c:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <HAL_Init+0x40>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0a      	ldr	r2, [pc, #40]	; (80021ac <HAL_Init+0x40>)
 8002182:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002186:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002188:	4b08      	ldr	r3, [pc, #32]	; (80021ac <HAL_Init+0x40>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a07      	ldr	r2, [pc, #28]	; (80021ac <HAL_Init+0x40>)
 800218e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002192:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002194:	2003      	movs	r0, #3
 8002196:	f000 f94f 	bl	8002438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800219a:	2000      	movs	r0, #0
 800219c:	f000 f808 	bl	80021b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021a0:	f7ff fb1e 	bl	80017e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40023c00 	.word	0x40023c00

080021b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021b8:	4b12      	ldr	r3, [pc, #72]	; (8002204 <HAL_InitTick+0x54>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b12      	ldr	r3, [pc, #72]	; (8002208 <HAL_InitTick+0x58>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4619      	mov	r1, r3
 80021c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80021ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ce:	4618      	mov	r0, r3
 80021d0:	f000 f967 	bl	80024a2 <HAL_SYSTICK_Config>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e00e      	b.n	80021fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b0f      	cmp	r3, #15
 80021e2:	d80a      	bhi.n	80021fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021e4:	2200      	movs	r2, #0
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ec:	f000 f92f 	bl	800244e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021f0:	4a06      	ldr	r2, [pc, #24]	; (800220c <HAL_InitTick+0x5c>)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
 80021f8:	e000      	b.n	80021fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20000020 	.word	0x20000020
 8002208:	2000003c 	.word	0x2000003c
 800220c:	20000038 	.word	0x20000038

08002210 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002214:	4b06      	ldr	r3, [pc, #24]	; (8002230 <HAL_IncTick+0x20>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	461a      	mov	r2, r3
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <HAL_IncTick+0x24>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4413      	add	r3, r2
 8002220:	4a04      	ldr	r2, [pc, #16]	; (8002234 <HAL_IncTick+0x24>)
 8002222:	6013      	str	r3, [r2, #0]
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	2000003c 	.word	0x2000003c
 8002234:	2000033c 	.word	0x2000033c

08002238 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  return uwTick;
 800223c:	4b03      	ldr	r3, [pc, #12]	; (800224c <HAL_GetTick+0x14>)
 800223e:	681b      	ldr	r3, [r3, #0]
}
 8002240:	4618      	mov	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	2000033c 	.word	0x2000033c

08002250 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002258:	f7ff ffee 	bl	8002238 <HAL_GetTick>
 800225c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002268:	d005      	beq.n	8002276 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800226a:	4b0a      	ldr	r3, [pc, #40]	; (8002294 <HAL_Delay+0x44>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	461a      	mov	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	4413      	add	r3, r2
 8002274:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002276:	bf00      	nop
 8002278:	f7ff ffde 	bl	8002238 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	429a      	cmp	r2, r3
 8002286:	d8f7      	bhi.n	8002278 <HAL_Delay+0x28>
  {
  }
}
 8002288:	bf00      	nop
 800228a:	bf00      	nop
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	2000003c 	.word	0x2000003c

08002298 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <__NVIC_SetPriorityGrouping+0x44>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022b4:	4013      	ands	r3, r2
 80022b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ca:	4a04      	ldr	r2, [pc, #16]	; (80022dc <__NVIC_SetPriorityGrouping+0x44>)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	60d3      	str	r3, [r2, #12]
}
 80022d0:	bf00      	nop
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022e4:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <__NVIC_GetPriorityGrouping+0x18>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	0a1b      	lsrs	r3, r3, #8
 80022ea:	f003 0307 	and.w	r3, r3, #7
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000ed00 	.word	0xe000ed00

080022fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	2b00      	cmp	r3, #0
 800230c:	db0b      	blt.n	8002326 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	f003 021f 	and.w	r2, r3, #31
 8002314:	4907      	ldr	r1, [pc, #28]	; (8002334 <__NVIC_EnableIRQ+0x38>)
 8002316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231a:	095b      	lsrs	r3, r3, #5
 800231c:	2001      	movs	r0, #1
 800231e:	fa00 f202 	lsl.w	r2, r0, r2
 8002322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	e000e100 	.word	0xe000e100

08002338 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	6039      	str	r1, [r7, #0]
 8002342:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002348:	2b00      	cmp	r3, #0
 800234a:	db0a      	blt.n	8002362 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	b2da      	uxtb	r2, r3
 8002350:	490c      	ldr	r1, [pc, #48]	; (8002384 <__NVIC_SetPriority+0x4c>)
 8002352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002356:	0112      	lsls	r2, r2, #4
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	440b      	add	r3, r1
 800235c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002360:	e00a      	b.n	8002378 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	b2da      	uxtb	r2, r3
 8002366:	4908      	ldr	r1, [pc, #32]	; (8002388 <__NVIC_SetPriority+0x50>)
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	f003 030f 	and.w	r3, r3, #15
 800236e:	3b04      	subs	r3, #4
 8002370:	0112      	lsls	r2, r2, #4
 8002372:	b2d2      	uxtb	r2, r2
 8002374:	440b      	add	r3, r1
 8002376:	761a      	strb	r2, [r3, #24]
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr
 8002384:	e000e100 	.word	0xe000e100
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800238c:	b480      	push	{r7}
 800238e:	b089      	sub	sp, #36	; 0x24
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	f1c3 0307 	rsb	r3, r3, #7
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	bf28      	it	cs
 80023aa:	2304      	movcs	r3, #4
 80023ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3304      	adds	r3, #4
 80023b2:	2b06      	cmp	r3, #6
 80023b4:	d902      	bls.n	80023bc <NVIC_EncodePriority+0x30>
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	3b03      	subs	r3, #3
 80023ba:	e000      	b.n	80023be <NVIC_EncodePriority+0x32>
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c0:	f04f 32ff 	mov.w	r2, #4294967295
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	43da      	mvns	r2, r3
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	401a      	ands	r2, r3
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d4:	f04f 31ff 	mov.w	r1, #4294967295
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	fa01 f303 	lsl.w	r3, r1, r3
 80023de:	43d9      	mvns	r1, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e4:	4313      	orrs	r3, r2
         );
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3724      	adds	r7, #36	; 0x24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
	...

080023f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3b01      	subs	r3, #1
 8002400:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002404:	d301      	bcc.n	800240a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002406:	2301      	movs	r3, #1
 8002408:	e00f      	b.n	800242a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800240a:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <SysTick_Config+0x40>)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3b01      	subs	r3, #1
 8002410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002412:	210f      	movs	r1, #15
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	f7ff ff8e 	bl	8002338 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <SysTick_Config+0x40>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002422:	4b04      	ldr	r3, [pc, #16]	; (8002434 <SysTick_Config+0x40>)
 8002424:	2207      	movs	r2, #7
 8002426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	e000e010 	.word	0xe000e010

08002438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff ff29 	bl	8002298 <__NVIC_SetPriorityGrouping>
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800244e:	b580      	push	{r7, lr}
 8002450:	b086      	sub	sp, #24
 8002452:	af00      	add	r7, sp, #0
 8002454:	4603      	mov	r3, r0
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002460:	f7ff ff3e 	bl	80022e0 <__NVIC_GetPriorityGrouping>
 8002464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68b9      	ldr	r1, [r7, #8]
 800246a:	6978      	ldr	r0, [r7, #20]
 800246c:	f7ff ff8e 	bl	800238c <NVIC_EncodePriority>
 8002470:	4602      	mov	r2, r0
 8002472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002476:	4611      	mov	r1, r2
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff5d 	bl	8002338 <__NVIC_SetPriority>
}
 800247e:	bf00      	nop
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	4603      	mov	r3, r0
 800248e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff ff31 	bl	80022fc <__NVIC_EnableIRQ>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ffa2 	bl	80023f4 <SysTick_Config>
 80024b0:	4603      	mov	r3, r0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80024ba:	b480      	push	{r7}
 80024bc:	b087      	sub	sp, #28
 80024be:	af00      	add	r7, sp, #0
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	460b      	mov	r3, r1
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80024cc:	7afb      	ldrb	r3, [r7, #11]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d103      	bne.n	80024da <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	605a      	str	r2, [r3, #4]
      break;
 80024d8:	e002      	b.n	80024e0 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	75fb      	strb	r3, [r7, #23]
      break;
 80024de:	bf00      	nop
  }

  return status;
 80024e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	371c      	adds	r7, #28
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e003      	b.n	800250a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002508:	2300      	movs	r3, #0
  }
}
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 031f 	and.w	r3, r3, #31
 8002528:	2201      	movs	r2, #1
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8002530:	4b0a      	ldr	r3, [pc, #40]	; (800255c <HAL_EXTI_IRQHandler+0x44>)
 8002532:	695b      	ldr	r3, [r3, #20]
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	4013      	ands	r3, r2
 8002538:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d009      	beq.n	8002554 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8002540:	4a06      	ldr	r2, [pc, #24]	; (800255c <HAL_EXTI_IRQHandler+0x44>)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	4798      	blx	r3
    }
  }
}
 8002554:	bf00      	nop
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	40013c00 	.word	0x40013c00

08002560 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002560:	b480      	push	{r7}
 8002562:	b089      	sub	sp, #36	; 0x24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800256e:	2300      	movs	r3, #0
 8002570:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002572:	2300      	movs	r3, #0
 8002574:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
 800257a:	e159      	b.n	8002830 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800257c:	2201      	movs	r2, #1
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	4013      	ands	r3, r2
 800258e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	429a      	cmp	r2, r3
 8002596:	f040 8148 	bne.w	800282a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d005      	beq.n	80025b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d130      	bne.n	8002614 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	2203      	movs	r2, #3
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43db      	mvns	r3, r3
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	4013      	ands	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	68da      	ldr	r2, [r3, #12]
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4313      	orrs	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025e8:	2201      	movs	r2, #1
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	43db      	mvns	r3, r3
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	4013      	ands	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	f003 0201 	and.w	r2, r3, #1
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4313      	orrs	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 0303 	and.w	r3, r3, #3
 800261c:	2b03      	cmp	r3, #3
 800261e:	d017      	beq.n	8002650 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	2203      	movs	r2, #3
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f003 0303 	and.w	r3, r3, #3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d123      	bne.n	80026a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	08da      	lsrs	r2, r3, #3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3208      	adds	r2, #8
 8002664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	220f      	movs	r2, #15
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	4013      	ands	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	691a      	ldr	r2, [r3, #16]
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	4313      	orrs	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	08da      	lsrs	r2, r3, #3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	3208      	adds	r2, #8
 800269e:	69b9      	ldr	r1, [r7, #24]
 80026a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	2203      	movs	r2, #3
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4013      	ands	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0203 	and.w	r2, r3, #3
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 80a2 	beq.w	800282a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	4b57      	ldr	r3, [pc, #348]	; (8002848 <HAL_GPIO_Init+0x2e8>)
 80026ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ee:	4a56      	ldr	r2, [pc, #344]	; (8002848 <HAL_GPIO_Init+0x2e8>)
 80026f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026f4:	6453      	str	r3, [r2, #68]	; 0x44
 80026f6:	4b54      	ldr	r3, [pc, #336]	; (8002848 <HAL_GPIO_Init+0x2e8>)
 80026f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026fe:	60fb      	str	r3, [r7, #12]
 8002700:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002702:	4a52      	ldr	r2, [pc, #328]	; (800284c <HAL_GPIO_Init+0x2ec>)
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	089b      	lsrs	r3, r3, #2
 8002708:	3302      	adds	r3, #2
 800270a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	220f      	movs	r2, #15
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43db      	mvns	r3, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4013      	ands	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a49      	ldr	r2, [pc, #292]	; (8002850 <HAL_GPIO_Init+0x2f0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d019      	beq.n	8002762 <HAL_GPIO_Init+0x202>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a48      	ldr	r2, [pc, #288]	; (8002854 <HAL_GPIO_Init+0x2f4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d013      	beq.n	800275e <HAL_GPIO_Init+0x1fe>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a47      	ldr	r2, [pc, #284]	; (8002858 <HAL_GPIO_Init+0x2f8>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d00d      	beq.n	800275a <HAL_GPIO_Init+0x1fa>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a46      	ldr	r2, [pc, #280]	; (800285c <HAL_GPIO_Init+0x2fc>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d007      	beq.n	8002756 <HAL_GPIO_Init+0x1f6>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a45      	ldr	r2, [pc, #276]	; (8002860 <HAL_GPIO_Init+0x300>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d101      	bne.n	8002752 <HAL_GPIO_Init+0x1f2>
 800274e:	2304      	movs	r3, #4
 8002750:	e008      	b.n	8002764 <HAL_GPIO_Init+0x204>
 8002752:	2307      	movs	r3, #7
 8002754:	e006      	b.n	8002764 <HAL_GPIO_Init+0x204>
 8002756:	2303      	movs	r3, #3
 8002758:	e004      	b.n	8002764 <HAL_GPIO_Init+0x204>
 800275a:	2302      	movs	r3, #2
 800275c:	e002      	b.n	8002764 <HAL_GPIO_Init+0x204>
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <HAL_GPIO_Init+0x204>
 8002762:	2300      	movs	r3, #0
 8002764:	69fa      	ldr	r2, [r7, #28]
 8002766:	f002 0203 	and.w	r2, r2, #3
 800276a:	0092      	lsls	r2, r2, #2
 800276c:	4093      	lsls	r3, r2
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4313      	orrs	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002774:	4935      	ldr	r1, [pc, #212]	; (800284c <HAL_GPIO_Init+0x2ec>)
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	089b      	lsrs	r3, r3, #2
 800277a:	3302      	adds	r3, #2
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002782:	4b38      	ldr	r3, [pc, #224]	; (8002864 <HAL_GPIO_Init+0x304>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	43db      	mvns	r3, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4013      	ands	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027a6:	4a2f      	ldr	r2, [pc, #188]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027ac:	4b2d      	ldr	r3, [pc, #180]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027d0:	4a24      	ldr	r2, [pc, #144]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027d6:	4b23      	ldr	r3, [pc, #140]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	43db      	mvns	r3, r3
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	4013      	ands	r3, r2
 80027e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027fa:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <HAL_GPIO_Init+0x304>)
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <HAL_GPIO_Init+0x304>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	43db      	mvns	r3, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4313      	orrs	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002824:	4a0f      	ldr	r2, [pc, #60]	; (8002864 <HAL_GPIO_Init+0x304>)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3301      	adds	r3, #1
 800282e:	61fb      	str	r3, [r7, #28]
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	2b0f      	cmp	r3, #15
 8002834:	f67f aea2 	bls.w	800257c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002838:	bf00      	nop
 800283a:	bf00      	nop
 800283c:	3724      	adds	r7, #36	; 0x24
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40023800 	.word	0x40023800
 800284c:	40013800 	.word	0x40013800
 8002850:	40020000 	.word	0x40020000
 8002854:	40020400 	.word	0x40020400
 8002858:	40020800 	.word	0x40020800
 800285c:	40020c00 	.word	0x40020c00
 8002860:	40021000 	.word	0x40021000
 8002864:	40013c00 	.word	0x40013c00

08002868 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002868:	b480      	push	{r7}
 800286a:	b087      	sub	sp, #28
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	e0bb      	b.n	80029fc <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002884:	2201      	movs	r2, #1
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4013      	ands	r3, r2
 8002894:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	429a      	cmp	r2, r3
 800289c:	f040 80ab 	bne.w	80029f6 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80028a0:	4a5c      	ldr	r2, [pc, #368]	; (8002a14 <HAL_GPIO_DeInit+0x1ac>)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	089b      	lsrs	r3, r3, #2
 80028a6:	3302      	adds	r3, #2
 80028a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ac:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f003 0303 	and.w	r3, r3, #3
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	220f      	movs	r2, #15
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	4013      	ands	r3, r2
 80028c0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a54      	ldr	r2, [pc, #336]	; (8002a18 <HAL_GPIO_DeInit+0x1b0>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d019      	beq.n	80028fe <HAL_GPIO_DeInit+0x96>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a53      	ldr	r2, [pc, #332]	; (8002a1c <HAL_GPIO_DeInit+0x1b4>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d013      	beq.n	80028fa <HAL_GPIO_DeInit+0x92>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a52      	ldr	r2, [pc, #328]	; (8002a20 <HAL_GPIO_DeInit+0x1b8>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00d      	beq.n	80028f6 <HAL_GPIO_DeInit+0x8e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a51      	ldr	r2, [pc, #324]	; (8002a24 <HAL_GPIO_DeInit+0x1bc>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d007      	beq.n	80028f2 <HAL_GPIO_DeInit+0x8a>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a50      	ldr	r2, [pc, #320]	; (8002a28 <HAL_GPIO_DeInit+0x1c0>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d101      	bne.n	80028ee <HAL_GPIO_DeInit+0x86>
 80028ea:	2304      	movs	r3, #4
 80028ec:	e008      	b.n	8002900 <HAL_GPIO_DeInit+0x98>
 80028ee:	2307      	movs	r3, #7
 80028f0:	e006      	b.n	8002900 <HAL_GPIO_DeInit+0x98>
 80028f2:	2303      	movs	r3, #3
 80028f4:	e004      	b.n	8002900 <HAL_GPIO_DeInit+0x98>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e002      	b.n	8002900 <HAL_GPIO_DeInit+0x98>
 80028fa:	2301      	movs	r3, #1
 80028fc:	e000      	b.n	8002900 <HAL_GPIO_DeInit+0x98>
 80028fe:	2300      	movs	r3, #0
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	f002 0203 	and.w	r2, r2, #3
 8002906:	0092      	lsls	r2, r2, #2
 8002908:	4093      	lsls	r3, r2
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	429a      	cmp	r2, r3
 800290e:	d132      	bne.n	8002976 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002910:	4b46      	ldr	r3, [pc, #280]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	43db      	mvns	r3, r3
 8002918:	4944      	ldr	r1, [pc, #272]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 800291a:	4013      	ands	r3, r2
 800291c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800291e:	4b43      	ldr	r3, [pc, #268]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	43db      	mvns	r3, r3
 8002926:	4941      	ldr	r1, [pc, #260]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 8002928:	4013      	ands	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800292c:	4b3f      	ldr	r3, [pc, #252]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 800292e:	68da      	ldr	r2, [r3, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	43db      	mvns	r3, r3
 8002934:	493d      	ldr	r1, [pc, #244]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 8002936:	4013      	ands	r3, r2
 8002938:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800293a:	4b3c      	ldr	r3, [pc, #240]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	43db      	mvns	r3, r3
 8002942:	493a      	ldr	r1, [pc, #232]	; (8002a2c <HAL_GPIO_DeInit+0x1c4>)
 8002944:	4013      	ands	r3, r2
 8002946:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f003 0303 	and.w	r3, r3, #3
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	220f      	movs	r2, #15
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002958:	4a2e      	ldr	r2, [pc, #184]	; (8002a14 <HAL_GPIO_DeInit+0x1ac>)
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	089b      	lsrs	r3, r3, #2
 800295e:	3302      	adds	r3, #2
 8002960:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	43da      	mvns	r2, r3
 8002968:	482a      	ldr	r0, [pc, #168]	; (8002a14 <HAL_GPIO_DeInit+0x1ac>)
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	089b      	lsrs	r3, r3, #2
 800296e:	400a      	ands	r2, r1
 8002970:	3302      	adds	r3, #2
 8002972:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	2103      	movs	r1, #3
 8002980:	fa01 f303 	lsl.w	r3, r1, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	401a      	ands	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	08da      	lsrs	r2, r3, #3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3208      	adds	r2, #8
 8002994:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	220f      	movs	r2, #15
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	43db      	mvns	r3, r3
 80029a8:	697a      	ldr	r2, [r7, #20]
 80029aa:	08d2      	lsrs	r2, r2, #3
 80029ac:	4019      	ands	r1, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3208      	adds	r2, #8
 80029b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68da      	ldr	r2, [r3, #12]
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	2103      	movs	r1, #3
 80029c0:	fa01 f303 	lsl.w	r3, r1, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	401a      	ands	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	2101      	movs	r1, #1
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	fa01 f303 	lsl.w	r3, r1, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	401a      	ands	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	2103      	movs	r1, #3
 80029ea:	fa01 f303 	lsl.w	r3, r1, r3
 80029ee:	43db      	mvns	r3, r3
 80029f0:	401a      	ands	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	3301      	adds	r3, #1
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	2b0f      	cmp	r3, #15
 8002a00:	f67f af40 	bls.w	8002884 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	371c      	adds	r7, #28
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40013800 	.word	0x40013800
 8002a18:	40020000 	.word	0x40020000
 8002a1c:	40020400 	.word	0x40020400
 8002a20:	40020800 	.word	0x40020800
 8002a24:	40020c00 	.word	0x40020c00
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	40013c00 	.word	0x40013c00

08002a30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	691a      	ldr	r2, [r3, #16]
 8002a40:	887b      	ldrh	r3, [r7, #2]
 8002a42:	4013      	ands	r3, r2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d002      	beq.n	8002a4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	73fb      	strb	r3, [r7, #15]
 8002a4c:	e001      	b.n	8002a52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	807b      	strh	r3, [r7, #2]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a70:	787b      	ldrb	r3, [r7, #1]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a76:	887a      	ldrh	r2, [r7, #2]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a7c:	e003      	b.n	8002a86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a7e:	887b      	ldrh	r3, [r7, #2]
 8002a80:	041a      	lsls	r2, r3, #16
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	619a      	str	r2, [r3, #24]
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b085      	sub	sp, #20
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002aa4:	887a      	ldrh	r2, [r7, #2]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	041a      	lsls	r2, r3, #16
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	43d9      	mvns	r1, r3
 8002ab0:	887b      	ldrh	r3, [r7, #2]
 8002ab2:	400b      	ands	r3, r1
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	619a      	str	r2, [r3, #24]
}
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e267      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d075      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ae6:	4b88      	ldr	r3, [pc, #544]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 030c 	and.w	r3, r3, #12
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d00c      	beq.n	8002b0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002af2:	4b85      	ldr	r3, [pc, #532]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d112      	bne.n	8002b24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002afe:	4b82      	ldr	r3, [pc, #520]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b0a:	d10b      	bne.n	8002b24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0c:	4b7e      	ldr	r3, [pc, #504]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d05b      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x108>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d157      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e242      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2c:	d106      	bne.n	8002b3c <HAL_RCC_OscConfig+0x74>
 8002b2e:	4b76      	ldr	r3, [pc, #472]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a75      	ldr	r2, [pc, #468]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	e01d      	b.n	8002b78 <HAL_RCC_OscConfig+0xb0>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b44:	d10c      	bne.n	8002b60 <HAL_RCC_OscConfig+0x98>
 8002b46:	4b70      	ldr	r3, [pc, #448]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a6f      	ldr	r2, [pc, #444]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	4b6d      	ldr	r3, [pc, #436]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a6c      	ldr	r2, [pc, #432]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	e00b      	b.n	8002b78 <HAL_RCC_OscConfig+0xb0>
 8002b60:	4b69      	ldr	r3, [pc, #420]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a68      	ldr	r2, [pc, #416]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b66      	ldr	r3, [pc, #408]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a65      	ldr	r2, [pc, #404]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d013      	beq.n	8002ba8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b80:	f7ff fb5a 	bl	8002238 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b88:	f7ff fb56 	bl	8002238 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b64      	cmp	r3, #100	; 0x64
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e207      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9a:	4b5b      	ldr	r3, [pc, #364]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0f0      	beq.n	8002b88 <HAL_RCC_OscConfig+0xc0>
 8002ba6:	e014      	b.n	8002bd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba8:	f7ff fb46 	bl	8002238 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bb0:	f7ff fb42 	bl	8002238 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b64      	cmp	r3, #100	; 0x64
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e1f3      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc2:	4b51      	ldr	r3, [pc, #324]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1f0      	bne.n	8002bb0 <HAL_RCC_OscConfig+0xe8>
 8002bce:	e000      	b.n	8002bd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d063      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bde:	4b4a      	ldr	r3, [pc, #296]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00b      	beq.n	8002c02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bea:	4b47      	ldr	r3, [pc, #284]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bf2:	2b08      	cmp	r3, #8
 8002bf4:	d11c      	bne.n	8002c30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bf6:	4b44      	ldr	r3, [pc, #272]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d116      	bne.n	8002c30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c02:	4b41      	ldr	r3, [pc, #260]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <HAL_RCC_OscConfig+0x152>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d001      	beq.n	8002c1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e1c7      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1a:	4b3b      	ldr	r3, [pc, #236]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4937      	ldr	r1, [pc, #220]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2e:	e03a      	b.n	8002ca6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d020      	beq.n	8002c7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c38:	4b34      	ldr	r3, [pc, #208]	; (8002d0c <HAL_RCC_OscConfig+0x244>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3e:	f7ff fafb 	bl	8002238 <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c44:	e008      	b.n	8002c58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c46:	f7ff faf7 	bl	8002238 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e1a8      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c58:	4b2b      	ldr	r3, [pc, #172]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d0f0      	beq.n	8002c46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c64:	4b28      	ldr	r3, [pc, #160]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	00db      	lsls	r3, r3, #3
 8002c72:	4925      	ldr	r1, [pc, #148]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	600b      	str	r3, [r1, #0]
 8002c78:	e015      	b.n	8002ca6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c7a:	4b24      	ldr	r3, [pc, #144]	; (8002d0c <HAL_RCC_OscConfig+0x244>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c80:	f7ff fada 	bl	8002238 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c88:	f7ff fad6 	bl	8002238 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e187      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9a:	4b1b      	ldr	r3, [pc, #108]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0308 	and.w	r3, r3, #8
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d036      	beq.n	8002d20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d016      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cba:	4b15      	ldr	r3, [pc, #84]	; (8002d10 <HAL_RCC_OscConfig+0x248>)
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc0:	f7ff faba 	bl	8002238 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cc8:	f7ff fab6 	bl	8002238 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e167      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cda:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <HAL_RCC_OscConfig+0x240>)
 8002cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d0f0      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x200>
 8002ce6:	e01b      	b.n	8002d20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ce8:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <HAL_RCC_OscConfig+0x248>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cee:	f7ff faa3 	bl	8002238 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cf4:	e00e      	b.n	8002d14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cf6:	f7ff fa9f 	bl	8002238 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d907      	bls.n	8002d14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e150      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	42470000 	.word	0x42470000
 8002d10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d14:	4b88      	ldr	r3, [pc, #544]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1ea      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f000 8097 	beq.w	8002e5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d32:	4b81      	ldr	r3, [pc, #516]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10f      	bne.n	8002d5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	4b7d      	ldr	r3, [pc, #500]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	4a7c      	ldr	r2, [pc, #496]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d4e:	4b7a      	ldr	r3, [pc, #488]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d5e:	4b77      	ldr	r3, [pc, #476]	; (8002f3c <HAL_RCC_OscConfig+0x474>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d118      	bne.n	8002d9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d6a:	4b74      	ldr	r3, [pc, #464]	; (8002f3c <HAL_RCC_OscConfig+0x474>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a73      	ldr	r2, [pc, #460]	; (8002f3c <HAL_RCC_OscConfig+0x474>)
 8002d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d76:	f7ff fa5f 	bl	8002238 <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7c:	e008      	b.n	8002d90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d7e:	f7ff fa5b 	bl	8002238 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d901      	bls.n	8002d90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e10c      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d90:	4b6a      	ldr	r3, [pc, #424]	; (8002f3c <HAL_RCC_OscConfig+0x474>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0f0      	beq.n	8002d7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d106      	bne.n	8002db2 <HAL_RCC_OscConfig+0x2ea>
 8002da4:	4b64      	ldr	r3, [pc, #400]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da8:	4a63      	ldr	r2, [pc, #396]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002daa:	f043 0301 	orr.w	r3, r3, #1
 8002dae:	6713      	str	r3, [r2, #112]	; 0x70
 8002db0:	e01c      	b.n	8002dec <HAL_RCC_OscConfig+0x324>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b05      	cmp	r3, #5
 8002db8:	d10c      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x30c>
 8002dba:	4b5f      	ldr	r3, [pc, #380]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dbe:	4a5e      	ldr	r2, [pc, #376]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002dc0:	f043 0304 	orr.w	r3, r3, #4
 8002dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8002dc6:	4b5c      	ldr	r3, [pc, #368]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dca:	4a5b      	ldr	r2, [pc, #364]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	6713      	str	r3, [r2, #112]	; 0x70
 8002dd2:	e00b      	b.n	8002dec <HAL_RCC_OscConfig+0x324>
 8002dd4:	4b58      	ldr	r3, [pc, #352]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd8:	4a57      	ldr	r2, [pc, #348]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002dda:	f023 0301 	bic.w	r3, r3, #1
 8002dde:	6713      	str	r3, [r2, #112]	; 0x70
 8002de0:	4b55      	ldr	r3, [pc, #340]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de4:	4a54      	ldr	r2, [pc, #336]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002de6:	f023 0304 	bic.w	r3, r3, #4
 8002dea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d015      	beq.n	8002e20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df4:	f7ff fa20 	bl	8002238 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfa:	e00a      	b.n	8002e12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dfc:	f7ff fa1c 	bl	8002238 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e0cb      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e12:	4b49      	ldr	r3, [pc, #292]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0ee      	beq.n	8002dfc <HAL_RCC_OscConfig+0x334>
 8002e1e:	e014      	b.n	8002e4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e20:	f7ff fa0a 	bl	8002238 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e26:	e00a      	b.n	8002e3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e28:	f7ff fa06 	bl	8002238 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e0b5      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e3e:	4b3e      	ldr	r3, [pc, #248]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1ee      	bne.n	8002e28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e4a:	7dfb      	ldrb	r3, [r7, #23]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d105      	bne.n	8002e5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e50:	4b39      	ldr	r3, [pc, #228]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e54:	4a38      	ldr	r2, [pc, #224]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002e56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f000 80a1 	beq.w	8002fa8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e66:	4b34      	ldr	r3, [pc, #208]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 030c 	and.w	r3, r3, #12
 8002e6e:	2b08      	cmp	r3, #8
 8002e70:	d05c      	beq.n	8002f2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d141      	bne.n	8002efe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e7a:	4b31      	ldr	r3, [pc, #196]	; (8002f40 <HAL_RCC_OscConfig+0x478>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e80:	f7ff f9da 	bl	8002238 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e88:	f7ff f9d6 	bl	8002238 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e087      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9a:	4b27      	ldr	r3, [pc, #156]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1f0      	bne.n	8002e88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69da      	ldr	r2, [r3, #28]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	019b      	lsls	r3, r3, #6
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	085b      	lsrs	r3, r3, #1
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	041b      	lsls	r3, r3, #16
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	061b      	lsls	r3, r3, #24
 8002eca:	491b      	ldr	r1, [pc, #108]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ed0:	4b1b      	ldr	r3, [pc, #108]	; (8002f40 <HAL_RCC_OscConfig+0x478>)
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed6:	f7ff f9af 	bl	8002238 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ede:	f7ff f9ab 	bl	8002238 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e05c      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef0:	4b11      	ldr	r3, [pc, #68]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0f0      	beq.n	8002ede <HAL_RCC_OscConfig+0x416>
 8002efc:	e054      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002efe:	4b10      	ldr	r3, [pc, #64]	; (8002f40 <HAL_RCC_OscConfig+0x478>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f04:	f7ff f998 	bl	8002238 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f0c:	f7ff f994 	bl	8002238 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e045      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f1e:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <HAL_RCC_OscConfig+0x470>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1f0      	bne.n	8002f0c <HAL_RCC_OscConfig+0x444>
 8002f2a:	e03d      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d107      	bne.n	8002f44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e038      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	40007000 	.word	0x40007000
 8002f40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f44:	4b1b      	ldr	r3, [pc, #108]	; (8002fb4 <HAL_RCC_OscConfig+0x4ec>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d028      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d121      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d11a      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f74:	4013      	ands	r3, r2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d111      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8a:	085b      	lsrs	r3, r3, #1
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d107      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d001      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e000      	b.n	8002faa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40023800 	.word	0x40023800

08002fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0cc      	b.n	8003166 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fcc:	4b68      	ldr	r3, [pc, #416]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d90c      	bls.n	8002ff4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fda:	4b65      	ldr	r3, [pc, #404]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe2:	4b63      	ldr	r3, [pc, #396]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d001      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e0b8      	b.n	8003166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d020      	beq.n	8003042 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800300c:	4b59      	ldr	r3, [pc, #356]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	4a58      	ldr	r2, [pc, #352]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003016:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0308 	and.w	r3, r3, #8
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003024:	4b53      	ldr	r3, [pc, #332]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	4a52      	ldr	r2, [pc, #328]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800302e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003030:	4b50      	ldr	r3, [pc, #320]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	494d      	ldr	r1, [pc, #308]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	4313      	orrs	r3, r2
 8003040:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d044      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003056:	4b47      	ldr	r3, [pc, #284]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d119      	bne.n	8003096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e07f      	b.n	8003166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d003      	beq.n	8003076 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003072:	2b03      	cmp	r3, #3
 8003074:	d107      	bne.n	8003086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003076:	4b3f      	ldr	r3, [pc, #252]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d109      	bne.n	8003096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e06f      	b.n	8003166 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003086:	4b3b      	ldr	r3, [pc, #236]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e067      	b.n	8003166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003096:	4b37      	ldr	r3, [pc, #220]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f023 0203 	bic.w	r2, r3, #3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	4934      	ldr	r1, [pc, #208]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030a8:	f7ff f8c6 	bl	8002238 <HAL_GetTick>
 80030ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ae:	e00a      	b.n	80030c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b0:	f7ff f8c2 	bl	8002238 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80030be:	4293      	cmp	r3, r2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e04f      	b.n	8003166 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c6:	4b2b      	ldr	r3, [pc, #172]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 020c 	and.w	r2, r3, #12
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d1eb      	bne.n	80030b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030d8:	4b25      	ldr	r3, [pc, #148]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0307 	and.w	r3, r3, #7
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d20c      	bcs.n	8003100 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e6:	4b22      	ldr	r3, [pc, #136]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ee:	4b20      	ldr	r3, [pc, #128]	; (8003170 <HAL_RCC_ClockConfig+0x1b8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d001      	beq.n	8003100 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e032      	b.n	8003166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d008      	beq.n	800311e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800310c:	4b19      	ldr	r3, [pc, #100]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	4916      	ldr	r1, [pc, #88]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0308 	and.w	r3, r3, #8
 8003126:	2b00      	cmp	r3, #0
 8003128:	d009      	beq.n	800313e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800312a:	4b12      	ldr	r3, [pc, #72]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	490e      	ldr	r1, [pc, #56]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 800313a:	4313      	orrs	r3, r2
 800313c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800313e:	f000 f821 	bl	8003184 <HAL_RCC_GetSysClockFreq>
 8003142:	4602      	mov	r2, r0
 8003144:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <HAL_RCC_ClockConfig+0x1bc>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	091b      	lsrs	r3, r3, #4
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	490a      	ldr	r1, [pc, #40]	; (8003178 <HAL_RCC_ClockConfig+0x1c0>)
 8003150:	5ccb      	ldrb	r3, [r1, r3]
 8003152:	fa22 f303 	lsr.w	r3, r2, r3
 8003156:	4a09      	ldr	r2, [pc, #36]	; (800317c <HAL_RCC_ClockConfig+0x1c4>)
 8003158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800315a:	4b09      	ldr	r3, [pc, #36]	; (8003180 <HAL_RCC_ClockConfig+0x1c8>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff f826 	bl	80021b0 <HAL_InitTick>

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40023c00 	.word	0x40023c00
 8003174:	40023800 	.word	0x40023800
 8003178:	08006bd4 	.word	0x08006bd4
 800317c:	20000020 	.word	0x20000020
 8003180:	20000038 	.word	0x20000038

08003184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003188:	b094      	sub	sp, #80	; 0x50
 800318a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	647b      	str	r3, [r7, #68]	; 0x44
 8003190:	2300      	movs	r3, #0
 8003192:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003194:	2300      	movs	r3, #0
 8003196:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800319c:	4b79      	ldr	r3, [pc, #484]	; (8003384 <HAL_RCC_GetSysClockFreq+0x200>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 030c 	and.w	r3, r3, #12
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d00d      	beq.n	80031c4 <HAL_RCC_GetSysClockFreq+0x40>
 80031a8:	2b08      	cmp	r3, #8
 80031aa:	f200 80e1 	bhi.w	8003370 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d002      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0x34>
 80031b2:	2b04      	cmp	r3, #4
 80031b4:	d003      	beq.n	80031be <HAL_RCC_GetSysClockFreq+0x3a>
 80031b6:	e0db      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4b73      	ldr	r3, [pc, #460]	; (8003388 <HAL_RCC_GetSysClockFreq+0x204>)
 80031ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80031bc:	e0db      	b.n	8003376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031be:	4b73      	ldr	r3, [pc, #460]	; (800338c <HAL_RCC_GetSysClockFreq+0x208>)
 80031c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80031c2:	e0d8      	b.n	8003376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031c4:	4b6f      	ldr	r3, [pc, #444]	; (8003384 <HAL_RCC_GetSysClockFreq+0x200>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031ce:	4b6d      	ldr	r3, [pc, #436]	; (8003384 <HAL_RCC_GetSysClockFreq+0x200>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d063      	beq.n	80032a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031da:	4b6a      	ldr	r3, [pc, #424]	; (8003384 <HAL_RCC_GetSysClockFreq+0x200>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	099b      	lsrs	r3, r3, #6
 80031e0:	2200      	movs	r2, #0
 80031e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80031e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80031e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ec:	633b      	str	r3, [r7, #48]	; 0x30
 80031ee:	2300      	movs	r3, #0
 80031f0:	637b      	str	r3, [r7, #52]	; 0x34
 80031f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80031f6:	4622      	mov	r2, r4
 80031f8:	462b      	mov	r3, r5
 80031fa:	f04f 0000 	mov.w	r0, #0
 80031fe:	f04f 0100 	mov.w	r1, #0
 8003202:	0159      	lsls	r1, r3, #5
 8003204:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003208:	0150      	lsls	r0, r2, #5
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	4621      	mov	r1, r4
 8003210:	1a51      	subs	r1, r2, r1
 8003212:	6139      	str	r1, [r7, #16]
 8003214:	4629      	mov	r1, r5
 8003216:	eb63 0301 	sbc.w	r3, r3, r1
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	f04f 0200 	mov.w	r2, #0
 8003220:	f04f 0300 	mov.w	r3, #0
 8003224:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003228:	4659      	mov	r1, fp
 800322a:	018b      	lsls	r3, r1, #6
 800322c:	4651      	mov	r1, sl
 800322e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003232:	4651      	mov	r1, sl
 8003234:	018a      	lsls	r2, r1, #6
 8003236:	4651      	mov	r1, sl
 8003238:	ebb2 0801 	subs.w	r8, r2, r1
 800323c:	4659      	mov	r1, fp
 800323e:	eb63 0901 	sbc.w	r9, r3, r1
 8003242:	f04f 0200 	mov.w	r2, #0
 8003246:	f04f 0300 	mov.w	r3, #0
 800324a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800324e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003252:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003256:	4690      	mov	r8, r2
 8003258:	4699      	mov	r9, r3
 800325a:	4623      	mov	r3, r4
 800325c:	eb18 0303 	adds.w	r3, r8, r3
 8003260:	60bb      	str	r3, [r7, #8]
 8003262:	462b      	mov	r3, r5
 8003264:	eb49 0303 	adc.w	r3, r9, r3
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	f04f 0300 	mov.w	r3, #0
 8003272:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003276:	4629      	mov	r1, r5
 8003278:	024b      	lsls	r3, r1, #9
 800327a:	4621      	mov	r1, r4
 800327c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003280:	4621      	mov	r1, r4
 8003282:	024a      	lsls	r2, r1, #9
 8003284:	4610      	mov	r0, r2
 8003286:	4619      	mov	r1, r3
 8003288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800328a:	2200      	movs	r2, #0
 800328c:	62bb      	str	r3, [r7, #40]	; 0x28
 800328e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003290:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003294:	f7fc fffc 	bl	8000290 <__aeabi_uldivmod>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4613      	mov	r3, r2
 800329e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032a0:	e058      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032a2:	4b38      	ldr	r3, [pc, #224]	; (8003384 <HAL_RCC_GetSysClockFreq+0x200>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	099b      	lsrs	r3, r3, #6
 80032a8:	2200      	movs	r2, #0
 80032aa:	4618      	mov	r0, r3
 80032ac:	4611      	mov	r1, r2
 80032ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032b2:	623b      	str	r3, [r7, #32]
 80032b4:	2300      	movs	r3, #0
 80032b6:	627b      	str	r3, [r7, #36]	; 0x24
 80032b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032bc:	4642      	mov	r2, r8
 80032be:	464b      	mov	r3, r9
 80032c0:	f04f 0000 	mov.w	r0, #0
 80032c4:	f04f 0100 	mov.w	r1, #0
 80032c8:	0159      	lsls	r1, r3, #5
 80032ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032ce:	0150      	lsls	r0, r2, #5
 80032d0:	4602      	mov	r2, r0
 80032d2:	460b      	mov	r3, r1
 80032d4:	4641      	mov	r1, r8
 80032d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80032da:	4649      	mov	r1, r9
 80032dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80032e0:	f04f 0200 	mov.w	r2, #0
 80032e4:	f04f 0300 	mov.w	r3, #0
 80032e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032f4:	ebb2 040a 	subs.w	r4, r2, sl
 80032f8:	eb63 050b 	sbc.w	r5, r3, fp
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	f04f 0300 	mov.w	r3, #0
 8003304:	00eb      	lsls	r3, r5, #3
 8003306:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800330a:	00e2      	lsls	r2, r4, #3
 800330c:	4614      	mov	r4, r2
 800330e:	461d      	mov	r5, r3
 8003310:	4643      	mov	r3, r8
 8003312:	18e3      	adds	r3, r4, r3
 8003314:	603b      	str	r3, [r7, #0]
 8003316:	464b      	mov	r3, r9
 8003318:	eb45 0303 	adc.w	r3, r5, r3
 800331c:	607b      	str	r3, [r7, #4]
 800331e:	f04f 0200 	mov.w	r2, #0
 8003322:	f04f 0300 	mov.w	r3, #0
 8003326:	e9d7 4500 	ldrd	r4, r5, [r7]
 800332a:	4629      	mov	r1, r5
 800332c:	028b      	lsls	r3, r1, #10
 800332e:	4621      	mov	r1, r4
 8003330:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003334:	4621      	mov	r1, r4
 8003336:	028a      	lsls	r2, r1, #10
 8003338:	4610      	mov	r0, r2
 800333a:	4619      	mov	r1, r3
 800333c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800333e:	2200      	movs	r2, #0
 8003340:	61bb      	str	r3, [r7, #24]
 8003342:	61fa      	str	r2, [r7, #28]
 8003344:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003348:	f7fc ffa2 	bl	8000290 <__aeabi_uldivmod>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4613      	mov	r3, r2
 8003352:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003354:	4b0b      	ldr	r3, [pc, #44]	; (8003384 <HAL_RCC_GetSysClockFreq+0x200>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	0c1b      	lsrs	r3, r3, #16
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	3301      	adds	r3, #1
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003364:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003368:	fbb2 f3f3 	udiv	r3, r2, r3
 800336c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800336e:	e002      	b.n	8003376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003370:	4b05      	ldr	r3, [pc, #20]	; (8003388 <HAL_RCC_GetSysClockFreq+0x204>)
 8003372:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003374:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003376:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003378:	4618      	mov	r0, r3
 800337a:	3750      	adds	r7, #80	; 0x50
 800337c:	46bd      	mov	sp, r7
 800337e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003382:	bf00      	nop
 8003384:	40023800 	.word	0x40023800
 8003388:	00f42400 	.word	0x00f42400
 800338c:	007a1200 	.word	0x007a1200

08003390 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003394:	4b03      	ldr	r3, [pc, #12]	; (80033a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003396:	681b      	ldr	r3, [r3, #0]
}
 8003398:	4618      	mov	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	20000020 	.word	0x20000020

080033a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80033ac:	f7ff fff0 	bl	8003390 <HAL_RCC_GetHCLKFreq>
 80033b0:	4602      	mov	r2, r0
 80033b2:	4b05      	ldr	r3, [pc, #20]	; (80033c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	0a9b      	lsrs	r3, r3, #10
 80033b8:	f003 0307 	and.w	r3, r3, #7
 80033bc:	4903      	ldr	r1, [pc, #12]	; (80033cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033be:	5ccb      	ldrb	r3, [r1, r3]
 80033c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40023800 	.word	0x40023800
 80033cc:	08006be4 	.word	0x08006be4

080033d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033d4:	f7ff ffdc 	bl	8003390 <HAL_RCC_GetHCLKFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b05      	ldr	r3, [pc, #20]	; (80033f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	0b5b      	lsrs	r3, r3, #13
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	4903      	ldr	r1, [pc, #12]	; (80033f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40023800 	.word	0x40023800
 80033f4:	08006be4 	.word	0x08006be4

080033f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e07b      	b.n	8003502 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	2b00      	cmp	r3, #0
 8003410:	d108      	bne.n	8003424 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800341a:	d009      	beq.n	8003430 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	61da      	str	r2, [r3, #28]
 8003422:	e005      	b.n	8003430 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d106      	bne.n	8003450 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f85d 	bl	800350a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003466:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003478:	431a      	orrs	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	431a      	orrs	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034a0:	431a      	orrs	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034b4:	ea42 0103 	orr.w	r1, r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	0c1b      	lsrs	r3, r3, #16
 80034ce:	f003 0104 	and.w	r1, r3, #4
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d6:	f003 0210 	and.w	r2, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	69da      	ldr	r2, [r3, #28]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}

0800350a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b08c      	sub	sp, #48	; 0x30
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
 800352a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800352c:	2301      	movs	r3, #1
 800352e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800353c:	2b01      	cmp	r3, #1
 800353e:	d101      	bne.n	8003544 <HAL_SPI_TransmitReceive+0x26>
 8003540:	2302      	movs	r3, #2
 8003542:	e18a      	b.n	800385a <HAL_SPI_TransmitReceive+0x33c>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800354c:	f7fe fe74 	bl	8002238 <HAL_GetTick>
 8003550:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003558:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003562:	887b      	ldrh	r3, [r7, #2]
 8003564:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003566:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800356a:	2b01      	cmp	r3, #1
 800356c:	d00f      	beq.n	800358e <HAL_SPI_TransmitReceive+0x70>
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003574:	d107      	bne.n	8003586 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d103      	bne.n	8003586 <HAL_SPI_TransmitReceive+0x68>
 800357e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003582:	2b04      	cmp	r3, #4
 8003584:	d003      	beq.n	800358e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003586:	2302      	movs	r3, #2
 8003588:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800358c:	e15b      	b.n	8003846 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <HAL_SPI_TransmitReceive+0x82>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <HAL_SPI_TransmitReceive+0x82>
 800359a:	887b      	ldrh	r3, [r7, #2]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d103      	bne.n	80035a8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80035a6:	e14e      	b.n	8003846 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2b04      	cmp	r3, #4
 80035b2:	d003      	beq.n	80035bc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2205      	movs	r2, #5
 80035b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	887a      	ldrh	r2, [r7, #2]
 80035cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	887a      	ldrh	r2, [r7, #2]
 80035d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	68ba      	ldr	r2, [r7, #8]
 80035d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	887a      	ldrh	r2, [r7, #2]
 80035de:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	887a      	ldrh	r2, [r7, #2]
 80035e4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035fc:	2b40      	cmp	r3, #64	; 0x40
 80035fe:	d007      	beq.n	8003610 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800360e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003618:	d178      	bne.n	800370c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d002      	beq.n	8003628 <HAL_SPI_TransmitReceive+0x10a>
 8003622:	8b7b      	ldrh	r3, [r7, #26]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d166      	bne.n	80036f6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	881a      	ldrh	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003638:	1c9a      	adds	r2, r3, #2
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003642:	b29b      	uxth	r3, r3
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800364c:	e053      	b.n	80036f6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b02      	cmp	r3, #2
 800365a:	d11b      	bne.n	8003694 <HAL_SPI_TransmitReceive+0x176>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d016      	beq.n	8003694 <HAL_SPI_TransmitReceive+0x176>
 8003666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003668:	2b01      	cmp	r3, #1
 800366a:	d113      	bne.n	8003694 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003670:	881a      	ldrh	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367c:	1c9a      	adds	r2, r3, #2
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d119      	bne.n	80036d6 <HAL_SPI_TransmitReceive+0x1b8>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d014      	beq.n	80036d6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b6:	b292      	uxth	r2, r2
 80036b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036be:	1c9a      	adds	r2, r3, #2
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036d2:	2301      	movs	r3, #1
 80036d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80036d6:	f7fe fdaf 	bl	8002238 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d807      	bhi.n	80036f6 <HAL_SPI_TransmitReceive+0x1d8>
 80036e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ec:	d003      	beq.n	80036f6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80036f4:	e0a7      	b.n	8003846 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1a6      	bne.n	800364e <HAL_SPI_TransmitReceive+0x130>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003704:	b29b      	uxth	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1a1      	bne.n	800364e <HAL_SPI_TransmitReceive+0x130>
 800370a:	e07c      	b.n	8003806 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d002      	beq.n	800371a <HAL_SPI_TransmitReceive+0x1fc>
 8003714:	8b7b      	ldrh	r3, [r7, #26]
 8003716:	2b01      	cmp	r3, #1
 8003718:	d16b      	bne.n	80037f2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	330c      	adds	r3, #12
 8003724:	7812      	ldrb	r2, [r2, #0]
 8003726:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372c:	1c5a      	adds	r2, r3, #1
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003740:	e057      	b.n	80037f2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b02      	cmp	r3, #2
 800374e:	d11c      	bne.n	800378a <HAL_SPI_TransmitReceive+0x26c>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003754:	b29b      	uxth	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d017      	beq.n	800378a <HAL_SPI_TransmitReceive+0x26c>
 800375a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800375c:	2b01      	cmp	r3, #1
 800375e:	d114      	bne.n	800378a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	330c      	adds	r3, #12
 800376a:	7812      	ldrb	r2, [r2, #0]
 800376c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003772:	1c5a      	adds	r2, r3, #1
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800377c:	b29b      	uxth	r3, r3
 800377e:	3b01      	subs	r3, #1
 8003780:	b29a      	uxth	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003786:	2300      	movs	r3, #0
 8003788:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b01      	cmp	r3, #1
 8003796:	d119      	bne.n	80037cc <HAL_SPI_TransmitReceive+0x2ae>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800379c:	b29b      	uxth	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d014      	beq.n	80037cc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ac:	b2d2      	uxtb	r2, r2
 80037ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037be:	b29b      	uxth	r3, r3
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037c8:	2301      	movs	r3, #1
 80037ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037cc:	f7fe fd34 	bl	8002238 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037d8:	429a      	cmp	r2, r3
 80037da:	d803      	bhi.n	80037e4 <HAL_SPI_TransmitReceive+0x2c6>
 80037dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e2:	d102      	bne.n	80037ea <HAL_SPI_TransmitReceive+0x2cc>
 80037e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d103      	bne.n	80037f2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80037f0:	e029      	b.n	8003846 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1a2      	bne.n	8003742 <HAL_SPI_TransmitReceive+0x224>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003800:	b29b      	uxth	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d19d      	bne.n	8003742 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003806:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003808:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 f8c0 	bl	8003990 <SPI_EndRxTxTransaction>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d006      	beq.n	8003824 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2220      	movs	r2, #32
 8003820:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003822:	e010      	b.n	8003846 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10b      	bne.n	8003844 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	617b      	str	r3, [r7, #20]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	617b      	str	r3, [r7, #20]
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	e000      	b.n	8003846 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003844:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003856:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800385a:	4618      	mov	r0, r3
 800385c:	3730      	adds	r7, #48	; 0x30
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003870:	b2db      	uxtb	r3, r3
}
 8003872:	4618      	mov	r0, r3
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
	...

08003880 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	4613      	mov	r3, r2
 800388e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003890:	f7fe fcd2 	bl	8002238 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	4413      	add	r3, r2
 800389e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038a0:	f7fe fcca 	bl	8002238 <HAL_GetTick>
 80038a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038a6:	4b39      	ldr	r3, [pc, #228]	; (800398c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	015b      	lsls	r3, r3, #5
 80038ac:	0d1b      	lsrs	r3, r3, #20
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	fb02 f303 	mul.w	r3, r2, r3
 80038b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038b6:	e054      	b.n	8003962 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038be:	d050      	beq.n	8003962 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038c0:	f7fe fcba 	bl	8002238 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	69fa      	ldr	r2, [r7, #28]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d902      	bls.n	80038d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d13d      	bne.n	8003952 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80038e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038ee:	d111      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f8:	d004      	beq.n	8003904 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003902:	d107      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003912:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003918:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800391c:	d10f      	bne.n	800393e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800393c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e017      	b.n	8003982 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	3b01      	subs	r3, #1
 8003960:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4013      	ands	r3, r2
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	429a      	cmp	r2, r3
 8003970:	bf0c      	ite	eq
 8003972:	2301      	moveq	r3, #1
 8003974:	2300      	movne	r3, #0
 8003976:	b2db      	uxtb	r3, r3
 8003978:	461a      	mov	r2, r3
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	429a      	cmp	r2, r3
 800397e:	d19b      	bne.n	80038b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3720      	adds	r7, #32
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20000020 	.word	0x20000020

08003990 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800399c:	4b1b      	ldr	r3, [pc, #108]	; (8003a0c <SPI_EndRxTxTransaction+0x7c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1b      	ldr	r2, [pc, #108]	; (8003a10 <SPI_EndRxTxTransaction+0x80>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	0d5b      	lsrs	r3, r3, #21
 80039a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039ac:	fb02 f303 	mul.w	r3, r2, r3
 80039b0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039ba:	d112      	bne.n	80039e2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	2200      	movs	r2, #0
 80039c4:	2180      	movs	r1, #128	; 0x80
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f7ff ff5a 	bl	8003880 <SPI_WaitFlagStateUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d016      	beq.n	8003a00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d6:	f043 0220 	orr.w	r2, r3, #32
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e00f      	b.n	8003a02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00a      	beq.n	80039fe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	3b01      	subs	r3, #1
 80039ec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039f8:	2b80      	cmp	r3, #128	; 0x80
 80039fa:	d0f2      	beq.n	80039e2 <SPI_EndRxTxTransaction+0x52>
 80039fc:	e000      	b.n	8003a00 <SPI_EndRxTxTransaction+0x70>
        break;
 80039fe:	bf00      	nop
  }

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20000020 	.word	0x20000020
 8003a10:	165e9f81 	.word	0x165e9f81

08003a14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e03f      	b.n	8003aa6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d106      	bne.n	8003a40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fd fef8 	bl	8001830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2224      	movs	r2, #36	; 0x24
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68da      	ldr	r2, [r3, #12]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f9cb 	bl	8003df4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	691a      	ldr	r2, [r3, #16]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	695a      	ldr	r2, [r3, #20]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68da      	ldr	r2, [r3, #12]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}

08003aae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b08a      	sub	sp, #40	; 0x28
 8003ab2:	af02      	add	r7, sp, #8
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	603b      	str	r3, [r7, #0]
 8003aba:	4613      	mov	r3, r2
 8003abc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b20      	cmp	r3, #32
 8003acc:	d17c      	bne.n	8003bc8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <HAL_UART_Transmit+0x2c>
 8003ad4:	88fb      	ldrh	r3, [r7, #6]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e075      	b.n	8003bca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d101      	bne.n	8003aec <HAL_UART_Transmit+0x3e>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	e06e      	b.n	8003bca <HAL_UART_Transmit+0x11c>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2221      	movs	r2, #33	; 0x21
 8003afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b02:	f7fe fb99 	bl	8002238 <HAL_GetTick>
 8003b06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	88fa      	ldrh	r2, [r7, #6]
 8003b0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	88fa      	ldrh	r2, [r7, #6]
 8003b12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b1c:	d108      	bne.n	8003b30 <HAL_UART_Transmit+0x82>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d104      	bne.n	8003b30 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003b26:	2300      	movs	r3, #0
 8003b28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	61bb      	str	r3, [r7, #24]
 8003b2e:	e003      	b.n	8003b38 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003b40:	e02a      	b.n	8003b98 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	2180      	movs	r1, #128	; 0x80
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f8e2 	bl	8003d16 <UART_WaitOnFlagUntilTimeout>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e036      	b.n	8003bca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10b      	bne.n	8003b7a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	3302      	adds	r3, #2
 8003b76:	61bb      	str	r3, [r7, #24]
 8003b78:	e007      	b.n	8003b8a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	781a      	ldrb	r2, [r3, #0]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	3301      	adds	r3, #1
 8003b88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1cf      	bne.n	8003b42 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	2140      	movs	r1, #64	; 0x40
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f000 f8b2 	bl	8003d16 <UART_WaitOnFlagUntilTimeout>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e006      	b.n	8003bca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	e000      	b.n	8003bca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003bc8:	2302      	movs	r3, #2
  }
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3720      	adds	r7, #32
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b08a      	sub	sp, #40	; 0x28
 8003bd6:	af02      	add	r7, sp, #8
 8003bd8:	60f8      	str	r0, [r7, #12]
 8003bda:	60b9      	str	r1, [r7, #8]
 8003bdc:	603b      	str	r3, [r7, #0]
 8003bde:	4613      	mov	r3, r2
 8003be0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	f040 808c 	bne.w	8003d0c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <HAL_UART_Receive+0x2e>
 8003bfa:	88fb      	ldrh	r3, [r7, #6]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e084      	b.n	8003d0e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d101      	bne.n	8003c12 <HAL_UART_Receive+0x40>
 8003c0e:	2302      	movs	r3, #2
 8003c10:	e07d      	b.n	8003d0e <HAL_UART_Receive+0x13c>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2222      	movs	r2, #34	; 0x22
 8003c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c2e:	f7fe fb03 	bl	8002238 <HAL_GetTick>
 8003c32:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	88fa      	ldrh	r2, [r7, #6]
 8003c38:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	88fa      	ldrh	r2, [r7, #6]
 8003c3e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c48:	d108      	bne.n	8003c5c <HAL_UART_Receive+0x8a>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d104      	bne.n	8003c5c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	e003      	b.n	8003c64 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003c6c:	e043      	b.n	8003cf6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	2200      	movs	r2, #0
 8003c76:	2120      	movs	r1, #32
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f84c 	bl	8003d16 <UART_WaitOnFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e042      	b.n	8003d0e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d10c      	bne.n	8003ca8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	61bb      	str	r3, [r7, #24]
 8003ca6:	e01f      	b.n	8003ce8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cb0:	d007      	beq.n	8003cc2 <HAL_UART_Receive+0xf0>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10a      	bne.n	8003cd0 <HAL_UART_Receive+0xfe>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d106      	bne.n	8003cd0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	701a      	strb	r2, [r3, #0]
 8003cce:	e008      	b.n	8003ce2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1b6      	bne.n	8003c6e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2220      	movs	r2, #32
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e000      	b.n	8003d0e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
  }
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3720      	adds	r7, #32
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b090      	sub	sp, #64	; 0x40
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	60f8      	str	r0, [r7, #12]
 8003d1e:	60b9      	str	r1, [r7, #8]
 8003d20:	603b      	str	r3, [r7, #0]
 8003d22:	4613      	mov	r3, r2
 8003d24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d26:	e050      	b.n	8003dca <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d2e:	d04c      	beq.n	8003dca <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d007      	beq.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d36:	f7fe fa7f 	bl	8002238 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d241      	bcs.n	8003dca <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	330c      	adds	r3, #12
 8003d4c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d50:	e853 3f00 	ldrex	r3, [r3]
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	330c      	adds	r3, #12
 8003d64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d66:	637a      	str	r2, [r7, #52]	; 0x34
 8003d68:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d6e:	e841 2300 	strex	r3, r2, [r1]
 8003d72:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1e5      	bne.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	3314      	adds	r3, #20
 8003d80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	e853 3f00 	ldrex	r3, [r3]
 8003d88:	613b      	str	r3, [r7, #16]
   return(result);
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f023 0301 	bic.w	r3, r3, #1
 8003d90:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	3314      	adds	r3, #20
 8003d98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d9a:	623a      	str	r2, [r7, #32]
 8003d9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9e:	69f9      	ldr	r1, [r7, #28]
 8003da0:	6a3a      	ldr	r2, [r7, #32]
 8003da2:	e841 2300 	strex	r3, r2, [r1]
 8003da6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1e5      	bne.n	8003d7a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2220      	movs	r2, #32
 8003db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2220      	movs	r2, #32
 8003dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e00f      	b.n	8003dea <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	bf0c      	ite	eq
 8003dda:	2301      	moveq	r3, #1
 8003ddc:	2300      	movne	r3, #0
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	461a      	mov	r2, r3
 8003de2:	79fb      	ldrb	r3, [r7, #7]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d09f      	beq.n	8003d28 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3740      	adds	r7, #64	; 0x40
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
	...

08003df4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df8:	b0c0      	sub	sp, #256	; 0x100
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e10:	68d9      	ldr	r1, [r3, #12]
 8003e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	ea40 0301 	orr.w	r3, r0, r1
 8003e1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	431a      	orrs	r2, r3
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e4c:	f021 010c 	bic.w	r1, r1, #12
 8003e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e5a:	430b      	orrs	r3, r1
 8003e5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6e:	6999      	ldr	r1, [r3, #24]
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	ea40 0301 	orr.w	r3, r0, r1
 8003e7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	4b8f      	ldr	r3, [pc, #572]	; (80040c0 <UART_SetConfig+0x2cc>)
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d005      	beq.n	8003e94 <UART_SetConfig+0xa0>
 8003e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	4b8d      	ldr	r3, [pc, #564]	; (80040c4 <UART_SetConfig+0x2d0>)
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d104      	bne.n	8003e9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e94:	f7ff fa9c 	bl	80033d0 <HAL_RCC_GetPCLK2Freq>
 8003e98:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e9c:	e003      	b.n	8003ea6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e9e:	f7ff fa83 	bl	80033a8 <HAL_RCC_GetPCLK1Freq>
 8003ea2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eb0:	f040 810c 	bne.w	80040cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003eb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ebe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003ec2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	462b      	mov	r3, r5
 8003eca:	1891      	adds	r1, r2, r2
 8003ecc:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ece:	415b      	adcs	r3, r3
 8003ed0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ed2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	eb12 0801 	adds.w	r8, r2, r1
 8003edc:	4629      	mov	r1, r5
 8003ede:	eb43 0901 	adc.w	r9, r3, r1
 8003ee2:	f04f 0200 	mov.w	r2, #0
 8003ee6:	f04f 0300 	mov.w	r3, #0
 8003eea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ef2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ef6:	4690      	mov	r8, r2
 8003ef8:	4699      	mov	r9, r3
 8003efa:	4623      	mov	r3, r4
 8003efc:	eb18 0303 	adds.w	r3, r8, r3
 8003f00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f04:	462b      	mov	r3, r5
 8003f06:	eb49 0303 	adc.w	r3, r9, r3
 8003f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f1a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f22:	460b      	mov	r3, r1
 8003f24:	18db      	adds	r3, r3, r3
 8003f26:	653b      	str	r3, [r7, #80]	; 0x50
 8003f28:	4613      	mov	r3, r2
 8003f2a:	eb42 0303 	adc.w	r3, r2, r3
 8003f2e:	657b      	str	r3, [r7, #84]	; 0x54
 8003f30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f38:	f7fc f9aa 	bl	8000290 <__aeabi_uldivmod>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4b61      	ldr	r3, [pc, #388]	; (80040c8 <UART_SetConfig+0x2d4>)
 8003f42:	fba3 2302 	umull	r2, r3, r3, r2
 8003f46:	095b      	lsrs	r3, r3, #5
 8003f48:	011c      	lsls	r4, r3, #4
 8003f4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f54:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f5c:	4642      	mov	r2, r8
 8003f5e:	464b      	mov	r3, r9
 8003f60:	1891      	adds	r1, r2, r2
 8003f62:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f64:	415b      	adcs	r3, r3
 8003f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f6c:	4641      	mov	r1, r8
 8003f6e:	eb12 0a01 	adds.w	sl, r2, r1
 8003f72:	4649      	mov	r1, r9
 8003f74:	eb43 0b01 	adc.w	fp, r3, r1
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f8c:	4692      	mov	sl, r2
 8003f8e:	469b      	mov	fp, r3
 8003f90:	4643      	mov	r3, r8
 8003f92:	eb1a 0303 	adds.w	r3, sl, r3
 8003f96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f9a:	464b      	mov	r3, r9
 8003f9c:	eb4b 0303 	adc.w	r3, fp, r3
 8003fa0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fb0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	18db      	adds	r3, r3, r3
 8003fbc:	643b      	str	r3, [r7, #64]	; 0x40
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	eb42 0303 	adc.w	r3, r2, r3
 8003fc4:	647b      	str	r3, [r7, #68]	; 0x44
 8003fc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003fce:	f7fc f95f 	bl	8000290 <__aeabi_uldivmod>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	4611      	mov	r1, r2
 8003fd8:	4b3b      	ldr	r3, [pc, #236]	; (80040c8 <UART_SetConfig+0x2d4>)
 8003fda:	fba3 2301 	umull	r2, r3, r3, r1
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	2264      	movs	r2, #100	; 0x64
 8003fe2:	fb02 f303 	mul.w	r3, r2, r3
 8003fe6:	1acb      	subs	r3, r1, r3
 8003fe8:	00db      	lsls	r3, r3, #3
 8003fea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003fee:	4b36      	ldr	r3, [pc, #216]	; (80040c8 <UART_SetConfig+0x2d4>)
 8003ff0:	fba3 2302 	umull	r2, r3, r3, r2
 8003ff4:	095b      	lsrs	r3, r3, #5
 8003ff6:	005b      	lsls	r3, r3, #1
 8003ff8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ffc:	441c      	add	r4, r3
 8003ffe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004002:	2200      	movs	r2, #0
 8004004:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004008:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800400c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004010:	4642      	mov	r2, r8
 8004012:	464b      	mov	r3, r9
 8004014:	1891      	adds	r1, r2, r2
 8004016:	63b9      	str	r1, [r7, #56]	; 0x38
 8004018:	415b      	adcs	r3, r3
 800401a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800401c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004020:	4641      	mov	r1, r8
 8004022:	1851      	adds	r1, r2, r1
 8004024:	6339      	str	r1, [r7, #48]	; 0x30
 8004026:	4649      	mov	r1, r9
 8004028:	414b      	adcs	r3, r1
 800402a:	637b      	str	r3, [r7, #52]	; 0x34
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	f04f 0300 	mov.w	r3, #0
 8004034:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004038:	4659      	mov	r1, fp
 800403a:	00cb      	lsls	r3, r1, #3
 800403c:	4651      	mov	r1, sl
 800403e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004042:	4651      	mov	r1, sl
 8004044:	00ca      	lsls	r2, r1, #3
 8004046:	4610      	mov	r0, r2
 8004048:	4619      	mov	r1, r3
 800404a:	4603      	mov	r3, r0
 800404c:	4642      	mov	r2, r8
 800404e:	189b      	adds	r3, r3, r2
 8004050:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004054:	464b      	mov	r3, r9
 8004056:	460a      	mov	r2, r1
 8004058:	eb42 0303 	adc.w	r3, r2, r3
 800405c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800406c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004070:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004074:	460b      	mov	r3, r1
 8004076:	18db      	adds	r3, r3, r3
 8004078:	62bb      	str	r3, [r7, #40]	; 0x28
 800407a:	4613      	mov	r3, r2
 800407c:	eb42 0303 	adc.w	r3, r2, r3
 8004080:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004082:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004086:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800408a:	f7fc f901 	bl	8000290 <__aeabi_uldivmod>
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	4b0d      	ldr	r3, [pc, #52]	; (80040c8 <UART_SetConfig+0x2d4>)
 8004094:	fba3 1302 	umull	r1, r3, r3, r2
 8004098:	095b      	lsrs	r3, r3, #5
 800409a:	2164      	movs	r1, #100	; 0x64
 800409c:	fb01 f303 	mul.w	r3, r1, r3
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	3332      	adds	r3, #50	; 0x32
 80040a6:	4a08      	ldr	r2, [pc, #32]	; (80040c8 <UART_SetConfig+0x2d4>)
 80040a8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ac:	095b      	lsrs	r3, r3, #5
 80040ae:	f003 0207 	and.w	r2, r3, #7
 80040b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4422      	add	r2, r4
 80040ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040bc:	e105      	b.n	80042ca <UART_SetConfig+0x4d6>
 80040be:	bf00      	nop
 80040c0:	40011000 	.word	0x40011000
 80040c4:	40011400 	.word	0x40011400
 80040c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040d0:	2200      	movs	r2, #0
 80040d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80040d6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80040da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80040de:	4642      	mov	r2, r8
 80040e0:	464b      	mov	r3, r9
 80040e2:	1891      	adds	r1, r2, r2
 80040e4:	6239      	str	r1, [r7, #32]
 80040e6:	415b      	adcs	r3, r3
 80040e8:	627b      	str	r3, [r7, #36]	; 0x24
 80040ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040ee:	4641      	mov	r1, r8
 80040f0:	1854      	adds	r4, r2, r1
 80040f2:	4649      	mov	r1, r9
 80040f4:	eb43 0501 	adc.w	r5, r3, r1
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	00eb      	lsls	r3, r5, #3
 8004102:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004106:	00e2      	lsls	r2, r4, #3
 8004108:	4614      	mov	r4, r2
 800410a:	461d      	mov	r5, r3
 800410c:	4643      	mov	r3, r8
 800410e:	18e3      	adds	r3, r4, r3
 8004110:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004114:	464b      	mov	r3, r9
 8004116:	eb45 0303 	adc.w	r3, r5, r3
 800411a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800411e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800412a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800412e:	f04f 0200 	mov.w	r2, #0
 8004132:	f04f 0300 	mov.w	r3, #0
 8004136:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800413a:	4629      	mov	r1, r5
 800413c:	008b      	lsls	r3, r1, #2
 800413e:	4621      	mov	r1, r4
 8004140:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004144:	4621      	mov	r1, r4
 8004146:	008a      	lsls	r2, r1, #2
 8004148:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800414c:	f7fc f8a0 	bl	8000290 <__aeabi_uldivmod>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4b60      	ldr	r3, [pc, #384]	; (80042d8 <UART_SetConfig+0x4e4>)
 8004156:	fba3 2302 	umull	r2, r3, r3, r2
 800415a:	095b      	lsrs	r3, r3, #5
 800415c:	011c      	lsls	r4, r3, #4
 800415e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004162:	2200      	movs	r2, #0
 8004164:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004168:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800416c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004170:	4642      	mov	r2, r8
 8004172:	464b      	mov	r3, r9
 8004174:	1891      	adds	r1, r2, r2
 8004176:	61b9      	str	r1, [r7, #24]
 8004178:	415b      	adcs	r3, r3
 800417a:	61fb      	str	r3, [r7, #28]
 800417c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004180:	4641      	mov	r1, r8
 8004182:	1851      	adds	r1, r2, r1
 8004184:	6139      	str	r1, [r7, #16]
 8004186:	4649      	mov	r1, r9
 8004188:	414b      	adcs	r3, r1
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	f04f 0200 	mov.w	r2, #0
 8004190:	f04f 0300 	mov.w	r3, #0
 8004194:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004198:	4659      	mov	r1, fp
 800419a:	00cb      	lsls	r3, r1, #3
 800419c:	4651      	mov	r1, sl
 800419e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041a2:	4651      	mov	r1, sl
 80041a4:	00ca      	lsls	r2, r1, #3
 80041a6:	4610      	mov	r0, r2
 80041a8:	4619      	mov	r1, r3
 80041aa:	4603      	mov	r3, r0
 80041ac:	4642      	mov	r2, r8
 80041ae:	189b      	adds	r3, r3, r2
 80041b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041b4:	464b      	mov	r3, r9
 80041b6:	460a      	mov	r2, r1
 80041b8:	eb42 0303 	adc.w	r3, r2, r3
 80041bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80041ca:	67fa      	str	r2, [r7, #124]	; 0x7c
 80041cc:	f04f 0200 	mov.w	r2, #0
 80041d0:	f04f 0300 	mov.w	r3, #0
 80041d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80041d8:	4649      	mov	r1, r9
 80041da:	008b      	lsls	r3, r1, #2
 80041dc:	4641      	mov	r1, r8
 80041de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041e2:	4641      	mov	r1, r8
 80041e4:	008a      	lsls	r2, r1, #2
 80041e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80041ea:	f7fc f851 	bl	8000290 <__aeabi_uldivmod>
 80041ee:	4602      	mov	r2, r0
 80041f0:	460b      	mov	r3, r1
 80041f2:	4b39      	ldr	r3, [pc, #228]	; (80042d8 <UART_SetConfig+0x4e4>)
 80041f4:	fba3 1302 	umull	r1, r3, r3, r2
 80041f8:	095b      	lsrs	r3, r3, #5
 80041fa:	2164      	movs	r1, #100	; 0x64
 80041fc:	fb01 f303 	mul.w	r3, r1, r3
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	3332      	adds	r3, #50	; 0x32
 8004206:	4a34      	ldr	r2, [pc, #208]	; (80042d8 <UART_SetConfig+0x4e4>)
 8004208:	fba2 2303 	umull	r2, r3, r2, r3
 800420c:	095b      	lsrs	r3, r3, #5
 800420e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004212:	441c      	add	r4, r3
 8004214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004218:	2200      	movs	r2, #0
 800421a:	673b      	str	r3, [r7, #112]	; 0x70
 800421c:	677a      	str	r2, [r7, #116]	; 0x74
 800421e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004222:	4642      	mov	r2, r8
 8004224:	464b      	mov	r3, r9
 8004226:	1891      	adds	r1, r2, r2
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	415b      	adcs	r3, r3
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004232:	4641      	mov	r1, r8
 8004234:	1851      	adds	r1, r2, r1
 8004236:	6039      	str	r1, [r7, #0]
 8004238:	4649      	mov	r1, r9
 800423a:	414b      	adcs	r3, r1
 800423c:	607b      	str	r3, [r7, #4]
 800423e:	f04f 0200 	mov.w	r2, #0
 8004242:	f04f 0300 	mov.w	r3, #0
 8004246:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800424a:	4659      	mov	r1, fp
 800424c:	00cb      	lsls	r3, r1, #3
 800424e:	4651      	mov	r1, sl
 8004250:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004254:	4651      	mov	r1, sl
 8004256:	00ca      	lsls	r2, r1, #3
 8004258:	4610      	mov	r0, r2
 800425a:	4619      	mov	r1, r3
 800425c:	4603      	mov	r3, r0
 800425e:	4642      	mov	r2, r8
 8004260:	189b      	adds	r3, r3, r2
 8004262:	66bb      	str	r3, [r7, #104]	; 0x68
 8004264:	464b      	mov	r3, r9
 8004266:	460a      	mov	r2, r1
 8004268:	eb42 0303 	adc.w	r3, r2, r3
 800426c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800426e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	663b      	str	r3, [r7, #96]	; 0x60
 8004278:	667a      	str	r2, [r7, #100]	; 0x64
 800427a:	f04f 0200 	mov.w	r2, #0
 800427e:	f04f 0300 	mov.w	r3, #0
 8004282:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004286:	4649      	mov	r1, r9
 8004288:	008b      	lsls	r3, r1, #2
 800428a:	4641      	mov	r1, r8
 800428c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004290:	4641      	mov	r1, r8
 8004292:	008a      	lsls	r2, r1, #2
 8004294:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004298:	f7fb fffa 	bl	8000290 <__aeabi_uldivmod>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4b0d      	ldr	r3, [pc, #52]	; (80042d8 <UART_SetConfig+0x4e4>)
 80042a2:	fba3 1302 	umull	r1, r3, r3, r2
 80042a6:	095b      	lsrs	r3, r3, #5
 80042a8:	2164      	movs	r1, #100	; 0x64
 80042aa:	fb01 f303 	mul.w	r3, r1, r3
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	3332      	adds	r3, #50	; 0x32
 80042b4:	4a08      	ldr	r2, [pc, #32]	; (80042d8 <UART_SetConfig+0x4e4>)
 80042b6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ba:	095b      	lsrs	r3, r3, #5
 80042bc:	f003 020f 	and.w	r2, r3, #15
 80042c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4422      	add	r2, r4
 80042c8:	609a      	str	r2, [r3, #8]
}
 80042ca:	bf00      	nop
 80042cc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80042d0:	46bd      	mov	sp, r7
 80042d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042d6:	bf00      	nop
 80042d8:	51eb851f 	.word	0x51eb851f

080042dc <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08c      	sub	sp, #48	; 0x30
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	603b      	str	r3, [r7, #0]
 80042e4:	4603      	mov	r3, r0
 80042e6:	71fb      	strb	r3, [r7, #7]
 80042e8:	460b      	mov	r3, r1
 80042ea:	71bb      	strb	r3, [r7, #6]
 80042ec:	4613      	mov	r3, r2
 80042ee:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 80042f0:	79fb      	ldrb	r3, [r7, #7]
 80042f2:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 80042f4:	79bb      	ldrb	r3, [r7, #6]
 80042f6:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 80042f8:	797b      	ldrb	r3, [r7, #5]
 80042fa:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80042fc:	f107 030c 	add.w	r3, r7, #12
 8004300:	2207      	movs	r2, #7
 8004302:	2100      	movs	r1, #0
 8004304:	4618      	mov	r0, r3
 8004306:	f001 fbca 	bl	8005a9e <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800430a:	f107 0318 	add.w	r3, r7, #24
 800430e:	2218      	movs	r2, #24
 8004310:	2100      	movs	r1, #0
 8004312:	4618      	mov	r0, r3
 8004314:	f001 fbc3 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8004318:	233f      	movs	r3, #63	; 0x3f
 800431a:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 800431c:	238a      	movs	r3, #138	; 0x8a
 800431e:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8004320:	f107 0314 	add.w	r3, r7, #20
 8004324:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8004326:	2303      	movs	r3, #3
 8004328:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 800432a:	f107 030c 	add.w	r3, r7, #12
 800432e:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8004330:	2307      	movs	r3, #7
 8004332:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8004334:	f107 0318 	add.w	r3, r7, #24
 8004338:	2100      	movs	r1, #0
 800433a:	4618      	mov	r0, r3
 800433c:	f000 ff00 	bl	8005140 <hci_send_req>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	da01      	bge.n	800434a <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8004346:	23ff      	movs	r3, #255	; 0xff
 8004348:	e014      	b.n	8004374 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800434a:	7b3b      	ldrb	r3, [r7, #12]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8004350:	7b3b      	ldrb	r3, [r7, #12]
 8004352:	e00f      	b.n	8004374 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8004354:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8004358:	b29a      	uxth	r2, r3
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800435e:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8004362:	b29a      	uxth	r2, r3
 8004364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004366:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8004368:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800436c:	b29a      	uxth	r2, r3
 800436e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004370:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3730      	adds	r7, #48	; 0x30
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b08e      	sub	sp, #56	; 0x38
 8004380:	af00      	add	r7, sp, #0
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	4603      	mov	r3, r0
 800438a:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800438c:	7bfb      	ldrb	r3, [r7, #15]
 800438e:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8004390:	f107 0314 	add.w	r3, r7, #20
 8004394:	2207      	movs	r2, #7
 8004396:	2100      	movs	r1, #0
 8004398:	4618      	mov	r0, r3
 800439a:	f001 fb80 	bl	8005a9e <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800439e:	f107 0320 	add.w	r3, r7, #32
 80043a2:	2218      	movs	r2, #24
 80043a4:	2100      	movs	r1, #0
 80043a6:	4618      	mov	r0, r3
 80043a8:	f001 fb79 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80043ac:	233f      	movs	r3, #63	; 0x3f
 80043ae:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 80043b0:	238a      	movs	r3, #138	; 0x8a
 80043b2:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = &cp;
 80043b4:	f107 031c 	add.w	r3, r7, #28
 80043b8:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = sizeof(cp);
 80043ba:	2301      	movs	r3, #1
 80043bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 80043be:	f107 0314 	add.w	r3, r7, #20
 80043c2:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 80043c4:	2307      	movs	r3, #7
 80043c6:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 80043c8:	f107 0320 	add.w	r3, r7, #32
 80043cc:	2100      	movs	r1, #0
 80043ce:	4618      	mov	r0, r3
 80043d0:	f000 feb6 	bl	8005140 <hci_send_req>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	da01      	bge.n	80043de <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 80043da:	23ff      	movs	r3, #255	; 0xff
 80043dc:	e014      	b.n	8004408 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 80043de:	7d3b      	ldrb	r3, [r7, #20]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 80043e4:	7d3b      	ldrb	r3, [r7, #20]
 80043e6:	e00f      	b.n	8004408 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 80043e8:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80043f2:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80043fc:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8004400:	b29a      	uxth	r2, r3
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3738      	adds	r7, #56	; 0x38
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8004410:	b590      	push	{r4, r7, lr}
 8004412:	b095      	sub	sp, #84	; 0x54
 8004414:	af00      	add	r7, sp, #0
 8004416:	4604      	mov	r4, r0
 8004418:	4608      	mov	r0, r1
 800441a:	4611      	mov	r1, r2
 800441c:	461a      	mov	r2, r3
 800441e:	4623      	mov	r3, r4
 8004420:	71fb      	strb	r3, [r7, #7]
 8004422:	4603      	mov	r3, r0
 8004424:	80bb      	strh	r3, [r7, #4]
 8004426:	460b      	mov	r3, r1
 8004428:	807b      	strh	r3, [r7, #2]
 800442a:	4613      	mov	r3, r2
 800442c:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800442e:	2300      	movs	r3, #0
 8004430:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8004434:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8004438:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800443c:	4413      	add	r3, r2
 800443e:	330e      	adds	r3, #14
 8004440:	2b28      	cmp	r3, #40	; 0x28
 8004442:	d901      	bls.n	8004448 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8004444:	2342      	movs	r3, #66	; 0x42
 8004446:	e0c9      	b.n	80045dc <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 8004448:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800444c:	3350      	adds	r3, #80	; 0x50
 800444e:	443b      	add	r3, r7
 8004450:	79fa      	ldrb	r2, [r7, #7]
 8004452:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8004456:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800445a:	3301      	adds	r3, #1
 800445c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8004460:	88bb      	ldrh	r3, [r7, #4]
 8004462:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8004464:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004468:	f107 0208 	add.w	r2, r7, #8
 800446c:	4413      	add	r3, r2
 800446e:	88ba      	ldrh	r2, [r7, #4]
 8004470:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8004472:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004476:	3302      	adds	r3, #2
 8004478:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800447c:	887b      	ldrh	r3, [r7, #2]
 800447e:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8004480:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004484:	f107 0208 	add.w	r2, r7, #8
 8004488:	4413      	add	r3, r2
 800448a:	887a      	ldrh	r2, [r7, #2]
 800448c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800448e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004492:	3302      	adds	r3, #2
 8004494:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 8004498:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800449c:	3350      	adds	r3, #80	; 0x50
 800449e:	443b      	add	r3, r7
 80044a0:	79ba      	ldrb	r2, [r7, #6]
 80044a2:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80044a6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80044aa:	3301      	adds	r3, #1
 80044ac:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 80044b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80044b4:	3350      	adds	r3, #80	; 0x50
 80044b6:	443b      	add	r3, r7
 80044b8:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80044bc:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80044c0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80044c4:	3301      	adds	r3, #1
 80044c6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 80044ca:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80044ce:	3350      	adds	r3, #80	; 0x50
 80044d0:	443b      	add	r3, r7
 80044d2:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80044d6:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80044da:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80044de:	3301      	adds	r3, #1
 80044e0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 80044e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80044e8:	f107 0208 	add.w	r2, r7, #8
 80044ec:	4413      	add	r3, r2
 80044ee:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80044f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80044f4:	4618      	mov	r0, r3
 80044f6:	f001 fac4 	bl	8005a82 <memcpy>
  indx +=  LocalNameLen;
 80044fa:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80044fe:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8004502:	4413      	add	r3, r2
 8004504:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8004508:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800450c:	3350      	adds	r3, #80	; 0x50
 800450e:	443b      	add	r3, r7
 8004510:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8004514:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8004518:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800451c:	3301      	adds	r3, #1
 800451e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8004522:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004526:	f107 0208 	add.w	r2, r7, #8
 800452a:	4413      	add	r3, r2
 800452c:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8004530:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004532:	4618      	mov	r0, r3
 8004534:	f001 faa5 	bl	8005a82 <memcpy>
  indx +=  ServiceUUIDLen;  
 8004538:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800453c:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8004540:	4413      	add	r3, r2
 8004542:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8004546:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800454a:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800454e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004552:	f107 0208 	add.w	r2, r7, #8
 8004556:	4413      	add	r3, r2
 8004558:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 800455c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800455e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004562:	3302      	adds	r3, #2
 8004564:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8004568:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800456c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8004570:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004574:	f107 0208 	add.w	r2, r7, #8
 8004578:	4413      	add	r3, r2
 800457a:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 800457e:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8004580:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004584:	3302      	adds	r3, #2
 8004586:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800458a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800458e:	2218      	movs	r2, #24
 8004590:	2100      	movs	r1, #0
 8004592:	4618      	mov	r0, r3
 8004594:	f001 fa83 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8004598:	233f      	movs	r3, #63	; 0x3f
 800459a:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800459c:	2383      	movs	r3, #131	; 0x83
 800459e:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 80045a0:	f107 0308 	add.w	r3, r7, #8
 80045a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 80045a6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80045aa:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 80045ac:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80045b0:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 80045b2:	2301      	movs	r3, #1
 80045b4:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 80045b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80045ba:	2100      	movs	r1, #0
 80045bc:	4618      	mov	r0, r3
 80045be:	f000 fdbf 	bl	8005140 <hci_send_req>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	da01      	bge.n	80045cc <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 80045c8:	23ff      	movs	r3, #255	; 0xff
 80045ca:	e007      	b.n	80045dc <aci_gap_set_discoverable+0x1cc>

  if (status) {
 80045cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <aci_gap_set_discoverable+0x1ca>
    return status;
 80045d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80045d8:	e000      	b.n	80045dc <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 80045da:	2300      	movs	r3, #0
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3754      	adds	r7, #84	; 0x54
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd90      	pop	{r4, r7, pc}

080045e4 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 80045e4:	b590      	push	{r4, r7, lr}
 80045e6:	b091      	sub	sp, #68	; 0x44
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	603a      	str	r2, [r7, #0]
 80045ec:	461a      	mov	r2, r3
 80045ee:	4603      	mov	r3, r0
 80045f0:	71fb      	strb	r3, [r7, #7]
 80045f2:	460b      	mov	r3, r1
 80045f4:	71bb      	strb	r3, [r7, #6]
 80045f6:	4613      	mov	r3, r2
 80045f8:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 80045fa:	79fb      	ldrb	r3, [r7, #7]
 80045fc:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 80045fe:	79bb      	ldrb	r3, [r7, #6]
 8004600:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8004602:	79bb      	ldrb	r3, [r7, #6]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00a      	beq.n	800461e <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	f107 030e 	add.w	r3, r7, #14
 800460e:	6814      	ldr	r4, [r2, #0]
 8004610:	6850      	ldr	r0, [r2, #4]
 8004612:	6891      	ldr	r1, [r2, #8]
 8004614:	68d2      	ldr	r2, [r2, #12]
 8004616:	601c      	str	r4, [r3, #0]
 8004618:	6058      	str	r0, [r3, #4]
 800461a:	6099      	str	r1, [r3, #8]
 800461c:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800461e:	797b      	ldrb	r3, [r7, #5]
 8004620:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8004622:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8004626:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 8004628:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800462c:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 8004630:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004632:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
  cp.bonding_mode = bonding_mode;
 8004636:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800463a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800463e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004642:	2218      	movs	r2, #24
 8004644:	2100      	movs	r1, #0
 8004646:	4618      	mov	r0, r3
 8004648:	f001 fa29 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800464c:	233f      	movs	r3, #63	; 0x3f
 800464e:	853b      	strh	r3, [r7, #40]	; 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8004650:	2386      	movs	r3, #134	; 0x86
 8004652:	857b      	strh	r3, [r7, #42]	; 0x2a
  rq.cparam = &cp;
 8004654:	f107 030c 	add.w	r3, r7, #12
 8004658:	633b      	str	r3, [r7, #48]	; 0x30
  rq.clen = sizeof(cp);
 800465a:	231a      	movs	r3, #26
 800465c:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rparam = &status;
 800465e:	f107 030b 	add.w	r3, r7, #11
 8004662:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rlen = 1;
 8004664:	2301      	movs	r3, #1
 8004666:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 8004668:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800466c:	2100      	movs	r1, #0
 800466e:	4618      	mov	r0, r3
 8004670:	f000 fd66 	bl	8005140 <hci_send_req>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	da01      	bge.n	800467e <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800467a:	23ff      	movs	r3, #255	; 0xff
 800467c:	e005      	b.n	800468a <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 800467e:	7afb      	ldrb	r3, [r7, #11]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <aci_gap_set_auth_requirement+0xa4>
    return status;
 8004684:	7afb      	ldrb	r3, [r7, #11]
 8004686:	e000      	b.n	800468a <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3744      	adds	r7, #68	; 0x44
 800468e:	46bd      	mov	sp, r7
 8004690:	bd90      	pop	{r4, r7, pc}

08004692 <aci_gap_create_connection>:
				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
				     uint16_t conn_max_interval, uint16_t conn_latency,	
				     uint16_t supervision_timeout, uint16_t min_conn_length, 
				     uint16_t max_conn_length)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b092      	sub	sp, #72	; 0x48
 8004696:	af00      	add	r7, sp, #0
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	4603      	mov	r3, r0
 800469c:	81fb      	strh	r3, [r7, #14]
 800469e:	460b      	mov	r3, r1
 80046a0:	81bb      	strh	r3, [r7, #12]
 80046a2:	4613      	mov	r3, r2
 80046a4:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  gap_create_connection_cp cp;
  uint8_t status;  

  cp.scanInterval = htobs(scanInterval);
 80046a6:	89fb      	ldrh	r3, [r7, #14]
 80046a8:	833b      	strh	r3, [r7, #24]
  cp.scanWindow = htobs(scanWindow);
 80046aa:	89bb      	ldrh	r3, [r7, #12]
 80046ac:	837b      	strh	r3, [r7, #26]
  cp.peer_bdaddr_type = peer_bdaddr_type;
 80046ae:	7afb      	ldrb	r3, [r7, #11]
 80046b0:	773b      	strb	r3, [r7, #28]
  BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	f107 031d 	add.w	r3, r7, #29
 80046b8:	6811      	ldr	r1, [r2, #0]
 80046ba:	6019      	str	r1, [r3, #0]
 80046bc:	8892      	ldrh	r2, [r2, #4]
 80046be:	809a      	strh	r2, [r3, #4]
  cp.own_bdaddr_type = own_bdaddr_type;
 80046c0:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80046c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  cp.conn_min_interval = htobs(conn_min_interval);
 80046c8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046cc:	84bb      	strh	r3, [r7, #36]	; 0x24
  cp.conn_max_interval = htobs(conn_max_interval);
 80046ce:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80046d2:	84fb      	strh	r3, [r7, #38]	; 0x26
  cp.conn_latency = htobs(conn_latency);
 80046d4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80046d8:	853b      	strh	r3, [r7, #40]	; 0x28
  cp.supervision_timeout = htobs(supervision_timeout);
 80046da:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80046de:	857b      	strh	r3, [r7, #42]	; 0x2a
  cp.min_conn_length = htobs(min_conn_length);
 80046e0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80046e4:	85bb      	strh	r3, [r7, #44]	; 0x2c
  cp.max_conn_length = htobs(max_conn_length);
 80046e6:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80046ea:	85fb      	strh	r3, [r7, #46]	; 0x2e

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80046ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80046f0:	2218      	movs	r2, #24
 80046f2:	2100      	movs	r1, #0
 80046f4:	4618      	mov	r0, r3
 80046f6:	f001 f9d2 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80046fa:	233f      	movs	r3, #63	; 0x3f
 80046fc:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_GAP_CREATE_CONNECTION;
 80046fe:	239c      	movs	r3, #156	; 0x9c
 8004700:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &cp;
 8004702:	f107 0318 	add.w	r3, r7, #24
 8004706:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = sizeof(cp);
 8004708:	2318      	movs	r3, #24
 800470a:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.event = EVT_CMD_STATUS;
 800470c:	230f      	movs	r3, #15
 800470e:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rparam = &status;
 8004710:	f107 0317 	add.w	r3, r7, #23
 8004714:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 8004716:	2301      	movs	r3, #1
 8004718:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800471a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800471e:	2100      	movs	r1, #0
 8004720:	4618      	mov	r0, r3
 8004722:	f000 fd0d 	bl	8005140 <hci_send_req>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	da01      	bge.n	8004730 <aci_gap_create_connection+0x9e>
    return BLE_STATUS_TIMEOUT;
 800472c:	23ff      	movs	r3, #255	; 0xff
 800472e:	e000      	b.n	8004732 <aci_gap_create_connection+0xa0>

  return status;
 8004730:	7dfb      	ldrb	r3, [r7, #23]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3748      	adds	r7, #72	; 0x48
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b088      	sub	sp, #32
 800473e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004740:	f107 0308 	add.w	r3, r7, #8
 8004744:	2218      	movs	r2, #24
 8004746:	2100      	movs	r1, #0
 8004748:	4618      	mov	r0, r3
 800474a:	f001 f9a8 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800474e:	233f      	movs	r3, #63	; 0x3f
 8004750:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8004752:	f240 1301 	movw	r3, #257	; 0x101
 8004756:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004758:	1dfb      	adds	r3, r7, #7
 800475a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800475c:	2301      	movs	r3, #1
 800475e:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8004760:	f107 0308 	add.w	r3, r7, #8
 8004764:	2100      	movs	r1, #0
 8004766:	4618      	mov	r0, r3
 8004768:	f000 fcea 	bl	8005140 <hci_send_req>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	da01      	bge.n	8004776 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8004772:	23ff      	movs	r3, #255	; 0xff
 8004774:	e000      	b.n	8004778 <aci_gatt_init+0x3e>

  return status;
 8004776:	79fb      	ldrb	r3, [r7, #7]
}
 8004778:	4618      	mov	r0, r3
 800477a:	3720      	adds	r7, #32
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b090      	sub	sp, #64	; 0x40
 8004784:	af00      	add	r7, sp, #0
 8004786:	6039      	str	r1, [r7, #0]
 8004788:	4611      	mov	r1, r2
 800478a:	461a      	mov	r2, r3
 800478c:	4603      	mov	r3, r0
 800478e:	71fb      	strb	r3, [r7, #7]
 8004790:	460b      	mov	r3, r1
 8004792:	71bb      	strb	r3, [r7, #6]
 8004794:	4613      	mov	r3, r2
 8004796:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 800479e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80047a2:	3340      	adds	r3, #64	; 0x40
 80047a4:	443b      	add	r3, r7
 80047a6:	79fa      	ldrb	r2, [r7, #7]
 80047a8:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80047ac:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80047b0:	3301      	adds	r3, #1
 80047b2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 80047b6:	79fb      	ldrb	r3, [r7, #7]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d103      	bne.n	80047c4 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 80047bc:	2302      	movs	r3, #2
 80047be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80047c2:	e002      	b.n	80047ca <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 80047c4:	2310      	movs	r3, #16
 80047c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 80047ca:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80047ce:	f107 020c 	add.w	r2, r7, #12
 80047d2:	4413      	add	r3, r2
 80047d4:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80047d8:	6839      	ldr	r1, [r7, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f001 f951 	bl	8005a82 <memcpy>
  indx +=  uuid_len;
 80047e0:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 80047e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80047e8:	4413      	add	r3, r2
 80047ea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 80047ee:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80047f2:	3340      	adds	r3, #64	; 0x40
 80047f4:	443b      	add	r3, r7
 80047f6:	79ba      	ldrb	r2, [r7, #6]
 80047f8:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80047fc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004800:	3301      	adds	r3, #1
 8004802:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 8004806:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800480a:	3340      	adds	r3, #64	; 0x40
 800480c:	443b      	add	r3, r7
 800480e:	797a      	ldrb	r2, [r7, #5]
 8004810:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8004814:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004818:	3301      	adds	r3, #1
 800481a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800481e:	f107 0320 	add.w	r3, r7, #32
 8004822:	2203      	movs	r2, #3
 8004824:	2100      	movs	r1, #0
 8004826:	4618      	mov	r0, r3
 8004828:	f001 f939 	bl	8005a9e <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800482c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004830:	2218      	movs	r2, #24
 8004832:	2100      	movs	r1, #0
 8004834:	4618      	mov	r0, r3
 8004836:	f001 f932 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800483a:	233f      	movs	r3, #63	; 0x3f
 800483c:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800483e:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004842:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 8004844:	f107 030c 	add.w	r3, r7, #12
 8004848:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 800484a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800484e:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 8004850:	f107 0320 	add.w	r3, r7, #32
 8004854:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8004856:	2303      	movs	r3, #3
 8004858:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800485a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800485e:	2100      	movs	r1, #0
 8004860:	4618      	mov	r0, r3
 8004862:	f000 fc6d 	bl	8005140 <hci_send_req>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	da01      	bge.n	8004870 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 800486c:	23ff      	movs	r3, #255	; 0xff
 800486e:	e00c      	b.n	800488a <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 8004870:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d002      	beq.n	800487e <aci_gatt_add_serv+0xfe>
    return resp.status;
 8004878:	f897 3020 	ldrb.w	r3, [r7, #32]
 800487c:	e005      	b.n	800488a <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800487e:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 8004882:	b29a      	uxth	r2, r3
 8004884:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004886:	801a      	strh	r2, [r3, #0]

  return 0;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3740      	adds	r7, #64	; 0x40
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8004892:	b580      	push	{r7, lr}
 8004894:	b092      	sub	sp, #72	; 0x48
 8004896:	af00      	add	r7, sp, #0
 8004898:	603a      	str	r2, [r7, #0]
 800489a:	461a      	mov	r2, r3
 800489c:	4603      	mov	r3, r0
 800489e:	80fb      	strh	r3, [r7, #6]
 80048a0:	460b      	mov	r3, r1
 80048a2:	717b      	strb	r3, [r7, #5]
 80048a4:	4613      	mov	r3, r2
 80048a6:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 80048a8:	2300      	movs	r3, #0
 80048aa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 80048ae:	88fb      	ldrh	r3, [r7, #6]
 80048b0:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 80048b2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80048b6:	f107 020c 	add.w	r2, r7, #12
 80048ba:	4413      	add	r3, r2
 80048bc:	88fa      	ldrh	r2, [r7, #6]
 80048be:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80048c0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80048c4:	3302      	adds	r3, #2
 80048c6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 80048ca:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80048ce:	3348      	adds	r3, #72	; 0x48
 80048d0:	443b      	add	r3, r7
 80048d2:	797a      	ldrb	r2, [r7, #5]
 80048d4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80048d8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80048dc:	3301      	adds	r3, #1
 80048de:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 80048e2:	797b      	ldrb	r3, [r7, #5]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d103      	bne.n	80048f0 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 80048e8:	2302      	movs	r3, #2
 80048ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80048ee:	e002      	b.n	80048f6 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 80048f0:	2310      	movs	r3, #16
 80048f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 80048f6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80048fa:	f107 020c 	add.w	r2, r7, #12
 80048fe:	4413      	add	r3, r2
 8004900:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8004904:	6839      	ldr	r1, [r7, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f001 f8bb 	bl	8005a82 <memcpy>
  indx +=  uuid_len;
 800490c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8004910:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004914:	4413      	add	r3, r2
 8004916:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 800491a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800491e:	3348      	adds	r3, #72	; 0x48
 8004920:	443b      	add	r3, r7
 8004922:	793a      	ldrb	r2, [r7, #4]
 8004924:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8004928:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800492c:	3301      	adds	r3, #1
 800492e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 8004932:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004936:	3348      	adds	r3, #72	; 0x48
 8004938:	443b      	add	r3, r7
 800493a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800493e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8004942:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004946:	3301      	adds	r3, #1
 8004948:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 800494c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004950:	3348      	adds	r3, #72	; 0x48
 8004952:	443b      	add	r3, r7
 8004954:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8004958:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800495c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004960:	3301      	adds	r3, #1
 8004962:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 8004966:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800496a:	3348      	adds	r3, #72	; 0x48
 800496c:	443b      	add	r3, r7
 800496e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8004972:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8004976:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800497a:	3301      	adds	r3, #1
 800497c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 8004980:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004984:	3348      	adds	r3, #72	; 0x48
 8004986:	443b      	add	r3, r7
 8004988:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800498c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8004990:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004994:	3301      	adds	r3, #1
 8004996:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 800499a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800499e:	3348      	adds	r3, #72	; 0x48
 80049a0:	443b      	add	r3, r7
 80049a2:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80049a6:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80049aa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80049ae:	3301      	adds	r3, #1
 80049b0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80049b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049b8:	2203      	movs	r2, #3
 80049ba:	2100      	movs	r1, #0
 80049bc:	4618      	mov	r0, r3
 80049be:	f001 f86e 	bl	8005a9e <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80049c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049c6:	2218      	movs	r2, #24
 80049c8:	2100      	movs	r1, #0
 80049ca:	4618      	mov	r0, r3
 80049cc:	f001 f867 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80049d0:	233f      	movs	r3, #63	; 0x3f
 80049d2:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 80049d4:	f44f 7382 	mov.w	r3, #260	; 0x104
 80049d8:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 80049da:	f107 030c 	add.w	r3, r7, #12
 80049de:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 80049e0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80049e4:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 80049e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80049ec:	2303      	movs	r3, #3
 80049ee:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 80049f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049f4:	2100      	movs	r1, #0
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fba2 	bl	8005140 <hci_send_req>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	da01      	bge.n	8004a06 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 8004a02:	23ff      	movs	r3, #255	; 0xff
 8004a04:	e00c      	b.n	8004a20 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 8004a06:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d002      	beq.n	8004a14 <aci_gatt_add_char+0x182>
    return resp.status;
 8004a0e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004a12:	e005      	b.n	8004a20 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 8004a14:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a1c:	801a      	strh	r2, [r3, #0]

  return 0;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3748      	adds	r7, #72	; 0x48
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <aci_gatt_disc_charac_by_uuid>:
}

tBleStatus aci_gatt_disc_charac_by_uuid(uint16_t conn_handle, uint16_t start_handle,
				                     uint16_t end_handle, uint8_t charUuidType,
                                                     const uint8_t* charUuid)
{
 8004a28:	b590      	push	{r4, r7, lr}
 8004a2a:	b091      	sub	sp, #68	; 0x44
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	4604      	mov	r4, r0
 8004a30:	4608      	mov	r0, r1
 8004a32:	4611      	mov	r1, r2
 8004a34:	461a      	mov	r2, r3
 8004a36:	4623      	mov	r3, r4
 8004a38:	80fb      	strh	r3, [r7, #6]
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	80bb      	strh	r3, [r7, #4]
 8004a3e:	460b      	mov	r3, r1
 8004a40:	807b      	strh	r3, [r7, #2]
 8004a42:	4613      	mov	r3, r2
 8004a44:	707b      	strb	r3, [r7, #1]
  struct hci_request rq;
  uint8_t status;
  
  uint8_t buffer[23];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8004a46:	2300      	movs	r3, #0
 8004a48:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  conn_handle = htobs(conn_handle);
 8004a4c:	88fb      	ldrh	r3, [r7, #6]
 8004a4e:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8004a50:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004a54:	f107 020c 	add.w	r2, r7, #12
 8004a58:	4413      	add	r3, r2
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8004a5e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004a62:	3302      	adds	r3, #2
 8004a64:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  start_handle = htobs(start_handle);
 8004a68:	88bb      	ldrh	r3, [r7, #4]
 8004a6a:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &start_handle, 2);
 8004a6c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004a70:	f107 020c 	add.w	r2, r7, #12
 8004a74:	4413      	add	r3, r2
 8004a76:	88ba      	ldrh	r2, [r7, #4]
 8004a78:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8004a7a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004a7e:	3302      	adds	r3, #2
 8004a80:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  end_handle = htobs(end_handle);
 8004a84:	887b      	ldrh	r3, [r7, #2]
 8004a86:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &end_handle, 2);
 8004a88:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004a8c:	f107 020c 	add.w	r2, r7, #12
 8004a90:	4413      	add	r3, r2
 8004a92:	887a      	ldrh	r2, [r7, #2]
 8004a94:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8004a96:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004a9a:	3302      	adds	r3, #2
 8004a9c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = charUuidType;
 8004aa0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004aa4:	3340      	adds	r3, #64	; 0x40
 8004aa6:	443b      	add	r3, r7
 8004aa8:	787a      	ldrb	r2, [r7, #1]
 8004aaa:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8004aae:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(charUuidType == 0x01){
 8004ab8:	787b      	ldrb	r3, [r7, #1]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d103      	bne.n	8004ac6 <aci_gatt_disc_charac_by_uuid+0x9e>
    uuid_len = 2;
 8004abe:	2302      	movs	r3, #2
 8004ac0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004ac4:	e002      	b.n	8004acc <aci_gatt_disc_charac_by_uuid+0xa4>
  }
  else {
    uuid_len = 16;
 8004ac6:	2310      	movs	r3, #16
 8004ac8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8004acc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004ad0:	f107 020c 	add.w	r2, r7, #12
 8004ad4:	4413      	add	r3, r2
 8004ad6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8004ada:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004adc:	4618      	mov	r0, r3
 8004ade:	f000 ffd0 	bl	8005a82 <memcpy>
  indx +=  uuid_len;
 8004ae2:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8004ae6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004aea:	4413      	add	r3, r2
 8004aec:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004af0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004af4:	2218      	movs	r2, #24
 8004af6:	2100      	movs	r1, #0
 8004af8:	4618      	mov	r0, r3
 8004afa:	f000 ffd0 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8004afe:	233f      	movs	r3, #63	; 0x3f
 8004b00:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_DISC_CHARAC_BY_UUID;
 8004b02:	f44f 738b 	mov.w	r3, #278	; 0x116
 8004b06:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 8004b08:	f107 030c 	add.w	r3, r7, #12
 8004b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 8004b0e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004b12:	633b      	str	r3, [r7, #48]	; 0x30
  rq.event = EVT_CMD_STATUS;
 8004b14:	230f      	movs	r3, #15
 8004b16:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rparam = &status;
 8004b18:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8004b1c:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = 1;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8004b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b26:	2100      	movs	r1, #0
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 fb09 	bl	8005140 <hci_send_req>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	da01      	bge.n	8004b38 <aci_gatt_disc_charac_by_uuid+0x110>
    return BLE_STATUS_TIMEOUT;
 8004b34:	23ff      	movs	r3, #255	; 0xff
 8004b36:	e001      	b.n	8004b3c <aci_gatt_disc_charac_by_uuid+0x114>

  return status;
 8004b38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3744      	adds	r7, #68	; 0x44
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd90      	pop	{r4, r7, pc}

08004b44 <aci_gatt_write_charac_descriptor>:
  return status;
}

tBleStatus aci_gatt_write_charac_descriptor(uint16_t conn_handle, uint16_t attr_handle, 
					   uint8_t value_len, uint8_t *attr_value)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b0ac      	sub	sp, #176	; 0xb0
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	607b      	str	r3, [r7, #4]
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	81fb      	strh	r3, [r7, #14]
 8004b50:	460b      	mov	r3, r1
 8004b52:	81bb      	strh	r3, [r7, #12]
 8004b54:	4613      	mov	r3, r2
 8004b56:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    
  if ((value_len+5) > HCI_MAX_PAYLOAD_SIZE)
 8004b5e:	7afb      	ldrb	r3, [r7, #11]
 8004b60:	2b7b      	cmp	r3, #123	; 0x7b
 8004b62:	d901      	bls.n	8004b68 <aci_gatt_write_charac_descriptor+0x24>
    return BLE_STATUS_INVALID_PARAMS;
 8004b64:	2342      	movs	r3, #66	; 0x42
 8004b66:	e064      	b.n	8004c32 <aci_gatt_write_charac_descriptor+0xee>

  conn_handle = htobs(conn_handle);
 8004b68:	89fb      	ldrh	r3, [r7, #14]
 8004b6a:	81fb      	strh	r3, [r7, #14]
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8004b6c:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004b70:	f107 0210 	add.w	r2, r7, #16
 8004b74:	4413      	add	r3, r2
 8004b76:	89fa      	ldrh	r2, [r7, #14]
 8004b78:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8004b7a:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004b7e:	3302      	adds	r3, #2
 8004b80:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
    
  attr_handle = htobs(attr_handle);
 8004b84:	89bb      	ldrh	r3, [r7, #12]
 8004b86:	81bb      	strh	r3, [r7, #12]
  BLUENRG_memcpy(buffer + indx, &attr_handle, 2);
 8004b88:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004b8c:	f107 0210 	add.w	r2, r7, #16
 8004b90:	4413      	add	r3, r2
 8004b92:	89ba      	ldrh	r2, [r7, #12]
 8004b94:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8004b96:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004b9a:	3302      	adds	r3, #2
 8004b9c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

  buffer[indx] = value_len;
 8004ba0:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004ba4:	33b0      	adds	r3, #176	; 0xb0
 8004ba6:	443b      	add	r3, r7
 8004ba8:	7afa      	ldrb	r2, [r7, #11]
 8004baa:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8004bae:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
        
  BLUENRG_memcpy(buffer + indx, attr_value, value_len);
 8004bb8:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004bbc:	f107 0210 	add.w	r2, r7, #16
 8004bc0:	4413      	add	r3, r2
 8004bc2:	7afa      	ldrb	r2, [r7, #11]
 8004bc4:	6879      	ldr	r1, [r7, #4]
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f000 ff5b 	bl	8005a82 <memcpy>
  indx +=  value_len;
 8004bcc:	f897 20af 	ldrb.w	r2, [r7, #175]	; 0xaf
 8004bd0:	7afb      	ldrb	r3, [r7, #11]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004bd8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004bdc:	2218      	movs	r2, #24
 8004bde:	2100      	movs	r1, #0
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 ff5c 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8004be6:	233f      	movs	r3, #63	; 0x3f
 8004be8:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
  rq.ocf = OCF_GATT_WRITE_CHAR_DESCRIPTOR;
 8004bec:	f240 1321 	movw	r3, #289	; 0x121
 8004bf0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  rq.cparam = (void *)buffer;
 8004bf4:	f107 0310 	add.w	r3, r7, #16
 8004bf8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.clen = indx;
 8004bfc:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8004c00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.event = EVT_CMD_STATUS; 
 8004c04:	230f      	movs	r3, #15
 8004c06:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8004c0a:	f107 0393 	add.w	r3, r7, #147	; 0x93
 8004c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rlen = 1;
 8004c12:	2301      	movs	r3, #1
 8004c14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (hci_send_req(&rq, FALSE) < 0)
 8004c18:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 fa8e 	bl	8005140 <hci_send_req>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	da01      	bge.n	8004c2e <aci_gatt_write_charac_descriptor+0xea>
    return BLE_STATUS_TIMEOUT;
 8004c2a:	23ff      	movs	r3, #255	; 0xff
 8004c2c:	e001      	b.n	8004c32 <aci_gatt_write_charac_descriptor+0xee>

  return status;
 8004c2e:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	37b0      	adds	r7, #176	; 0xb0
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b0aa      	sub	sp, #168	; 0xa8
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	4603      	mov	r3, r0
 8004c42:	603a      	str	r2, [r7, #0]
 8004c44:	71fb      	strb	r3, [r7, #7]
 8004c46:	460b      	mov	r3, r1
 8004c48:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8004c50:	79bb      	ldrb	r3, [r7, #6]
 8004c52:	2b7e      	cmp	r3, #126	; 0x7e
 8004c54:	d901      	bls.n	8004c5a <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 8004c56:	2342      	movs	r3, #66	; 0x42
 8004c58:	e050      	b.n	8004cfc <aci_hal_write_config_data+0xc2>

  buffer[indx] = offset;
 8004c5a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004c5e:	33a8      	adds	r3, #168	; 0xa8
 8004c60:	443b      	add	r3, r7
 8004c62:	79fa      	ldrb	r2, [r7, #7]
 8004c64:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8004c68:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 8004c72:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004c76:	33a8      	adds	r3, #168	; 0xa8
 8004c78:	443b      	add	r3, r7
 8004c7a:	79ba      	ldrb	r2, [r7, #6]
 8004c7c:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8004c80:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004c84:	3301      	adds	r3, #1
 8004c86:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8004c8a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004c8e:	f107 0208 	add.w	r2, r7, #8
 8004c92:	4413      	add	r3, r2
 8004c94:	79ba      	ldrb	r2, [r7, #6]
 8004c96:	6839      	ldr	r1, [r7, #0]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fef2 	bl	8005a82 <memcpy>
  indx +=  len;
 8004c9e:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8004ca2:	79bb      	ldrb	r3, [r7, #6]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004caa:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004cae:	2218      	movs	r2, #24
 8004cb0:	2100      	movs	r1, #0
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 fef3 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8004cb8:	233f      	movs	r3, #63	; 0x3f
 8004cba:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8004cbe:	230c      	movs	r3, #12
 8004cc0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8004cc4:	f107 0308 	add.w	r3, r7, #8
 8004cc8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8004ccc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004cd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8004cd4:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8004cd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8004ce2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f000 fa29 	bl	8005140 <hci_send_req>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	da01      	bge.n	8004cf8 <aci_hal_write_config_data+0xbe>
    return BLE_STATUS_TIMEOUT;
 8004cf4:	23ff      	movs	r3, #255	; 0xff
 8004cf6:	e001      	b.n	8004cfc <aci_hal_write_config_data+0xc2>

  return status;
 8004cf8:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	37a8      	adds	r7, #168	; 0xa8
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b08a      	sub	sp, #40	; 0x28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	460a      	mov	r2, r1
 8004d0e:	71fb      	strb	r3, [r7, #7]
 8004d10:	4613      	mov	r3, r2
 8004d12:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8004d18:	79bb      	ldrb	r3, [r7, #6]
 8004d1a:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004d1c:	f107 0310 	add.w	r3, r7, #16
 8004d20:	2218      	movs	r2, #24
 8004d22:	2100      	movs	r1, #0
 8004d24:	4618      	mov	r0, r3
 8004d26:	f000 feba 	bl	8005a9e <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8004d2a:	233f      	movs	r3, #63	; 0x3f
 8004d2c:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8004d2e:	230f      	movs	r3, #15
 8004d30:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8004d32:	f107 030c 	add.w	r3, r7, #12
 8004d36:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8004d38:	2302      	movs	r3, #2
 8004d3a:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8004d3c:	f107 030b 	add.w	r3, r7, #11
 8004d40:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8004d42:	2301      	movs	r3, #1
 8004d44:	627b      	str	r3, [r7, #36]	; 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8004d46:	f107 0310 	add.w	r3, r7, #16
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f000 f9f7 	bl	8005140 <hci_send_req>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	da01      	bge.n	8004d5c <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8004d58:	23ff      	movs	r3, #255	; 0xff
 8004d5a:	e000      	b.n	8004d5e <aci_hal_set_tx_power_level+0x5a>

  return status;
 8004d5c:	7afb      	ldrb	r3, [r7, #11]
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3728      	adds	r7, #40	; 0x28
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8004d66:	b590      	push	{r4, r7, lr}
 8004d68:	b089      	sub	sp, #36	; 0x24
 8004d6a:	af02      	add	r7, sp, #8
 8004d6c:	6078      	str	r0, [r7, #4]
 8004d6e:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8004d70:	f107 0410 	add.w	r4, r7, #16
 8004d74:	f107 0215 	add.w	r2, r7, #21
 8004d78:	f107 0112 	add.w	r1, r7, #18
 8004d7c:	f107 0016 	add.w	r0, r7, #22
 8004d80:	f107 030e 	add.w	r3, r7, #14
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	4623      	mov	r3, r4
 8004d88:	f000 f853 	bl	8004e32 <hci_le_read_local_version>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8004d90:	7dfb      	ldrb	r3, [r7, #23]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d126      	bne.n	8004de4 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 8004d96:	8a7b      	ldrh	r3, [r7, #18]
 8004d98:	0a1b      	lsrs	r3, r3, #8
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	b2da      	uxtb	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8004da2:	8a7b      	ldrh	r3, [r7, #18]
 8004da4:	021b      	lsls	r3, r3, #8
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	881b      	ldrh	r3, [r3, #0]
 8004db0:	b21a      	sxth	r2, r3
 8004db2:	89fb      	ldrh	r3, [r7, #14]
 8004db4:	091b      	lsrs	r3, r3, #4
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	011b      	lsls	r3, r3, #4
 8004dba:	b21b      	sxth	r3, r3
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	b21b      	sxth	r3, r3
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	b21b      	sxth	r3, r3
 8004dc4:	b29a      	uxth	r2, r3
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	881b      	ldrh	r3, [r3, #0]
 8004dce:	b21a      	sxth	r2, r3
 8004dd0:	89fb      	ldrh	r3, [r7, #14]
 8004dd2:	b21b      	sxth	r3, r3
 8004dd4:	f003 030f 	and.w	r3, r3, #15
 8004dd8:	b21b      	sxth	r3, r3
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	b21b      	sxth	r3, r3
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8004de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd90      	pop	{r4, r7, pc}

08004dee <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b088      	sub	sp, #32
 8004df2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004df4:	f107 0308 	add.w	r3, r7, #8
 8004df8:	2218      	movs	r2, #24
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f000 fe4e 	bl	8005a9e <memset>
  rq.ogf = OGF_HOST_CTL;
 8004e02:	2303      	movs	r3, #3
 8004e04:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8004e06:	2303      	movs	r3, #3
 8004e08:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8004e0a:	1dfb      	adds	r3, r7, #7
 8004e0c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8004e12:	f107 0308 	add.w	r3, r7, #8
 8004e16:	2100      	movs	r1, #0
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f000 f991 	bl	8005140 <hci_send_req>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	da01      	bge.n	8004e28 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8004e24:	23ff      	movs	r3, #255	; 0xff
 8004e26:	e000      	b.n	8004e2a <hci_reset+0x3c>
  
  return status;  
 8004e28:	79fb      	ldrb	r3, [r7, #7]
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3720      	adds	r7, #32
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b08e      	sub	sp, #56	; 0x38
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
 8004e3c:	607a      	str	r2, [r7, #4]
 8004e3e:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8004e40:	f107 0314 	add.w	r3, r7, #20
 8004e44:	2209      	movs	r2, #9
 8004e46:	2100      	movs	r1, #0
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 fe28 	bl	8005a9e <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004e4e:	f107 0320 	add.w	r3, r7, #32
 8004e52:	2218      	movs	r2, #24
 8004e54:	2100      	movs	r1, #0
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fe21 	bl	8005a9e <memset>
  rq.ogf = OGF_INFO_PARAM;
 8004e5c:	2304      	movs	r3, #4
 8004e5e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8004e60:	2301      	movs	r3, #1
 8004e62:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 8004e64:	2300      	movs	r3, #0
 8004e66:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 8004e6c:	f107 0314 	add.w	r3, r7, #20
 8004e70:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8004e72:	2309      	movs	r3, #9
 8004e74:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8004e76:	f107 0320 	add.w	r3, r7, #32
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 f95f 	bl	8005140 <hci_send_req>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	da01      	bge.n	8004e8c <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8004e88:	23ff      	movs	r3, #255	; 0xff
 8004e8a:	e018      	b.n	8004ebe <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8004e8c:	7d3b      	ldrb	r3, [r7, #20]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <hci_le_read_local_version+0x64>
    return resp.status;
 8004e92:	7d3b      	ldrb	r3, [r7, #20]
 8004e94:	e013      	b.n	8004ebe <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8004e96:	7d7a      	ldrb	r2, [r7, #21]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8004e9c:	8afa      	ldrh	r2, [r7, #22]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8004ea2:	7e3a      	ldrb	r2, [r7, #24]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8004ea8:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8004eb2:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eba:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3738      	adds	r7, #56	; 0x38
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b092      	sub	sp, #72	; 0x48
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	4603      	mov	r3, r0
 8004ece:	6039      	str	r1, [r7, #0]
 8004ed0:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8004ed2:	f107 0310 	add.w	r3, r7, #16
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	2100      	movs	r1, #0
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 fddf 	bl	8005a9e <memset>
  scan_resp_cp.length = length;
 8004ee0:	79fb      	ldrb	r3, [r7, #7]
 8004ee2:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8004ee4:	79fb      	ldrb	r3, [r7, #7]
 8004ee6:	2b1f      	cmp	r3, #31
 8004ee8:	bf28      	it	cs
 8004eea:	231f      	movcs	r3, #31
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f107 0310 	add.w	r3, r7, #16
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	6839      	ldr	r1, [r7, #0]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 fdc2 	bl	8005a82 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004efe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f02:	2218      	movs	r2, #24
 8004f04:	2100      	movs	r1, #0
 8004f06:	4618      	mov	r0, r3
 8004f08:	f000 fdc9 	bl	8005a9e <memset>
  rq.ogf = OGF_LE_CTL;
 8004f0c:	2308      	movs	r3, #8
 8004f0e:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8004f10:	2309      	movs	r3, #9
 8004f12:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 8004f14:	f107 0310 	add.w	r3, r7, #16
 8004f18:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8004f1a:	2320      	movs	r3, #32
 8004f1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 8004f1e:	f107 030f 	add.w	r3, r7, #15
 8004f22:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 8004f24:	2301      	movs	r3, #1
 8004f26:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8004f28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 f906 	bl	8005140 <hci_send_req>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	da01      	bge.n	8004f3e <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8004f3a:	23ff      	movs	r3, #255	; 0xff
 8004f3c:	e000      	b.n	8004f40 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8004f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3748      	adds	r7, #72	; 0x48
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	3308      	adds	r3, #8
 8004f54:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	2b04      	cmp	r3, #4
 8004f5c:	d001      	beq.n	8004f62 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e00c      	b.n	8004f7c <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	3302      	adds	r3, #2
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	461a      	mov	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8004f70:	3b03      	subs	r3, #3
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d001      	beq.n	8004f7a <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8004f76:	2302      	movs	r3, #2
 8004f78:	e000      	b.n	8004f7c <verify_packet+0x34>
  
  return 0;      
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b0a6      	sub	sp, #152	; 0x98
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	607b      	str	r3, [r7, #4]
 8004f90:	4603      	mov	r3, r0
 8004f92:	81fb      	strh	r3, [r7, #14]
 8004f94:	460b      	mov	r3, r1
 8004f96:	81bb      	strh	r3, [r7, #12]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8004f9c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004fa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fa4:	b21a      	sxth	r2, r3
 8004fa6:	89fb      	ldrh	r3, [r7, #14]
 8004fa8:	029b      	lsls	r3, r3, #10
 8004faa:	b21b      	sxth	r3, r3
 8004fac:	4313      	orrs	r3, r2
 8004fae:	b21b      	sxth	r3, r3
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8004fb4:	7afb      	ldrb	r3, [r7, #11]
 8004fb6:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8004fbc:	f107 0318 	add.w	r3, r7, #24
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	f107 0314 	add.w	r3, r7, #20
 8004fc8:	8819      	ldrh	r1, [r3, #0]
 8004fca:	789b      	ldrb	r3, [r3, #2]
 8004fcc:	8011      	strh	r1, [r2, #0]
 8004fce:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8004fd0:	f107 0318 	add.w	r3, r7, #24
 8004fd4:	3304      	adds	r3, #4
 8004fd6:	7afa      	ldrb	r2, [r7, #11]
 8004fd8:	6879      	ldr	r1, [r7, #4]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 fd51 	bl	8005a82 <memcpy>
  
  if (hciContext.io.Send)
 8004fe0:	4b08      	ldr	r3, [pc, #32]	; (8005004 <send_cmd+0x7c>)
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d009      	beq.n	8004ffc <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8004fe8:	4b06      	ldr	r3, [pc, #24]	; (8005004 <send_cmd+0x7c>)
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	7afa      	ldrb	r2, [r7, #11]
 8004fee:	b292      	uxth	r2, r2
 8004ff0:	3204      	adds	r2, #4
 8004ff2:	b291      	uxth	r1, r2
 8004ff4:	f107 0218 	add.w	r2, r7, #24
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4798      	blx	r3
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	3798      	adds	r7, #152	; 0x98
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	2000060c 	.word	0x2000060c

08005008 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8005012:	e00a      	b.n	800502a <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8005014:	f107 030c 	add.w	r3, r7, #12
 8005018:	4619      	mov	r1, r3
 800501a:	6838      	ldr	r0, [r7, #0]
 800501c:	f000 faea 	bl	80055f4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4619      	mov	r1, r3
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 fa51 	bl	80054cc <list_insert_head>
  while (!list_is_empty(src_list))
 800502a:	6838      	ldr	r0, [r7, #0]
 800502c:	f000 fa2c 	bl	8005488 <list_is_empty>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0ee      	beq.n	8005014 <move_list+0xc>
  }
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	3710      	adds	r7, #16
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8005046:	e009      	b.n	800505c <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8005048:	1d3b      	adds	r3, r7, #4
 800504a:	4619      	mov	r1, r3
 800504c:	4809      	ldr	r0, [pc, #36]	; (8005074 <free_event_list+0x34>)
 800504e:	f000 faaa 	bl	80055a6 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4619      	mov	r1, r3
 8005056:	4808      	ldr	r0, [pc, #32]	; (8005078 <free_event_list+0x38>)
 8005058:	f000 fa5e 	bl	8005518 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800505c:	4806      	ldr	r0, [pc, #24]	; (8005078 <free_event_list+0x38>)
 800505e:	f000 faf0 	bl	8005642 <list_get_size>
 8005062:	4603      	mov	r3, r0
 8005064:	2b01      	cmp	r3, #1
 8005066:	ddef      	ble.n	8005048 <free_event_list+0x8>
  }
}
 8005068:	bf00      	nop
 800506a:	bf00      	nop
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	20000348 	.word	0x20000348
 8005078:	20000340 	.word	0x20000340

0800507c <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800508c:	4a18      	ldr	r2, [pc, #96]	; (80050f0 <hci_init+0x74>)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8005092:	4818      	ldr	r0, [pc, #96]	; (80050f4 <hci_init+0x78>)
 8005094:	f000 f9e8 	bl	8005468 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8005098:	4817      	ldr	r0, [pc, #92]	; (80050f8 <hci_init+0x7c>)
 800509a:	f000 f9e5 	bl	8005468 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800509e:	f7fc fa2b 	bl	80014f8 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80050a2:	2300      	movs	r3, #0
 80050a4:	73fb      	strb	r3, [r7, #15]
 80050a6:	e00c      	b.n	80050c2 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
 80050aa:	228c      	movs	r2, #140	; 0x8c
 80050ac:	fb02 f303 	mul.w	r3, r2, r3
 80050b0:	4a12      	ldr	r2, [pc, #72]	; (80050fc <hci_init+0x80>)
 80050b2:	4413      	add	r3, r2
 80050b4:	4619      	mov	r1, r3
 80050b6:	480f      	ldr	r0, [pc, #60]	; (80050f4 <hci_init+0x78>)
 80050b8:	f000 fa2e 	bl	8005518 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80050bc:	7bfb      	ldrb	r3, [r7, #15]
 80050be:	3301      	adds	r3, #1
 80050c0:	73fb      	strb	r3, [r7, #15]
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	2b04      	cmp	r3, #4
 80050c6:	d9ef      	bls.n	80050a8 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 80050c8:	4b09      	ldr	r3, [pc, #36]	; (80050f0 <hci_init+0x74>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d003      	beq.n	80050d8 <hci_init+0x5c>
 80050d0:	4b07      	ldr	r3, [pc, #28]	; (80050f0 <hci_init+0x74>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2000      	movs	r0, #0
 80050d6:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80050d8:	4b05      	ldr	r3, [pc, #20]	; (80050f0 <hci_init+0x74>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <hci_init+0x6a>
 80050e0:	4b03      	ldr	r3, [pc, #12]	; (80050f0 <hci_init+0x74>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	4798      	blx	r3
}
 80050e6:	bf00      	nop
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	2000060c 	.word	0x2000060c
 80050f4:	20000340 	.word	0x20000340
 80050f8:	20000348 	.word	0x20000348
 80050fc:	20000350 	.word	0x20000350

08005100 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a0b      	ldr	r2, [pc, #44]	; (800513c <hci_register_io_bus+0x3c>)
 800510e:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	4a09      	ldr	r2, [pc, #36]	; (800513c <hci_register_io_bus+0x3c>)
 8005116:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	4a07      	ldr	r2, [pc, #28]	; (800513c <hci_register_io_bus+0x3c>)
 800511e:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	4a05      	ldr	r2, [pc, #20]	; (800513c <hci_register_io_bus+0x3c>)
 8005126:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	4a03      	ldr	r2, [pc, #12]	; (800513c <hci_register_io_bus+0x3c>)
 800512e:	6093      	str	r3, [r2, #8]
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	2000060c 	.word	0x2000060c

08005140 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b08e      	sub	sp, #56	; 0x38
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	460b      	mov	r3, r1
 800514a:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	885b      	ldrh	r3, [r3, #2]
 8005150:	b21b      	sxth	r3, r3
 8005152:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005156:	b21a      	sxth	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	881b      	ldrh	r3, [r3, #0]
 800515c:	029b      	lsls	r3, r3, #10
 800515e:	b21b      	sxth	r3, r3
 8005160:	4313      	orrs	r3, r2
 8005162:	b21b      	sxth	r3, r3
 8005164:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8005166:	2300      	movs	r3, #0
 8005168:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800516a:	f107 0308 	add.w	r3, r7, #8
 800516e:	4618      	mov	r0, r3
 8005170:	f000 f97a 	bl	8005468 <list_init_head>

  free_event_list();
 8005174:	f7ff ff64 	bl	8005040 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	8818      	ldrh	r0, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	8859      	ldrh	r1, [r3, #2]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	b2da      	uxtb	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f7ff fefd 	bl	8004f88 <send_cmd>
  
  if (async)
 800518e:	78fb      	ldrb	r3, [r7, #3]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <hci_send_req+0x58>
  {
    return 0;
 8005194:	2300      	movs	r3, #0
 8005196:	e0e5      	b.n	8005364 <hci_send_req+0x224>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8005198:	f7fd f84e 	bl	8002238 <HAL_GetTick>
 800519c:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800519e:	f7fd f84b 	bl	8002238 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051ac:	f200 80b6 	bhi.w	800531c <hci_send_req+0x1dc>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80051b0:	486e      	ldr	r0, [pc, #440]	; (800536c <hci_send_req+0x22c>)
 80051b2:	f000 f969 	bl	8005488 <list_is_empty>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d000      	beq.n	80051be <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80051bc:	e7ef      	b.n	800519e <hci_send_req+0x5e>
      {
        break;
 80051be:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 80051c0:	f107 0310 	add.w	r3, r7, #16
 80051c4:	4619      	mov	r1, r3
 80051c6:	4869      	ldr	r0, [pc, #420]	; (800536c <hci_send_req+0x22c>)
 80051c8:	f000 f9ed 	bl	80055a6 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	3308      	adds	r3, #8
 80051d0:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 80051d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	d17b      	bne.n	80052d2 <hci_send_req+0x192>
    {
      event_pckt = (void *)(hci_hdr->data);
 80051da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051dc:	3301      	adds	r3, #1
 80051de:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	3308      	adds	r3, #8
 80051e4:	3303      	adds	r3, #3
 80051e6:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80051ee:	3b03      	subs	r3, #3
 80051f0:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 80051f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	2b3e      	cmp	r3, #62	; 0x3e
 80051f8:	d04d      	beq.n	8005296 <hci_send_req+0x156>
 80051fa:	2b3e      	cmp	r3, #62	; 0x3e
 80051fc:	dc6b      	bgt.n	80052d6 <hci_send_req+0x196>
 80051fe:	2b10      	cmp	r3, #16
 8005200:	f000 808e 	beq.w	8005320 <hci_send_req+0x1e0>
 8005204:	2b10      	cmp	r3, #16
 8005206:	dc66      	bgt.n	80052d6 <hci_send_req+0x196>
 8005208:	2b0e      	cmp	r3, #14
 800520a:	d024      	beq.n	8005256 <hci_send_req+0x116>
 800520c:	2b0f      	cmp	r3, #15
 800520e:	d162      	bne.n	80052d6 <hci_send_req+0x196>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	885b      	ldrh	r3, [r3, #2]
 8005218:	b29b      	uxth	r3, r3
 800521a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800521c:	429a      	cmp	r2, r3
 800521e:	f040 8081 	bne.w	8005324 <hci_send_req+0x1e4>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b0f      	cmp	r3, #15
 8005228:	d004      	beq.n	8005234 <hci_send_req+0xf4>
          if (cs->status) {
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d053      	beq.n	80052da <hci_send_req+0x19a>
            goto failed;
 8005232:	e07a      	b.n	800532a <hci_send_req+0x1ea>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	695a      	ldr	r2, [r3, #20]
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	429a      	cmp	r2, r3
 800523c:	bf28      	it	cs
 800523e:	461a      	movcs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6918      	ldr	r0, [r3, #16]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	461a      	mov	r2, r3
 800524e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005250:	f000 fc17 	bl	8005a82 <memcpy>
        goto done;
 8005254:	e07a      	b.n	800534c <hci_send_req+0x20c>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005260:	b29b      	uxth	r3, r3
 8005262:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005264:	429a      	cmp	r2, r3
 8005266:	d15f      	bne.n	8005328 <hci_send_req+0x1e8>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8005268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526a:	3303      	adds	r3, #3
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800526e:	6a3b      	ldr	r3, [r7, #32]
 8005270:	3b03      	subs	r3, #3
 8005272:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	695a      	ldr	r2, [r3, #20]
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	429a      	cmp	r2, r3
 800527c:	bf28      	it	cs
 800527e:	461a      	movcs	r2, r3
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6918      	ldr	r0, [r3, #16]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	461a      	mov	r2, r3
 800528e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005290:	f000 fbf7 	bl	8005a82 <memcpy>
        goto done;
 8005294:	e05a      	b.n	800534c <hci_send_req+0x20c>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8005296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005298:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	461a      	mov	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d11a      	bne.n	80052de <hci_send_req+0x19e>
          break;
      
        len -= 1;
 80052a8:	6a3b      	ldr	r3, [r7, #32]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	695a      	ldr	r2, [r3, #20]
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	bf28      	it	cs
 80052b8:	461a      	movcs	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6918      	ldr	r0, [r3, #16]
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	1c59      	adds	r1, r3, #1
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	461a      	mov	r2, r3
 80052cc:	f000 fbd9 	bl	8005a82 <memcpy>
        goto done;
 80052d0:	e03c      	b.n	800534c <hci_send_req+0x20c>
        goto failed;
      
      default:      
        break;
      }
    }
 80052d2:	bf00      	nop
 80052d4:	e004      	b.n	80052e0 <hci_send_req+0x1a0>
        break;
 80052d6:	bf00      	nop
 80052d8:	e002      	b.n	80052e0 <hci_send_req+0x1a0>
          break;
 80052da:	bf00      	nop
 80052dc:	e000      	b.n	80052e0 <hci_send_req+0x1a0>
          break;
 80052de:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80052e0:	4823      	ldr	r0, [pc, #140]	; (8005370 <hci_send_req+0x230>)
 80052e2:	f000 f8d1 	bl	8005488 <list_is_empty>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00d      	beq.n	8005308 <hci_send_req+0x1c8>
 80052ec:	481f      	ldr	r0, [pc, #124]	; (800536c <hci_send_req+0x22c>)
 80052ee:	f000 f8cb 	bl	8005488 <list_is_empty>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d007      	beq.n	8005308 <hci_send_req+0x1c8>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	4619      	mov	r1, r3
 80052fc:	481c      	ldr	r0, [pc, #112]	; (8005370 <hci_send_req+0x230>)
 80052fe:	f000 f90b 	bl	8005518 <list_insert_tail>
      hciReadPacket=NULL;
 8005302:	2300      	movs	r3, #0
 8005304:	613b      	str	r3, [r7, #16]
 8005306:	e008      	b.n	800531a <hci_send_req+0x1da>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	f107 0308 	add.w	r3, r7, #8
 800530e:	4611      	mov	r1, r2
 8005310:	4618      	mov	r0, r3
 8005312:	f000 f901 	bl	8005518 <list_insert_tail>
      hciReadPacket=NULL;
 8005316:	2300      	movs	r3, #0
 8005318:	613b      	str	r3, [r7, #16]
  {
 800531a:	e73d      	b.n	8005198 <hci_send_req+0x58>
        goto failed;
 800531c:	bf00      	nop
 800531e:	e004      	b.n	800532a <hci_send_req+0x1ea>
        goto failed;
 8005320:	bf00      	nop
 8005322:	e002      	b.n	800532a <hci_send_req+0x1ea>
          goto failed;
 8005324:	bf00      	nop
 8005326:	e000      	b.n	800532a <hci_send_req+0x1ea>
          goto failed;
 8005328:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d004      	beq.n	800533a <hci_send_req+0x1fa>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	4619      	mov	r1, r3
 8005334:	480e      	ldr	r0, [pc, #56]	; (8005370 <hci_send_req+0x230>)
 8005336:	f000 f8c9 	bl	80054cc <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800533a:	f107 0308 	add.w	r3, r7, #8
 800533e:	4619      	mov	r1, r3
 8005340:	480a      	ldr	r0, [pc, #40]	; (800536c <hci_send_req+0x22c>)
 8005342:	f7ff fe61 	bl	8005008 <move_list>

  return -1;
 8005346:	f04f 33ff 	mov.w	r3, #4294967295
 800534a:	e00b      	b.n	8005364 <hci_send_req+0x224>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	4619      	mov	r1, r3
 8005350:	4807      	ldr	r0, [pc, #28]	; (8005370 <hci_send_req+0x230>)
 8005352:	f000 f8bb 	bl	80054cc <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8005356:	f107 0308 	add.w	r3, r7, #8
 800535a:	4619      	mov	r1, r3
 800535c:	4803      	ldr	r0, [pc, #12]	; (800536c <hci_send_req+0x22c>)
 800535e:	f7ff fe53 	bl	8005008 <move_list>

  return 0;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3738      	adds	r7, #56	; 0x38
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	20000348 	.word	0x20000348
 8005370:	20000340 	.word	0x20000340

08005374 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800537a:	2300      	movs	r3, #0
 800537c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800537e:	e013      	b.n	80053a8 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8005380:	1d3b      	adds	r3, r7, #4
 8005382:	4619      	mov	r1, r3
 8005384:	480e      	ldr	r0, [pc, #56]	; (80053c0 <hci_user_evt_proc+0x4c>)
 8005386:	f000 f90e 	bl	80055a6 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800538a:	4b0e      	ldr	r3, [pc, #56]	; (80053c4 <hci_user_evt_proc+0x50>)
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d005      	beq.n	800539e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8005392:	4b0c      	ldr	r3, [pc, #48]	; (80053c4 <hci_user_evt_proc+0x50>)
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	3208      	adds	r2, #8
 800539a:	4610      	mov	r0, r2
 800539c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4619      	mov	r1, r3
 80053a2:	4809      	ldr	r0, [pc, #36]	; (80053c8 <hci_user_evt_proc+0x54>)
 80053a4:	f000 f8b8 	bl	8005518 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80053a8:	4805      	ldr	r0, [pc, #20]	; (80053c0 <hci_user_evt_proc+0x4c>)
 80053aa:	f000 f86d 	bl	8005488 <list_is_empty>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0e5      	beq.n	8005380 <hci_user_evt_proc+0xc>
  }
}
 80053b4:	bf00      	nop
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	20000348 	.word	0x20000348
 80053c4:	2000060c 	.word	0x2000060c
 80053c8:	20000340 	.word	0x20000340

080053cc <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80053dc:	481f      	ldr	r0, [pc, #124]	; (800545c <hci_notify_asynch_evt+0x90>)
 80053de:	f000 f853 	bl	8005488 <list_is_empty>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d132      	bne.n	800544e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80053e8:	f107 030c 	add.w	r3, r7, #12
 80053ec:	4619      	mov	r1, r3
 80053ee:	481b      	ldr	r0, [pc, #108]	; (800545c <hci_notify_asynch_evt+0x90>)
 80053f0:	f000 f8d9 	bl	80055a6 <list_remove_head>
    
    if (hciContext.io.Receive)
 80053f4:	4b1a      	ldr	r3, [pc, #104]	; (8005460 <hci_notify_asynch_evt+0x94>)
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d02a      	beq.n	8005452 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80053fc:	4b18      	ldr	r3, [pc, #96]	; (8005460 <hci_notify_asynch_evt+0x94>)
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	68fa      	ldr	r2, [r7, #12]
 8005402:	3208      	adds	r2, #8
 8005404:	2180      	movs	r1, #128	; 0x80
 8005406:	4610      	mov	r0, r2
 8005408:	4798      	blx	r3
 800540a:	4603      	mov	r3, r0
 800540c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800540e:	7cfb      	ldrb	r3, [r7, #19]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d016      	beq.n	8005442 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	7cfa      	ldrb	r2, [r7, #19]
 8005418:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	4618      	mov	r0, r3
 8005420:	f7ff fd92 	bl	8004f48 <verify_packet>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d105      	bne.n	8005436 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	4619      	mov	r1, r3
 800542e:	480d      	ldr	r0, [pc, #52]	; (8005464 <hci_notify_asynch_evt+0x98>)
 8005430:	f000 f872 	bl	8005518 <list_insert_tail>
 8005434:	e00d      	b.n	8005452 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	4619      	mov	r1, r3
 800543a:	4808      	ldr	r0, [pc, #32]	; (800545c <hci_notify_asynch_evt+0x90>)
 800543c:	f000 f846 	bl	80054cc <list_insert_head>
 8005440:	e007      	b.n	8005452 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	4619      	mov	r1, r3
 8005446:	4805      	ldr	r0, [pc, #20]	; (800545c <hci_notify_asynch_evt+0x90>)
 8005448:	f000 f840 	bl	80054cc <list_insert_head>
 800544c:	e001      	b.n	8005452 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800544e:	2301      	movs	r3, #1
 8005450:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8005452:	697b      	ldr	r3, [r7, #20]

}
 8005454:	4618      	mov	r0, r3
 8005456:	3718      	adds	r7, #24
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	20000340 	.word	0x20000340
 8005460:	2000060c 	.word	0x2000060c
 8005464:	20000348 	.word	0x20000348

08005468 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	605a      	str	r2, [r3, #4]
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005490:	f3ef 8310 	mrs	r3, PRIMASK
 8005494:	60fb      	str	r3, [r7, #12]
  return(result);
 8005496:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8005498:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800549a:	b672      	cpsid	i
}
 800549c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d102      	bne.n	80054ae <list_is_empty+0x26>
  {
    return_value = 1;
 80054a8:	2301      	movs	r3, #1
 80054aa:	75fb      	strb	r3, [r7, #23]
 80054ac:	e001      	b.n	80054b2 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 80054ae:	2300      	movs	r3, #0
 80054b0:	75fb      	strb	r3, [r7, #23]
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f383 8810 	msr	PRIMASK, r3
}
 80054bc:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 80054be:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	371c      	adds	r7, #28
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054d6:	f3ef 8310 	mrs	r3, PRIMASK
 80054da:	60fb      	str	r3, [r7, #12]
  return(result);
 80054dc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80054de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80054e0:	b672      	cpsid	i
}
 80054e2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	683a      	ldr	r2, [r7, #0]
 80054f6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	605a      	str	r2, [r3, #4]
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	f383 8810 	msr	PRIMASK, r3
}
 800550a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800550c:	bf00      	nop
 800550e:	371c      	adds	r7, #28
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005522:	f3ef 8310 	mrs	r3, PRIMASK
 8005526:	60fb      	str	r3, [r7, #12]
  return(result);
 8005528:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800552a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800552c:	b672      	cpsid	i
}
 800552e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	683a      	ldr	r2, [r7, #0]
 800554a:	601a      	str	r2, [r3, #0]
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	f383 8810 	msr	PRIMASK, r3
}
 8005556:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8005558:	bf00      	nop
 800555a:	371c      	adds	r7, #28
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8005564:	b480      	push	{r7}
 8005566:	b087      	sub	sp, #28
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800556c:	f3ef 8310 	mrs	r3, PRIMASK
 8005570:	60fb      	str	r3, [r7, #12]
  return(result);
 8005572:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8005574:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8005576:	b672      	cpsid	i
}
 8005578:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6812      	ldr	r2, [r2, #0]
 8005582:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6852      	ldr	r2, [r2, #4]
 800558c:	605a      	str	r2, [r3, #4]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	f383 8810 	msr	PRIMASK, r3
}
 8005598:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800559a:	bf00      	nop
 800559c:	371c      	adds	r7, #28
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr

080055a6 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b086      	sub	sp, #24
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
 80055ae:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055b0:	f3ef 8310 	mrs	r3, PRIMASK
 80055b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80055b6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80055b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80055ba:	b672      	cpsid	i
}
 80055bc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff ffca 	bl	8005564 <list_remove_node>
  (*node)->next = NULL;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2200      	movs	r2, #0
 80055d6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2200      	movs	r2, #0
 80055de:	605a      	str	r2, [r3, #4]
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f383 8810 	msr	PRIMASK, r3
}
 80055ea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80055ec:	bf00      	nop
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005602:	60fb      	str	r3, [r7, #12]
  return(result);
 8005604:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8005606:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8005608:	b672      	cpsid	i
}
 800560a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685a      	ldr	r2, [r3, #4]
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	4618      	mov	r0, r3
 800561a:	f7ff ffa3 	bl	8005564 <list_remove_node>
  (*node)->next = NULL;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2200      	movs	r2, #0
 800562c:	605a      	str	r2, [r3, #4]
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	f383 8810 	msr	PRIMASK, r3
}
 8005638:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800563a:	bf00      	nop
 800563c:	3718      	adds	r7, #24
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8005642:	b480      	push	{r7}
 8005644:	b089      	sub	sp, #36	; 0x24
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  int size = 0;
 800564a:	2300      	movs	r3, #0
 800564c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800564e:	f3ef 8310 	mrs	r3, PRIMASK
 8005652:	613b      	str	r3, [r7, #16]
  return(result);
 8005654:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8005656:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8005658:	b672      	cpsid	i
}
 800565a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8005662:	e005      	b.n	8005670 <list_get_size+0x2e>
  {
    size++;
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	3301      	adds	r3, #1
 8005668:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8005670:	69ba      	ldr	r2, [r7, #24]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	429a      	cmp	r2, r3
 8005676:	d1f5      	bne.n	8005664 <list_get_size+0x22>
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f383 8810 	msr	PRIMASK, r3
}
 8005682:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8005684:	69fb      	ldr	r3, [r7, #28]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3724      	adds	r7, #36	; 0x24
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
	...

08005694 <__errno>:
 8005694:	4b01      	ldr	r3, [pc, #4]	; (800569c <__errno+0x8>)
 8005696:	6818      	ldr	r0, [r3, #0]
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	20000040 	.word	0x20000040

080056a0 <__sflush_r>:
 80056a0:	898a      	ldrh	r2, [r1, #12]
 80056a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056a6:	4605      	mov	r5, r0
 80056a8:	0710      	lsls	r0, r2, #28
 80056aa:	460c      	mov	r4, r1
 80056ac:	d458      	bmi.n	8005760 <__sflush_r+0xc0>
 80056ae:	684b      	ldr	r3, [r1, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	dc05      	bgt.n	80056c0 <__sflush_r+0x20>
 80056b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	dc02      	bgt.n	80056c0 <__sflush_r+0x20>
 80056ba:	2000      	movs	r0, #0
 80056bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80056c2:	2e00      	cmp	r6, #0
 80056c4:	d0f9      	beq.n	80056ba <__sflush_r+0x1a>
 80056c6:	2300      	movs	r3, #0
 80056c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80056cc:	682f      	ldr	r7, [r5, #0]
 80056ce:	602b      	str	r3, [r5, #0]
 80056d0:	d032      	beq.n	8005738 <__sflush_r+0x98>
 80056d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80056d4:	89a3      	ldrh	r3, [r4, #12]
 80056d6:	075a      	lsls	r2, r3, #29
 80056d8:	d505      	bpl.n	80056e6 <__sflush_r+0x46>
 80056da:	6863      	ldr	r3, [r4, #4]
 80056dc:	1ac0      	subs	r0, r0, r3
 80056de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80056e0:	b10b      	cbz	r3, 80056e6 <__sflush_r+0x46>
 80056e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056e4:	1ac0      	subs	r0, r0, r3
 80056e6:	2300      	movs	r3, #0
 80056e8:	4602      	mov	r2, r0
 80056ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80056ec:	6a21      	ldr	r1, [r4, #32]
 80056ee:	4628      	mov	r0, r5
 80056f0:	47b0      	blx	r6
 80056f2:	1c43      	adds	r3, r0, #1
 80056f4:	89a3      	ldrh	r3, [r4, #12]
 80056f6:	d106      	bne.n	8005706 <__sflush_r+0x66>
 80056f8:	6829      	ldr	r1, [r5, #0]
 80056fa:	291d      	cmp	r1, #29
 80056fc:	d82c      	bhi.n	8005758 <__sflush_r+0xb8>
 80056fe:	4a2a      	ldr	r2, [pc, #168]	; (80057a8 <__sflush_r+0x108>)
 8005700:	40ca      	lsrs	r2, r1
 8005702:	07d6      	lsls	r6, r2, #31
 8005704:	d528      	bpl.n	8005758 <__sflush_r+0xb8>
 8005706:	2200      	movs	r2, #0
 8005708:	6062      	str	r2, [r4, #4]
 800570a:	04d9      	lsls	r1, r3, #19
 800570c:	6922      	ldr	r2, [r4, #16]
 800570e:	6022      	str	r2, [r4, #0]
 8005710:	d504      	bpl.n	800571c <__sflush_r+0x7c>
 8005712:	1c42      	adds	r2, r0, #1
 8005714:	d101      	bne.n	800571a <__sflush_r+0x7a>
 8005716:	682b      	ldr	r3, [r5, #0]
 8005718:	b903      	cbnz	r3, 800571c <__sflush_r+0x7c>
 800571a:	6560      	str	r0, [r4, #84]	; 0x54
 800571c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800571e:	602f      	str	r7, [r5, #0]
 8005720:	2900      	cmp	r1, #0
 8005722:	d0ca      	beq.n	80056ba <__sflush_r+0x1a>
 8005724:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005728:	4299      	cmp	r1, r3
 800572a:	d002      	beq.n	8005732 <__sflush_r+0x92>
 800572c:	4628      	mov	r0, r5
 800572e:	f000 f9bf 	bl	8005ab0 <_free_r>
 8005732:	2000      	movs	r0, #0
 8005734:	6360      	str	r0, [r4, #52]	; 0x34
 8005736:	e7c1      	b.n	80056bc <__sflush_r+0x1c>
 8005738:	6a21      	ldr	r1, [r4, #32]
 800573a:	2301      	movs	r3, #1
 800573c:	4628      	mov	r0, r5
 800573e:	47b0      	blx	r6
 8005740:	1c41      	adds	r1, r0, #1
 8005742:	d1c7      	bne.n	80056d4 <__sflush_r+0x34>
 8005744:	682b      	ldr	r3, [r5, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d0c4      	beq.n	80056d4 <__sflush_r+0x34>
 800574a:	2b1d      	cmp	r3, #29
 800574c:	d001      	beq.n	8005752 <__sflush_r+0xb2>
 800574e:	2b16      	cmp	r3, #22
 8005750:	d101      	bne.n	8005756 <__sflush_r+0xb6>
 8005752:	602f      	str	r7, [r5, #0]
 8005754:	e7b1      	b.n	80056ba <__sflush_r+0x1a>
 8005756:	89a3      	ldrh	r3, [r4, #12]
 8005758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800575c:	81a3      	strh	r3, [r4, #12]
 800575e:	e7ad      	b.n	80056bc <__sflush_r+0x1c>
 8005760:	690f      	ldr	r7, [r1, #16]
 8005762:	2f00      	cmp	r7, #0
 8005764:	d0a9      	beq.n	80056ba <__sflush_r+0x1a>
 8005766:	0793      	lsls	r3, r2, #30
 8005768:	680e      	ldr	r6, [r1, #0]
 800576a:	bf08      	it	eq
 800576c:	694b      	ldreq	r3, [r1, #20]
 800576e:	600f      	str	r7, [r1, #0]
 8005770:	bf18      	it	ne
 8005772:	2300      	movne	r3, #0
 8005774:	eba6 0807 	sub.w	r8, r6, r7
 8005778:	608b      	str	r3, [r1, #8]
 800577a:	f1b8 0f00 	cmp.w	r8, #0
 800577e:	dd9c      	ble.n	80056ba <__sflush_r+0x1a>
 8005780:	6a21      	ldr	r1, [r4, #32]
 8005782:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005784:	4643      	mov	r3, r8
 8005786:	463a      	mov	r2, r7
 8005788:	4628      	mov	r0, r5
 800578a:	47b0      	blx	r6
 800578c:	2800      	cmp	r0, #0
 800578e:	dc06      	bgt.n	800579e <__sflush_r+0xfe>
 8005790:	89a3      	ldrh	r3, [r4, #12]
 8005792:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005796:	81a3      	strh	r3, [r4, #12]
 8005798:	f04f 30ff 	mov.w	r0, #4294967295
 800579c:	e78e      	b.n	80056bc <__sflush_r+0x1c>
 800579e:	4407      	add	r7, r0
 80057a0:	eba8 0800 	sub.w	r8, r8, r0
 80057a4:	e7e9      	b.n	800577a <__sflush_r+0xda>
 80057a6:	bf00      	nop
 80057a8:	20400001 	.word	0x20400001

080057ac <_fflush_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	690b      	ldr	r3, [r1, #16]
 80057b0:	4605      	mov	r5, r0
 80057b2:	460c      	mov	r4, r1
 80057b4:	b913      	cbnz	r3, 80057bc <_fflush_r+0x10>
 80057b6:	2500      	movs	r5, #0
 80057b8:	4628      	mov	r0, r5
 80057ba:	bd38      	pop	{r3, r4, r5, pc}
 80057bc:	b118      	cbz	r0, 80057c6 <_fflush_r+0x1a>
 80057be:	6983      	ldr	r3, [r0, #24]
 80057c0:	b90b      	cbnz	r3, 80057c6 <_fflush_r+0x1a>
 80057c2:	f000 f899 	bl	80058f8 <__sinit>
 80057c6:	4b14      	ldr	r3, [pc, #80]	; (8005818 <_fflush_r+0x6c>)
 80057c8:	429c      	cmp	r4, r3
 80057ca:	d11b      	bne.n	8005804 <_fflush_r+0x58>
 80057cc:	686c      	ldr	r4, [r5, #4]
 80057ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d0ef      	beq.n	80057b6 <_fflush_r+0xa>
 80057d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80057d8:	07d0      	lsls	r0, r2, #31
 80057da:	d404      	bmi.n	80057e6 <_fflush_r+0x3a>
 80057dc:	0599      	lsls	r1, r3, #22
 80057de:	d402      	bmi.n	80057e6 <_fflush_r+0x3a>
 80057e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057e2:	f000 f94c 	bl	8005a7e <__retarget_lock_acquire_recursive>
 80057e6:	4628      	mov	r0, r5
 80057e8:	4621      	mov	r1, r4
 80057ea:	f7ff ff59 	bl	80056a0 <__sflush_r>
 80057ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057f0:	07da      	lsls	r2, r3, #31
 80057f2:	4605      	mov	r5, r0
 80057f4:	d4e0      	bmi.n	80057b8 <_fflush_r+0xc>
 80057f6:	89a3      	ldrh	r3, [r4, #12]
 80057f8:	059b      	lsls	r3, r3, #22
 80057fa:	d4dd      	bmi.n	80057b8 <_fflush_r+0xc>
 80057fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057fe:	f000 f93f 	bl	8005a80 <__retarget_lock_release_recursive>
 8005802:	e7d9      	b.n	80057b8 <_fflush_r+0xc>
 8005804:	4b05      	ldr	r3, [pc, #20]	; (800581c <_fflush_r+0x70>)
 8005806:	429c      	cmp	r4, r3
 8005808:	d101      	bne.n	800580e <_fflush_r+0x62>
 800580a:	68ac      	ldr	r4, [r5, #8]
 800580c:	e7df      	b.n	80057ce <_fflush_r+0x22>
 800580e:	4b04      	ldr	r3, [pc, #16]	; (8005820 <_fflush_r+0x74>)
 8005810:	429c      	cmp	r4, r3
 8005812:	bf08      	it	eq
 8005814:	68ec      	ldreq	r4, [r5, #12]
 8005816:	e7da      	b.n	80057ce <_fflush_r+0x22>
 8005818:	08006c20 	.word	0x08006c20
 800581c:	08006c40 	.word	0x08006c40
 8005820:	08006c00 	.word	0x08006c00

08005824 <fflush>:
 8005824:	4601      	mov	r1, r0
 8005826:	b920      	cbnz	r0, 8005832 <fflush+0xe>
 8005828:	4b04      	ldr	r3, [pc, #16]	; (800583c <fflush+0x18>)
 800582a:	4905      	ldr	r1, [pc, #20]	; (8005840 <fflush+0x1c>)
 800582c:	6818      	ldr	r0, [r3, #0]
 800582e:	f000 b8e1 	b.w	80059f4 <_fwalk_reent>
 8005832:	4b04      	ldr	r3, [pc, #16]	; (8005844 <fflush+0x20>)
 8005834:	6818      	ldr	r0, [r3, #0]
 8005836:	f7ff bfb9 	b.w	80057ac <_fflush_r>
 800583a:	bf00      	nop
 800583c:	08006c60 	.word	0x08006c60
 8005840:	080057ad 	.word	0x080057ad
 8005844:	20000040 	.word	0x20000040

08005848 <std>:
 8005848:	2300      	movs	r3, #0
 800584a:	b510      	push	{r4, lr}
 800584c:	4604      	mov	r4, r0
 800584e:	e9c0 3300 	strd	r3, r3, [r0]
 8005852:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005856:	6083      	str	r3, [r0, #8]
 8005858:	8181      	strh	r1, [r0, #12]
 800585a:	6643      	str	r3, [r0, #100]	; 0x64
 800585c:	81c2      	strh	r2, [r0, #14]
 800585e:	6183      	str	r3, [r0, #24]
 8005860:	4619      	mov	r1, r3
 8005862:	2208      	movs	r2, #8
 8005864:	305c      	adds	r0, #92	; 0x5c
 8005866:	f000 f91a 	bl	8005a9e <memset>
 800586a:	4b05      	ldr	r3, [pc, #20]	; (8005880 <std+0x38>)
 800586c:	6263      	str	r3, [r4, #36]	; 0x24
 800586e:	4b05      	ldr	r3, [pc, #20]	; (8005884 <std+0x3c>)
 8005870:	62a3      	str	r3, [r4, #40]	; 0x28
 8005872:	4b05      	ldr	r3, [pc, #20]	; (8005888 <std+0x40>)
 8005874:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005876:	4b05      	ldr	r3, [pc, #20]	; (800588c <std+0x44>)
 8005878:	6224      	str	r4, [r4, #32]
 800587a:	6323      	str	r3, [r4, #48]	; 0x30
 800587c:	bd10      	pop	{r4, pc}
 800587e:	bf00      	nop
 8005880:	08005dd9 	.word	0x08005dd9
 8005884:	08005dfb 	.word	0x08005dfb
 8005888:	08005e33 	.word	0x08005e33
 800588c:	08005e57 	.word	0x08005e57

08005890 <_cleanup_r>:
 8005890:	4901      	ldr	r1, [pc, #4]	; (8005898 <_cleanup_r+0x8>)
 8005892:	f000 b8af 	b.w	80059f4 <_fwalk_reent>
 8005896:	bf00      	nop
 8005898:	080057ad 	.word	0x080057ad

0800589c <__sfmoreglue>:
 800589c:	b570      	push	{r4, r5, r6, lr}
 800589e:	2268      	movs	r2, #104	; 0x68
 80058a0:	1e4d      	subs	r5, r1, #1
 80058a2:	4355      	muls	r5, r2
 80058a4:	460e      	mov	r6, r1
 80058a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80058aa:	f000 f96d 	bl	8005b88 <_malloc_r>
 80058ae:	4604      	mov	r4, r0
 80058b0:	b140      	cbz	r0, 80058c4 <__sfmoreglue+0x28>
 80058b2:	2100      	movs	r1, #0
 80058b4:	e9c0 1600 	strd	r1, r6, [r0]
 80058b8:	300c      	adds	r0, #12
 80058ba:	60a0      	str	r0, [r4, #8]
 80058bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80058c0:	f000 f8ed 	bl	8005a9e <memset>
 80058c4:	4620      	mov	r0, r4
 80058c6:	bd70      	pop	{r4, r5, r6, pc}

080058c8 <__sfp_lock_acquire>:
 80058c8:	4801      	ldr	r0, [pc, #4]	; (80058d0 <__sfp_lock_acquire+0x8>)
 80058ca:	f000 b8d8 	b.w	8005a7e <__retarget_lock_acquire_recursive>
 80058ce:	bf00      	nop
 80058d0:	2000062d 	.word	0x2000062d

080058d4 <__sfp_lock_release>:
 80058d4:	4801      	ldr	r0, [pc, #4]	; (80058dc <__sfp_lock_release+0x8>)
 80058d6:	f000 b8d3 	b.w	8005a80 <__retarget_lock_release_recursive>
 80058da:	bf00      	nop
 80058dc:	2000062d 	.word	0x2000062d

080058e0 <__sinit_lock_acquire>:
 80058e0:	4801      	ldr	r0, [pc, #4]	; (80058e8 <__sinit_lock_acquire+0x8>)
 80058e2:	f000 b8cc 	b.w	8005a7e <__retarget_lock_acquire_recursive>
 80058e6:	bf00      	nop
 80058e8:	2000062e 	.word	0x2000062e

080058ec <__sinit_lock_release>:
 80058ec:	4801      	ldr	r0, [pc, #4]	; (80058f4 <__sinit_lock_release+0x8>)
 80058ee:	f000 b8c7 	b.w	8005a80 <__retarget_lock_release_recursive>
 80058f2:	bf00      	nop
 80058f4:	2000062e 	.word	0x2000062e

080058f8 <__sinit>:
 80058f8:	b510      	push	{r4, lr}
 80058fa:	4604      	mov	r4, r0
 80058fc:	f7ff fff0 	bl	80058e0 <__sinit_lock_acquire>
 8005900:	69a3      	ldr	r3, [r4, #24]
 8005902:	b11b      	cbz	r3, 800590c <__sinit+0x14>
 8005904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005908:	f7ff bff0 	b.w	80058ec <__sinit_lock_release>
 800590c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005910:	6523      	str	r3, [r4, #80]	; 0x50
 8005912:	4b13      	ldr	r3, [pc, #76]	; (8005960 <__sinit+0x68>)
 8005914:	4a13      	ldr	r2, [pc, #76]	; (8005964 <__sinit+0x6c>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	62a2      	str	r2, [r4, #40]	; 0x28
 800591a:	42a3      	cmp	r3, r4
 800591c:	bf04      	itt	eq
 800591e:	2301      	moveq	r3, #1
 8005920:	61a3      	streq	r3, [r4, #24]
 8005922:	4620      	mov	r0, r4
 8005924:	f000 f820 	bl	8005968 <__sfp>
 8005928:	6060      	str	r0, [r4, #4]
 800592a:	4620      	mov	r0, r4
 800592c:	f000 f81c 	bl	8005968 <__sfp>
 8005930:	60a0      	str	r0, [r4, #8]
 8005932:	4620      	mov	r0, r4
 8005934:	f000 f818 	bl	8005968 <__sfp>
 8005938:	2200      	movs	r2, #0
 800593a:	60e0      	str	r0, [r4, #12]
 800593c:	2104      	movs	r1, #4
 800593e:	6860      	ldr	r0, [r4, #4]
 8005940:	f7ff ff82 	bl	8005848 <std>
 8005944:	68a0      	ldr	r0, [r4, #8]
 8005946:	2201      	movs	r2, #1
 8005948:	2109      	movs	r1, #9
 800594a:	f7ff ff7d 	bl	8005848 <std>
 800594e:	68e0      	ldr	r0, [r4, #12]
 8005950:	2202      	movs	r2, #2
 8005952:	2112      	movs	r1, #18
 8005954:	f7ff ff78 	bl	8005848 <std>
 8005958:	2301      	movs	r3, #1
 800595a:	61a3      	str	r3, [r4, #24]
 800595c:	e7d2      	b.n	8005904 <__sinit+0xc>
 800595e:	bf00      	nop
 8005960:	08006c60 	.word	0x08006c60
 8005964:	08005891 	.word	0x08005891

08005968 <__sfp>:
 8005968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800596a:	4607      	mov	r7, r0
 800596c:	f7ff ffac 	bl	80058c8 <__sfp_lock_acquire>
 8005970:	4b1e      	ldr	r3, [pc, #120]	; (80059ec <__sfp+0x84>)
 8005972:	681e      	ldr	r6, [r3, #0]
 8005974:	69b3      	ldr	r3, [r6, #24]
 8005976:	b913      	cbnz	r3, 800597e <__sfp+0x16>
 8005978:	4630      	mov	r0, r6
 800597a:	f7ff ffbd 	bl	80058f8 <__sinit>
 800597e:	3648      	adds	r6, #72	; 0x48
 8005980:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005984:	3b01      	subs	r3, #1
 8005986:	d503      	bpl.n	8005990 <__sfp+0x28>
 8005988:	6833      	ldr	r3, [r6, #0]
 800598a:	b30b      	cbz	r3, 80059d0 <__sfp+0x68>
 800598c:	6836      	ldr	r6, [r6, #0]
 800598e:	e7f7      	b.n	8005980 <__sfp+0x18>
 8005990:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005994:	b9d5      	cbnz	r5, 80059cc <__sfp+0x64>
 8005996:	4b16      	ldr	r3, [pc, #88]	; (80059f0 <__sfp+0x88>)
 8005998:	60e3      	str	r3, [r4, #12]
 800599a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800599e:	6665      	str	r5, [r4, #100]	; 0x64
 80059a0:	f000 f86c 	bl	8005a7c <__retarget_lock_init_recursive>
 80059a4:	f7ff ff96 	bl	80058d4 <__sfp_lock_release>
 80059a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80059ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80059b0:	6025      	str	r5, [r4, #0]
 80059b2:	61a5      	str	r5, [r4, #24]
 80059b4:	2208      	movs	r2, #8
 80059b6:	4629      	mov	r1, r5
 80059b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80059bc:	f000 f86f 	bl	8005a9e <memset>
 80059c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80059c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80059c8:	4620      	mov	r0, r4
 80059ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059cc:	3468      	adds	r4, #104	; 0x68
 80059ce:	e7d9      	b.n	8005984 <__sfp+0x1c>
 80059d0:	2104      	movs	r1, #4
 80059d2:	4638      	mov	r0, r7
 80059d4:	f7ff ff62 	bl	800589c <__sfmoreglue>
 80059d8:	4604      	mov	r4, r0
 80059da:	6030      	str	r0, [r6, #0]
 80059dc:	2800      	cmp	r0, #0
 80059de:	d1d5      	bne.n	800598c <__sfp+0x24>
 80059e0:	f7ff ff78 	bl	80058d4 <__sfp_lock_release>
 80059e4:	230c      	movs	r3, #12
 80059e6:	603b      	str	r3, [r7, #0]
 80059e8:	e7ee      	b.n	80059c8 <__sfp+0x60>
 80059ea:	bf00      	nop
 80059ec:	08006c60 	.word	0x08006c60
 80059f0:	ffff0001 	.word	0xffff0001

080059f4 <_fwalk_reent>:
 80059f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059f8:	4606      	mov	r6, r0
 80059fa:	4688      	mov	r8, r1
 80059fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005a00:	2700      	movs	r7, #0
 8005a02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a06:	f1b9 0901 	subs.w	r9, r9, #1
 8005a0a:	d505      	bpl.n	8005a18 <_fwalk_reent+0x24>
 8005a0c:	6824      	ldr	r4, [r4, #0]
 8005a0e:	2c00      	cmp	r4, #0
 8005a10:	d1f7      	bne.n	8005a02 <_fwalk_reent+0xe>
 8005a12:	4638      	mov	r0, r7
 8005a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a18:	89ab      	ldrh	r3, [r5, #12]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d907      	bls.n	8005a2e <_fwalk_reent+0x3a>
 8005a1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a22:	3301      	adds	r3, #1
 8005a24:	d003      	beq.n	8005a2e <_fwalk_reent+0x3a>
 8005a26:	4629      	mov	r1, r5
 8005a28:	4630      	mov	r0, r6
 8005a2a:	47c0      	blx	r8
 8005a2c:	4307      	orrs	r7, r0
 8005a2e:	3568      	adds	r5, #104	; 0x68
 8005a30:	e7e9      	b.n	8005a06 <_fwalk_reent+0x12>
	...

08005a34 <__libc_init_array>:
 8005a34:	b570      	push	{r4, r5, r6, lr}
 8005a36:	4d0d      	ldr	r5, [pc, #52]	; (8005a6c <__libc_init_array+0x38>)
 8005a38:	4c0d      	ldr	r4, [pc, #52]	; (8005a70 <__libc_init_array+0x3c>)
 8005a3a:	1b64      	subs	r4, r4, r5
 8005a3c:	10a4      	asrs	r4, r4, #2
 8005a3e:	2600      	movs	r6, #0
 8005a40:	42a6      	cmp	r6, r4
 8005a42:	d109      	bne.n	8005a58 <__libc_init_array+0x24>
 8005a44:	4d0b      	ldr	r5, [pc, #44]	; (8005a74 <__libc_init_array+0x40>)
 8005a46:	4c0c      	ldr	r4, [pc, #48]	; (8005a78 <__libc_init_array+0x44>)
 8005a48:	f000 feda 	bl	8006800 <_init>
 8005a4c:	1b64      	subs	r4, r4, r5
 8005a4e:	10a4      	asrs	r4, r4, #2
 8005a50:	2600      	movs	r6, #0
 8005a52:	42a6      	cmp	r6, r4
 8005a54:	d105      	bne.n	8005a62 <__libc_init_array+0x2e>
 8005a56:	bd70      	pop	{r4, r5, r6, pc}
 8005a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a5c:	4798      	blx	r3
 8005a5e:	3601      	adds	r6, #1
 8005a60:	e7ee      	b.n	8005a40 <__libc_init_array+0xc>
 8005a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a66:	4798      	blx	r3
 8005a68:	3601      	adds	r6, #1
 8005a6a:	e7f2      	b.n	8005a52 <__libc_init_array+0x1e>
 8005a6c:	08006ca0 	.word	0x08006ca0
 8005a70:	08006ca0 	.word	0x08006ca0
 8005a74:	08006ca0 	.word	0x08006ca0
 8005a78:	08006ca4 	.word	0x08006ca4

08005a7c <__retarget_lock_init_recursive>:
 8005a7c:	4770      	bx	lr

08005a7e <__retarget_lock_acquire_recursive>:
 8005a7e:	4770      	bx	lr

08005a80 <__retarget_lock_release_recursive>:
 8005a80:	4770      	bx	lr

08005a82 <memcpy>:
 8005a82:	440a      	add	r2, r1
 8005a84:	4291      	cmp	r1, r2
 8005a86:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a8a:	d100      	bne.n	8005a8e <memcpy+0xc>
 8005a8c:	4770      	bx	lr
 8005a8e:	b510      	push	{r4, lr}
 8005a90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a98:	4291      	cmp	r1, r2
 8005a9a:	d1f9      	bne.n	8005a90 <memcpy+0xe>
 8005a9c:	bd10      	pop	{r4, pc}

08005a9e <memset>:
 8005a9e:	4402      	add	r2, r0
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d100      	bne.n	8005aa8 <memset+0xa>
 8005aa6:	4770      	bx	lr
 8005aa8:	f803 1b01 	strb.w	r1, [r3], #1
 8005aac:	e7f9      	b.n	8005aa2 <memset+0x4>
	...

08005ab0 <_free_r>:
 8005ab0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ab2:	2900      	cmp	r1, #0
 8005ab4:	d044      	beq.n	8005b40 <_free_r+0x90>
 8005ab6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005aba:	9001      	str	r0, [sp, #4]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f1a1 0404 	sub.w	r4, r1, #4
 8005ac2:	bfb8      	it	lt
 8005ac4:	18e4      	addlt	r4, r4, r3
 8005ac6:	f000 fb25 	bl	8006114 <__malloc_lock>
 8005aca:	4a1e      	ldr	r2, [pc, #120]	; (8005b44 <_free_r+0x94>)
 8005acc:	9801      	ldr	r0, [sp, #4]
 8005ace:	6813      	ldr	r3, [r2, #0]
 8005ad0:	b933      	cbnz	r3, 8005ae0 <_free_r+0x30>
 8005ad2:	6063      	str	r3, [r4, #4]
 8005ad4:	6014      	str	r4, [r2, #0]
 8005ad6:	b003      	add	sp, #12
 8005ad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005adc:	f000 bb20 	b.w	8006120 <__malloc_unlock>
 8005ae0:	42a3      	cmp	r3, r4
 8005ae2:	d908      	bls.n	8005af6 <_free_r+0x46>
 8005ae4:	6825      	ldr	r5, [r4, #0]
 8005ae6:	1961      	adds	r1, r4, r5
 8005ae8:	428b      	cmp	r3, r1
 8005aea:	bf01      	itttt	eq
 8005aec:	6819      	ldreq	r1, [r3, #0]
 8005aee:	685b      	ldreq	r3, [r3, #4]
 8005af0:	1949      	addeq	r1, r1, r5
 8005af2:	6021      	streq	r1, [r4, #0]
 8005af4:	e7ed      	b.n	8005ad2 <_free_r+0x22>
 8005af6:	461a      	mov	r2, r3
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	b10b      	cbz	r3, 8005b00 <_free_r+0x50>
 8005afc:	42a3      	cmp	r3, r4
 8005afe:	d9fa      	bls.n	8005af6 <_free_r+0x46>
 8005b00:	6811      	ldr	r1, [r2, #0]
 8005b02:	1855      	adds	r5, r2, r1
 8005b04:	42a5      	cmp	r5, r4
 8005b06:	d10b      	bne.n	8005b20 <_free_r+0x70>
 8005b08:	6824      	ldr	r4, [r4, #0]
 8005b0a:	4421      	add	r1, r4
 8005b0c:	1854      	adds	r4, r2, r1
 8005b0e:	42a3      	cmp	r3, r4
 8005b10:	6011      	str	r1, [r2, #0]
 8005b12:	d1e0      	bne.n	8005ad6 <_free_r+0x26>
 8005b14:	681c      	ldr	r4, [r3, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	6053      	str	r3, [r2, #4]
 8005b1a:	4421      	add	r1, r4
 8005b1c:	6011      	str	r1, [r2, #0]
 8005b1e:	e7da      	b.n	8005ad6 <_free_r+0x26>
 8005b20:	d902      	bls.n	8005b28 <_free_r+0x78>
 8005b22:	230c      	movs	r3, #12
 8005b24:	6003      	str	r3, [r0, #0]
 8005b26:	e7d6      	b.n	8005ad6 <_free_r+0x26>
 8005b28:	6825      	ldr	r5, [r4, #0]
 8005b2a:	1961      	adds	r1, r4, r5
 8005b2c:	428b      	cmp	r3, r1
 8005b2e:	bf04      	itt	eq
 8005b30:	6819      	ldreq	r1, [r3, #0]
 8005b32:	685b      	ldreq	r3, [r3, #4]
 8005b34:	6063      	str	r3, [r4, #4]
 8005b36:	bf04      	itt	eq
 8005b38:	1949      	addeq	r1, r1, r5
 8005b3a:	6021      	streq	r1, [r4, #0]
 8005b3c:	6054      	str	r4, [r2, #4]
 8005b3e:	e7ca      	b.n	8005ad6 <_free_r+0x26>
 8005b40:	b003      	add	sp, #12
 8005b42:	bd30      	pop	{r4, r5, pc}
 8005b44:	20000630 	.word	0x20000630

08005b48 <sbrk_aligned>:
 8005b48:	b570      	push	{r4, r5, r6, lr}
 8005b4a:	4e0e      	ldr	r6, [pc, #56]	; (8005b84 <sbrk_aligned+0x3c>)
 8005b4c:	460c      	mov	r4, r1
 8005b4e:	6831      	ldr	r1, [r6, #0]
 8005b50:	4605      	mov	r5, r0
 8005b52:	b911      	cbnz	r1, 8005b5a <sbrk_aligned+0x12>
 8005b54:	f000 f930 	bl	8005db8 <_sbrk_r>
 8005b58:	6030      	str	r0, [r6, #0]
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	f000 f92b 	bl	8005db8 <_sbrk_r>
 8005b62:	1c43      	adds	r3, r0, #1
 8005b64:	d00a      	beq.n	8005b7c <sbrk_aligned+0x34>
 8005b66:	1cc4      	adds	r4, r0, #3
 8005b68:	f024 0403 	bic.w	r4, r4, #3
 8005b6c:	42a0      	cmp	r0, r4
 8005b6e:	d007      	beq.n	8005b80 <sbrk_aligned+0x38>
 8005b70:	1a21      	subs	r1, r4, r0
 8005b72:	4628      	mov	r0, r5
 8005b74:	f000 f920 	bl	8005db8 <_sbrk_r>
 8005b78:	3001      	adds	r0, #1
 8005b7a:	d101      	bne.n	8005b80 <sbrk_aligned+0x38>
 8005b7c:	f04f 34ff 	mov.w	r4, #4294967295
 8005b80:	4620      	mov	r0, r4
 8005b82:	bd70      	pop	{r4, r5, r6, pc}
 8005b84:	20000634 	.word	0x20000634

08005b88 <_malloc_r>:
 8005b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b8c:	1ccd      	adds	r5, r1, #3
 8005b8e:	f025 0503 	bic.w	r5, r5, #3
 8005b92:	3508      	adds	r5, #8
 8005b94:	2d0c      	cmp	r5, #12
 8005b96:	bf38      	it	cc
 8005b98:	250c      	movcc	r5, #12
 8005b9a:	2d00      	cmp	r5, #0
 8005b9c:	4607      	mov	r7, r0
 8005b9e:	db01      	blt.n	8005ba4 <_malloc_r+0x1c>
 8005ba0:	42a9      	cmp	r1, r5
 8005ba2:	d905      	bls.n	8005bb0 <_malloc_r+0x28>
 8005ba4:	230c      	movs	r3, #12
 8005ba6:	603b      	str	r3, [r7, #0]
 8005ba8:	2600      	movs	r6, #0
 8005baa:	4630      	mov	r0, r6
 8005bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bb0:	4e2e      	ldr	r6, [pc, #184]	; (8005c6c <_malloc_r+0xe4>)
 8005bb2:	f000 faaf 	bl	8006114 <__malloc_lock>
 8005bb6:	6833      	ldr	r3, [r6, #0]
 8005bb8:	461c      	mov	r4, r3
 8005bba:	bb34      	cbnz	r4, 8005c0a <_malloc_r+0x82>
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	4638      	mov	r0, r7
 8005bc0:	f7ff ffc2 	bl	8005b48 <sbrk_aligned>
 8005bc4:	1c43      	adds	r3, r0, #1
 8005bc6:	4604      	mov	r4, r0
 8005bc8:	d14d      	bne.n	8005c66 <_malloc_r+0xde>
 8005bca:	6834      	ldr	r4, [r6, #0]
 8005bcc:	4626      	mov	r6, r4
 8005bce:	2e00      	cmp	r6, #0
 8005bd0:	d140      	bne.n	8005c54 <_malloc_r+0xcc>
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	4631      	mov	r1, r6
 8005bd6:	4638      	mov	r0, r7
 8005bd8:	eb04 0803 	add.w	r8, r4, r3
 8005bdc:	f000 f8ec 	bl	8005db8 <_sbrk_r>
 8005be0:	4580      	cmp	r8, r0
 8005be2:	d13a      	bne.n	8005c5a <_malloc_r+0xd2>
 8005be4:	6821      	ldr	r1, [r4, #0]
 8005be6:	3503      	adds	r5, #3
 8005be8:	1a6d      	subs	r5, r5, r1
 8005bea:	f025 0503 	bic.w	r5, r5, #3
 8005bee:	3508      	adds	r5, #8
 8005bf0:	2d0c      	cmp	r5, #12
 8005bf2:	bf38      	it	cc
 8005bf4:	250c      	movcc	r5, #12
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	4638      	mov	r0, r7
 8005bfa:	f7ff ffa5 	bl	8005b48 <sbrk_aligned>
 8005bfe:	3001      	adds	r0, #1
 8005c00:	d02b      	beq.n	8005c5a <_malloc_r+0xd2>
 8005c02:	6823      	ldr	r3, [r4, #0]
 8005c04:	442b      	add	r3, r5
 8005c06:	6023      	str	r3, [r4, #0]
 8005c08:	e00e      	b.n	8005c28 <_malloc_r+0xa0>
 8005c0a:	6822      	ldr	r2, [r4, #0]
 8005c0c:	1b52      	subs	r2, r2, r5
 8005c0e:	d41e      	bmi.n	8005c4e <_malloc_r+0xc6>
 8005c10:	2a0b      	cmp	r2, #11
 8005c12:	d916      	bls.n	8005c42 <_malloc_r+0xba>
 8005c14:	1961      	adds	r1, r4, r5
 8005c16:	42a3      	cmp	r3, r4
 8005c18:	6025      	str	r5, [r4, #0]
 8005c1a:	bf18      	it	ne
 8005c1c:	6059      	strne	r1, [r3, #4]
 8005c1e:	6863      	ldr	r3, [r4, #4]
 8005c20:	bf08      	it	eq
 8005c22:	6031      	streq	r1, [r6, #0]
 8005c24:	5162      	str	r2, [r4, r5]
 8005c26:	604b      	str	r3, [r1, #4]
 8005c28:	4638      	mov	r0, r7
 8005c2a:	f104 060b 	add.w	r6, r4, #11
 8005c2e:	f000 fa77 	bl	8006120 <__malloc_unlock>
 8005c32:	f026 0607 	bic.w	r6, r6, #7
 8005c36:	1d23      	adds	r3, r4, #4
 8005c38:	1af2      	subs	r2, r6, r3
 8005c3a:	d0b6      	beq.n	8005baa <_malloc_r+0x22>
 8005c3c:	1b9b      	subs	r3, r3, r6
 8005c3e:	50a3      	str	r3, [r4, r2]
 8005c40:	e7b3      	b.n	8005baa <_malloc_r+0x22>
 8005c42:	6862      	ldr	r2, [r4, #4]
 8005c44:	42a3      	cmp	r3, r4
 8005c46:	bf0c      	ite	eq
 8005c48:	6032      	streq	r2, [r6, #0]
 8005c4a:	605a      	strne	r2, [r3, #4]
 8005c4c:	e7ec      	b.n	8005c28 <_malloc_r+0xa0>
 8005c4e:	4623      	mov	r3, r4
 8005c50:	6864      	ldr	r4, [r4, #4]
 8005c52:	e7b2      	b.n	8005bba <_malloc_r+0x32>
 8005c54:	4634      	mov	r4, r6
 8005c56:	6876      	ldr	r6, [r6, #4]
 8005c58:	e7b9      	b.n	8005bce <_malloc_r+0x46>
 8005c5a:	230c      	movs	r3, #12
 8005c5c:	603b      	str	r3, [r7, #0]
 8005c5e:	4638      	mov	r0, r7
 8005c60:	f000 fa5e 	bl	8006120 <__malloc_unlock>
 8005c64:	e7a1      	b.n	8005baa <_malloc_r+0x22>
 8005c66:	6025      	str	r5, [r4, #0]
 8005c68:	e7de      	b.n	8005c28 <_malloc_r+0xa0>
 8005c6a:	bf00      	nop
 8005c6c:	20000630 	.word	0x20000630

08005c70 <iprintf>:
 8005c70:	b40f      	push	{r0, r1, r2, r3}
 8005c72:	4b0a      	ldr	r3, [pc, #40]	; (8005c9c <iprintf+0x2c>)
 8005c74:	b513      	push	{r0, r1, r4, lr}
 8005c76:	681c      	ldr	r4, [r3, #0]
 8005c78:	b124      	cbz	r4, 8005c84 <iprintf+0x14>
 8005c7a:	69a3      	ldr	r3, [r4, #24]
 8005c7c:	b913      	cbnz	r3, 8005c84 <iprintf+0x14>
 8005c7e:	4620      	mov	r0, r4
 8005c80:	f7ff fe3a 	bl	80058f8 <__sinit>
 8005c84:	ab05      	add	r3, sp, #20
 8005c86:	9a04      	ldr	r2, [sp, #16]
 8005c88:	68a1      	ldr	r1, [r4, #8]
 8005c8a:	9301      	str	r3, [sp, #4]
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	f000 fa77 	bl	8006180 <_vfiprintf_r>
 8005c92:	b002      	add	sp, #8
 8005c94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c98:	b004      	add	sp, #16
 8005c9a:	4770      	bx	lr
 8005c9c:	20000040 	.word	0x20000040

08005ca0 <putchar>:
 8005ca0:	4b09      	ldr	r3, [pc, #36]	; (8005cc8 <putchar+0x28>)
 8005ca2:	b513      	push	{r0, r1, r4, lr}
 8005ca4:	681c      	ldr	r4, [r3, #0]
 8005ca6:	4601      	mov	r1, r0
 8005ca8:	b134      	cbz	r4, 8005cb8 <putchar+0x18>
 8005caa:	69a3      	ldr	r3, [r4, #24]
 8005cac:	b923      	cbnz	r3, 8005cb8 <putchar+0x18>
 8005cae:	9001      	str	r0, [sp, #4]
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f7ff fe21 	bl	80058f8 <__sinit>
 8005cb6:	9901      	ldr	r1, [sp, #4]
 8005cb8:	68a2      	ldr	r2, [r4, #8]
 8005cba:	4620      	mov	r0, r4
 8005cbc:	b002      	add	sp, #8
 8005cbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cc2:	f000 bd21 	b.w	8006708 <_putc_r>
 8005cc6:	bf00      	nop
 8005cc8:	20000040 	.word	0x20000040

08005ccc <_puts_r>:
 8005ccc:	b570      	push	{r4, r5, r6, lr}
 8005cce:	460e      	mov	r6, r1
 8005cd0:	4605      	mov	r5, r0
 8005cd2:	b118      	cbz	r0, 8005cdc <_puts_r+0x10>
 8005cd4:	6983      	ldr	r3, [r0, #24]
 8005cd6:	b90b      	cbnz	r3, 8005cdc <_puts_r+0x10>
 8005cd8:	f7ff fe0e 	bl	80058f8 <__sinit>
 8005cdc:	69ab      	ldr	r3, [r5, #24]
 8005cde:	68ac      	ldr	r4, [r5, #8]
 8005ce0:	b913      	cbnz	r3, 8005ce8 <_puts_r+0x1c>
 8005ce2:	4628      	mov	r0, r5
 8005ce4:	f7ff fe08 	bl	80058f8 <__sinit>
 8005ce8:	4b2c      	ldr	r3, [pc, #176]	; (8005d9c <_puts_r+0xd0>)
 8005cea:	429c      	cmp	r4, r3
 8005cec:	d120      	bne.n	8005d30 <_puts_r+0x64>
 8005cee:	686c      	ldr	r4, [r5, #4]
 8005cf0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005cf2:	07db      	lsls	r3, r3, #31
 8005cf4:	d405      	bmi.n	8005d02 <_puts_r+0x36>
 8005cf6:	89a3      	ldrh	r3, [r4, #12]
 8005cf8:	0598      	lsls	r0, r3, #22
 8005cfa:	d402      	bmi.n	8005d02 <_puts_r+0x36>
 8005cfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cfe:	f7ff febe 	bl	8005a7e <__retarget_lock_acquire_recursive>
 8005d02:	89a3      	ldrh	r3, [r4, #12]
 8005d04:	0719      	lsls	r1, r3, #28
 8005d06:	d51d      	bpl.n	8005d44 <_puts_r+0x78>
 8005d08:	6923      	ldr	r3, [r4, #16]
 8005d0a:	b1db      	cbz	r3, 8005d44 <_puts_r+0x78>
 8005d0c:	3e01      	subs	r6, #1
 8005d0e:	68a3      	ldr	r3, [r4, #8]
 8005d10:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005d14:	3b01      	subs	r3, #1
 8005d16:	60a3      	str	r3, [r4, #8]
 8005d18:	bb39      	cbnz	r1, 8005d6a <_puts_r+0x9e>
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	da38      	bge.n	8005d90 <_puts_r+0xc4>
 8005d1e:	4622      	mov	r2, r4
 8005d20:	210a      	movs	r1, #10
 8005d22:	4628      	mov	r0, r5
 8005d24:	f000 f89c 	bl	8005e60 <__swbuf_r>
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d011      	beq.n	8005d50 <_puts_r+0x84>
 8005d2c:	250a      	movs	r5, #10
 8005d2e:	e011      	b.n	8005d54 <_puts_r+0x88>
 8005d30:	4b1b      	ldr	r3, [pc, #108]	; (8005da0 <_puts_r+0xd4>)
 8005d32:	429c      	cmp	r4, r3
 8005d34:	d101      	bne.n	8005d3a <_puts_r+0x6e>
 8005d36:	68ac      	ldr	r4, [r5, #8]
 8005d38:	e7da      	b.n	8005cf0 <_puts_r+0x24>
 8005d3a:	4b1a      	ldr	r3, [pc, #104]	; (8005da4 <_puts_r+0xd8>)
 8005d3c:	429c      	cmp	r4, r3
 8005d3e:	bf08      	it	eq
 8005d40:	68ec      	ldreq	r4, [r5, #12]
 8005d42:	e7d5      	b.n	8005cf0 <_puts_r+0x24>
 8005d44:	4621      	mov	r1, r4
 8005d46:	4628      	mov	r0, r5
 8005d48:	f000 f8ee 	bl	8005f28 <__swsetup_r>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	d0dd      	beq.n	8005d0c <_puts_r+0x40>
 8005d50:	f04f 35ff 	mov.w	r5, #4294967295
 8005d54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d56:	07da      	lsls	r2, r3, #31
 8005d58:	d405      	bmi.n	8005d66 <_puts_r+0x9a>
 8005d5a:	89a3      	ldrh	r3, [r4, #12]
 8005d5c:	059b      	lsls	r3, r3, #22
 8005d5e:	d402      	bmi.n	8005d66 <_puts_r+0x9a>
 8005d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d62:	f7ff fe8d 	bl	8005a80 <__retarget_lock_release_recursive>
 8005d66:	4628      	mov	r0, r5
 8005d68:	bd70      	pop	{r4, r5, r6, pc}
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	da04      	bge.n	8005d78 <_puts_r+0xac>
 8005d6e:	69a2      	ldr	r2, [r4, #24]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	dc06      	bgt.n	8005d82 <_puts_r+0xb6>
 8005d74:	290a      	cmp	r1, #10
 8005d76:	d004      	beq.n	8005d82 <_puts_r+0xb6>
 8005d78:	6823      	ldr	r3, [r4, #0]
 8005d7a:	1c5a      	adds	r2, r3, #1
 8005d7c:	6022      	str	r2, [r4, #0]
 8005d7e:	7019      	strb	r1, [r3, #0]
 8005d80:	e7c5      	b.n	8005d0e <_puts_r+0x42>
 8005d82:	4622      	mov	r2, r4
 8005d84:	4628      	mov	r0, r5
 8005d86:	f000 f86b 	bl	8005e60 <__swbuf_r>
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	d1bf      	bne.n	8005d0e <_puts_r+0x42>
 8005d8e:	e7df      	b.n	8005d50 <_puts_r+0x84>
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	250a      	movs	r5, #10
 8005d94:	1c5a      	adds	r2, r3, #1
 8005d96:	6022      	str	r2, [r4, #0]
 8005d98:	701d      	strb	r5, [r3, #0]
 8005d9a:	e7db      	b.n	8005d54 <_puts_r+0x88>
 8005d9c:	08006c20 	.word	0x08006c20
 8005da0:	08006c40 	.word	0x08006c40
 8005da4:	08006c00 	.word	0x08006c00

08005da8 <puts>:
 8005da8:	4b02      	ldr	r3, [pc, #8]	; (8005db4 <puts+0xc>)
 8005daa:	4601      	mov	r1, r0
 8005dac:	6818      	ldr	r0, [r3, #0]
 8005dae:	f7ff bf8d 	b.w	8005ccc <_puts_r>
 8005db2:	bf00      	nop
 8005db4:	20000040 	.word	0x20000040

08005db8 <_sbrk_r>:
 8005db8:	b538      	push	{r3, r4, r5, lr}
 8005dba:	4d06      	ldr	r5, [pc, #24]	; (8005dd4 <_sbrk_r+0x1c>)
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	4608      	mov	r0, r1
 8005dc2:	602b      	str	r3, [r5, #0]
 8005dc4:	f7fb ff44 	bl	8001c50 <_sbrk>
 8005dc8:	1c43      	adds	r3, r0, #1
 8005dca:	d102      	bne.n	8005dd2 <_sbrk_r+0x1a>
 8005dcc:	682b      	ldr	r3, [r5, #0]
 8005dce:	b103      	cbz	r3, 8005dd2 <_sbrk_r+0x1a>
 8005dd0:	6023      	str	r3, [r4, #0]
 8005dd2:	bd38      	pop	{r3, r4, r5, pc}
 8005dd4:	20000638 	.word	0x20000638

08005dd8 <__sread>:
 8005dd8:	b510      	push	{r4, lr}
 8005dda:	460c      	mov	r4, r1
 8005ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005de0:	f000 fcda 	bl	8006798 <_read_r>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	bfab      	itete	ge
 8005de8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005dea:	89a3      	ldrhlt	r3, [r4, #12]
 8005dec:	181b      	addge	r3, r3, r0
 8005dee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005df2:	bfac      	ite	ge
 8005df4:	6563      	strge	r3, [r4, #84]	; 0x54
 8005df6:	81a3      	strhlt	r3, [r4, #12]
 8005df8:	bd10      	pop	{r4, pc}

08005dfa <__swrite>:
 8005dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dfe:	461f      	mov	r7, r3
 8005e00:	898b      	ldrh	r3, [r1, #12]
 8005e02:	05db      	lsls	r3, r3, #23
 8005e04:	4605      	mov	r5, r0
 8005e06:	460c      	mov	r4, r1
 8005e08:	4616      	mov	r6, r2
 8005e0a:	d505      	bpl.n	8005e18 <__swrite+0x1e>
 8005e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e10:	2302      	movs	r3, #2
 8005e12:	2200      	movs	r2, #0
 8005e14:	f000 f906 	bl	8006024 <_lseek_r>
 8005e18:	89a3      	ldrh	r3, [r4, #12]
 8005e1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e22:	81a3      	strh	r3, [r4, #12]
 8005e24:	4632      	mov	r2, r6
 8005e26:	463b      	mov	r3, r7
 8005e28:	4628      	mov	r0, r5
 8005e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e2e:	f000 b869 	b.w	8005f04 <_write_r>

08005e32 <__sseek>:
 8005e32:	b510      	push	{r4, lr}
 8005e34:	460c      	mov	r4, r1
 8005e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e3a:	f000 f8f3 	bl	8006024 <_lseek_r>
 8005e3e:	1c43      	adds	r3, r0, #1
 8005e40:	89a3      	ldrh	r3, [r4, #12]
 8005e42:	bf15      	itete	ne
 8005e44:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e4e:	81a3      	strheq	r3, [r4, #12]
 8005e50:	bf18      	it	ne
 8005e52:	81a3      	strhne	r3, [r4, #12]
 8005e54:	bd10      	pop	{r4, pc}

08005e56 <__sclose>:
 8005e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e5a:	f000 b8d3 	b.w	8006004 <_close_r>
	...

08005e60 <__swbuf_r>:
 8005e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e62:	460e      	mov	r6, r1
 8005e64:	4614      	mov	r4, r2
 8005e66:	4605      	mov	r5, r0
 8005e68:	b118      	cbz	r0, 8005e72 <__swbuf_r+0x12>
 8005e6a:	6983      	ldr	r3, [r0, #24]
 8005e6c:	b90b      	cbnz	r3, 8005e72 <__swbuf_r+0x12>
 8005e6e:	f7ff fd43 	bl	80058f8 <__sinit>
 8005e72:	4b21      	ldr	r3, [pc, #132]	; (8005ef8 <__swbuf_r+0x98>)
 8005e74:	429c      	cmp	r4, r3
 8005e76:	d12b      	bne.n	8005ed0 <__swbuf_r+0x70>
 8005e78:	686c      	ldr	r4, [r5, #4]
 8005e7a:	69a3      	ldr	r3, [r4, #24]
 8005e7c:	60a3      	str	r3, [r4, #8]
 8005e7e:	89a3      	ldrh	r3, [r4, #12]
 8005e80:	071a      	lsls	r2, r3, #28
 8005e82:	d52f      	bpl.n	8005ee4 <__swbuf_r+0x84>
 8005e84:	6923      	ldr	r3, [r4, #16]
 8005e86:	b36b      	cbz	r3, 8005ee4 <__swbuf_r+0x84>
 8005e88:	6923      	ldr	r3, [r4, #16]
 8005e8a:	6820      	ldr	r0, [r4, #0]
 8005e8c:	1ac0      	subs	r0, r0, r3
 8005e8e:	6963      	ldr	r3, [r4, #20]
 8005e90:	b2f6      	uxtb	r6, r6
 8005e92:	4283      	cmp	r3, r0
 8005e94:	4637      	mov	r7, r6
 8005e96:	dc04      	bgt.n	8005ea2 <__swbuf_r+0x42>
 8005e98:	4621      	mov	r1, r4
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f7ff fc86 	bl	80057ac <_fflush_r>
 8005ea0:	bb30      	cbnz	r0, 8005ef0 <__swbuf_r+0x90>
 8005ea2:	68a3      	ldr	r3, [r4, #8]
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	60a3      	str	r3, [r4, #8]
 8005ea8:	6823      	ldr	r3, [r4, #0]
 8005eaa:	1c5a      	adds	r2, r3, #1
 8005eac:	6022      	str	r2, [r4, #0]
 8005eae:	701e      	strb	r6, [r3, #0]
 8005eb0:	6963      	ldr	r3, [r4, #20]
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	4283      	cmp	r3, r0
 8005eb6:	d004      	beq.n	8005ec2 <__swbuf_r+0x62>
 8005eb8:	89a3      	ldrh	r3, [r4, #12]
 8005eba:	07db      	lsls	r3, r3, #31
 8005ebc:	d506      	bpl.n	8005ecc <__swbuf_r+0x6c>
 8005ebe:	2e0a      	cmp	r6, #10
 8005ec0:	d104      	bne.n	8005ecc <__swbuf_r+0x6c>
 8005ec2:	4621      	mov	r1, r4
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	f7ff fc71 	bl	80057ac <_fflush_r>
 8005eca:	b988      	cbnz	r0, 8005ef0 <__swbuf_r+0x90>
 8005ecc:	4638      	mov	r0, r7
 8005ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ed0:	4b0a      	ldr	r3, [pc, #40]	; (8005efc <__swbuf_r+0x9c>)
 8005ed2:	429c      	cmp	r4, r3
 8005ed4:	d101      	bne.n	8005eda <__swbuf_r+0x7a>
 8005ed6:	68ac      	ldr	r4, [r5, #8]
 8005ed8:	e7cf      	b.n	8005e7a <__swbuf_r+0x1a>
 8005eda:	4b09      	ldr	r3, [pc, #36]	; (8005f00 <__swbuf_r+0xa0>)
 8005edc:	429c      	cmp	r4, r3
 8005ede:	bf08      	it	eq
 8005ee0:	68ec      	ldreq	r4, [r5, #12]
 8005ee2:	e7ca      	b.n	8005e7a <__swbuf_r+0x1a>
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f000 f81e 	bl	8005f28 <__swsetup_r>
 8005eec:	2800      	cmp	r0, #0
 8005eee:	d0cb      	beq.n	8005e88 <__swbuf_r+0x28>
 8005ef0:	f04f 37ff 	mov.w	r7, #4294967295
 8005ef4:	e7ea      	b.n	8005ecc <__swbuf_r+0x6c>
 8005ef6:	bf00      	nop
 8005ef8:	08006c20 	.word	0x08006c20
 8005efc:	08006c40 	.word	0x08006c40
 8005f00:	08006c00 	.word	0x08006c00

08005f04 <_write_r>:
 8005f04:	b538      	push	{r3, r4, r5, lr}
 8005f06:	4d07      	ldr	r5, [pc, #28]	; (8005f24 <_write_r+0x20>)
 8005f08:	4604      	mov	r4, r0
 8005f0a:	4608      	mov	r0, r1
 8005f0c:	4611      	mov	r1, r2
 8005f0e:	2200      	movs	r2, #0
 8005f10:	602a      	str	r2, [r5, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	f7fb fe4b 	bl	8001bae <_write>
 8005f18:	1c43      	adds	r3, r0, #1
 8005f1a:	d102      	bne.n	8005f22 <_write_r+0x1e>
 8005f1c:	682b      	ldr	r3, [r5, #0]
 8005f1e:	b103      	cbz	r3, 8005f22 <_write_r+0x1e>
 8005f20:	6023      	str	r3, [r4, #0]
 8005f22:	bd38      	pop	{r3, r4, r5, pc}
 8005f24:	20000638 	.word	0x20000638

08005f28 <__swsetup_r>:
 8005f28:	4b32      	ldr	r3, [pc, #200]	; (8005ff4 <__swsetup_r+0xcc>)
 8005f2a:	b570      	push	{r4, r5, r6, lr}
 8005f2c:	681d      	ldr	r5, [r3, #0]
 8005f2e:	4606      	mov	r6, r0
 8005f30:	460c      	mov	r4, r1
 8005f32:	b125      	cbz	r5, 8005f3e <__swsetup_r+0x16>
 8005f34:	69ab      	ldr	r3, [r5, #24]
 8005f36:	b913      	cbnz	r3, 8005f3e <__swsetup_r+0x16>
 8005f38:	4628      	mov	r0, r5
 8005f3a:	f7ff fcdd 	bl	80058f8 <__sinit>
 8005f3e:	4b2e      	ldr	r3, [pc, #184]	; (8005ff8 <__swsetup_r+0xd0>)
 8005f40:	429c      	cmp	r4, r3
 8005f42:	d10f      	bne.n	8005f64 <__swsetup_r+0x3c>
 8005f44:	686c      	ldr	r4, [r5, #4]
 8005f46:	89a3      	ldrh	r3, [r4, #12]
 8005f48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f4c:	0719      	lsls	r1, r3, #28
 8005f4e:	d42c      	bmi.n	8005faa <__swsetup_r+0x82>
 8005f50:	06dd      	lsls	r5, r3, #27
 8005f52:	d411      	bmi.n	8005f78 <__swsetup_r+0x50>
 8005f54:	2309      	movs	r3, #9
 8005f56:	6033      	str	r3, [r6, #0]
 8005f58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005f5c:	81a3      	strh	r3, [r4, #12]
 8005f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f62:	e03e      	b.n	8005fe2 <__swsetup_r+0xba>
 8005f64:	4b25      	ldr	r3, [pc, #148]	; (8005ffc <__swsetup_r+0xd4>)
 8005f66:	429c      	cmp	r4, r3
 8005f68:	d101      	bne.n	8005f6e <__swsetup_r+0x46>
 8005f6a:	68ac      	ldr	r4, [r5, #8]
 8005f6c:	e7eb      	b.n	8005f46 <__swsetup_r+0x1e>
 8005f6e:	4b24      	ldr	r3, [pc, #144]	; (8006000 <__swsetup_r+0xd8>)
 8005f70:	429c      	cmp	r4, r3
 8005f72:	bf08      	it	eq
 8005f74:	68ec      	ldreq	r4, [r5, #12]
 8005f76:	e7e6      	b.n	8005f46 <__swsetup_r+0x1e>
 8005f78:	0758      	lsls	r0, r3, #29
 8005f7a:	d512      	bpl.n	8005fa2 <__swsetup_r+0x7a>
 8005f7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f7e:	b141      	cbz	r1, 8005f92 <__swsetup_r+0x6a>
 8005f80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f84:	4299      	cmp	r1, r3
 8005f86:	d002      	beq.n	8005f8e <__swsetup_r+0x66>
 8005f88:	4630      	mov	r0, r6
 8005f8a:	f7ff fd91 	bl	8005ab0 <_free_r>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	6363      	str	r3, [r4, #52]	; 0x34
 8005f92:	89a3      	ldrh	r3, [r4, #12]
 8005f94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f98:	81a3      	strh	r3, [r4, #12]
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	6063      	str	r3, [r4, #4]
 8005f9e:	6923      	ldr	r3, [r4, #16]
 8005fa0:	6023      	str	r3, [r4, #0]
 8005fa2:	89a3      	ldrh	r3, [r4, #12]
 8005fa4:	f043 0308 	orr.w	r3, r3, #8
 8005fa8:	81a3      	strh	r3, [r4, #12]
 8005faa:	6923      	ldr	r3, [r4, #16]
 8005fac:	b94b      	cbnz	r3, 8005fc2 <__swsetup_r+0x9a>
 8005fae:	89a3      	ldrh	r3, [r4, #12]
 8005fb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005fb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb8:	d003      	beq.n	8005fc2 <__swsetup_r+0x9a>
 8005fba:	4621      	mov	r1, r4
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f000 f869 	bl	8006094 <__smakebuf_r>
 8005fc2:	89a0      	ldrh	r0, [r4, #12]
 8005fc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fc8:	f010 0301 	ands.w	r3, r0, #1
 8005fcc:	d00a      	beq.n	8005fe4 <__swsetup_r+0xbc>
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60a3      	str	r3, [r4, #8]
 8005fd2:	6963      	ldr	r3, [r4, #20]
 8005fd4:	425b      	negs	r3, r3
 8005fd6:	61a3      	str	r3, [r4, #24]
 8005fd8:	6923      	ldr	r3, [r4, #16]
 8005fda:	b943      	cbnz	r3, 8005fee <__swsetup_r+0xc6>
 8005fdc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005fe0:	d1ba      	bne.n	8005f58 <__swsetup_r+0x30>
 8005fe2:	bd70      	pop	{r4, r5, r6, pc}
 8005fe4:	0781      	lsls	r1, r0, #30
 8005fe6:	bf58      	it	pl
 8005fe8:	6963      	ldrpl	r3, [r4, #20]
 8005fea:	60a3      	str	r3, [r4, #8]
 8005fec:	e7f4      	b.n	8005fd8 <__swsetup_r+0xb0>
 8005fee:	2000      	movs	r0, #0
 8005ff0:	e7f7      	b.n	8005fe2 <__swsetup_r+0xba>
 8005ff2:	bf00      	nop
 8005ff4:	20000040 	.word	0x20000040
 8005ff8:	08006c20 	.word	0x08006c20
 8005ffc:	08006c40 	.word	0x08006c40
 8006000:	08006c00 	.word	0x08006c00

08006004 <_close_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4d06      	ldr	r5, [pc, #24]	; (8006020 <_close_r+0x1c>)
 8006008:	2300      	movs	r3, #0
 800600a:	4604      	mov	r4, r0
 800600c:	4608      	mov	r0, r1
 800600e:	602b      	str	r3, [r5, #0]
 8006010:	f7fb fde9 	bl	8001be6 <_close>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d102      	bne.n	800601e <_close_r+0x1a>
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	b103      	cbz	r3, 800601e <_close_r+0x1a>
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	bd38      	pop	{r3, r4, r5, pc}
 8006020:	20000638 	.word	0x20000638

08006024 <_lseek_r>:
 8006024:	b538      	push	{r3, r4, r5, lr}
 8006026:	4d07      	ldr	r5, [pc, #28]	; (8006044 <_lseek_r+0x20>)
 8006028:	4604      	mov	r4, r0
 800602a:	4608      	mov	r0, r1
 800602c:	4611      	mov	r1, r2
 800602e:	2200      	movs	r2, #0
 8006030:	602a      	str	r2, [r5, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	f7fb fdfe 	bl	8001c34 <_lseek>
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d102      	bne.n	8006042 <_lseek_r+0x1e>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	b103      	cbz	r3, 8006042 <_lseek_r+0x1e>
 8006040:	6023      	str	r3, [r4, #0]
 8006042:	bd38      	pop	{r3, r4, r5, pc}
 8006044:	20000638 	.word	0x20000638

08006048 <__swhatbuf_r>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	460e      	mov	r6, r1
 800604c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006050:	2900      	cmp	r1, #0
 8006052:	b096      	sub	sp, #88	; 0x58
 8006054:	4614      	mov	r4, r2
 8006056:	461d      	mov	r5, r3
 8006058:	da08      	bge.n	800606c <__swhatbuf_r+0x24>
 800605a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	602a      	str	r2, [r5, #0]
 8006062:	061a      	lsls	r2, r3, #24
 8006064:	d410      	bmi.n	8006088 <__swhatbuf_r+0x40>
 8006066:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800606a:	e00e      	b.n	800608a <__swhatbuf_r+0x42>
 800606c:	466a      	mov	r2, sp
 800606e:	f000 fba5 	bl	80067bc <_fstat_r>
 8006072:	2800      	cmp	r0, #0
 8006074:	dbf1      	blt.n	800605a <__swhatbuf_r+0x12>
 8006076:	9a01      	ldr	r2, [sp, #4]
 8006078:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800607c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006080:	425a      	negs	r2, r3
 8006082:	415a      	adcs	r2, r3
 8006084:	602a      	str	r2, [r5, #0]
 8006086:	e7ee      	b.n	8006066 <__swhatbuf_r+0x1e>
 8006088:	2340      	movs	r3, #64	; 0x40
 800608a:	2000      	movs	r0, #0
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	b016      	add	sp, #88	; 0x58
 8006090:	bd70      	pop	{r4, r5, r6, pc}
	...

08006094 <__smakebuf_r>:
 8006094:	898b      	ldrh	r3, [r1, #12]
 8006096:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006098:	079d      	lsls	r5, r3, #30
 800609a:	4606      	mov	r6, r0
 800609c:	460c      	mov	r4, r1
 800609e:	d507      	bpl.n	80060b0 <__smakebuf_r+0x1c>
 80060a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80060a4:	6023      	str	r3, [r4, #0]
 80060a6:	6123      	str	r3, [r4, #16]
 80060a8:	2301      	movs	r3, #1
 80060aa:	6163      	str	r3, [r4, #20]
 80060ac:	b002      	add	sp, #8
 80060ae:	bd70      	pop	{r4, r5, r6, pc}
 80060b0:	ab01      	add	r3, sp, #4
 80060b2:	466a      	mov	r2, sp
 80060b4:	f7ff ffc8 	bl	8006048 <__swhatbuf_r>
 80060b8:	9900      	ldr	r1, [sp, #0]
 80060ba:	4605      	mov	r5, r0
 80060bc:	4630      	mov	r0, r6
 80060be:	f7ff fd63 	bl	8005b88 <_malloc_r>
 80060c2:	b948      	cbnz	r0, 80060d8 <__smakebuf_r+0x44>
 80060c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060c8:	059a      	lsls	r2, r3, #22
 80060ca:	d4ef      	bmi.n	80060ac <__smakebuf_r+0x18>
 80060cc:	f023 0303 	bic.w	r3, r3, #3
 80060d0:	f043 0302 	orr.w	r3, r3, #2
 80060d4:	81a3      	strh	r3, [r4, #12]
 80060d6:	e7e3      	b.n	80060a0 <__smakebuf_r+0xc>
 80060d8:	4b0d      	ldr	r3, [pc, #52]	; (8006110 <__smakebuf_r+0x7c>)
 80060da:	62b3      	str	r3, [r6, #40]	; 0x28
 80060dc:	89a3      	ldrh	r3, [r4, #12]
 80060de:	6020      	str	r0, [r4, #0]
 80060e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060e4:	81a3      	strh	r3, [r4, #12]
 80060e6:	9b00      	ldr	r3, [sp, #0]
 80060e8:	6163      	str	r3, [r4, #20]
 80060ea:	9b01      	ldr	r3, [sp, #4]
 80060ec:	6120      	str	r0, [r4, #16]
 80060ee:	b15b      	cbz	r3, 8006108 <__smakebuf_r+0x74>
 80060f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060f4:	4630      	mov	r0, r6
 80060f6:	f000 fb73 	bl	80067e0 <_isatty_r>
 80060fa:	b128      	cbz	r0, 8006108 <__smakebuf_r+0x74>
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	f023 0303 	bic.w	r3, r3, #3
 8006102:	f043 0301 	orr.w	r3, r3, #1
 8006106:	81a3      	strh	r3, [r4, #12]
 8006108:	89a0      	ldrh	r0, [r4, #12]
 800610a:	4305      	orrs	r5, r0
 800610c:	81a5      	strh	r5, [r4, #12]
 800610e:	e7cd      	b.n	80060ac <__smakebuf_r+0x18>
 8006110:	08005891 	.word	0x08005891

08006114 <__malloc_lock>:
 8006114:	4801      	ldr	r0, [pc, #4]	; (800611c <__malloc_lock+0x8>)
 8006116:	f7ff bcb2 	b.w	8005a7e <__retarget_lock_acquire_recursive>
 800611a:	bf00      	nop
 800611c:	2000062c 	.word	0x2000062c

08006120 <__malloc_unlock>:
 8006120:	4801      	ldr	r0, [pc, #4]	; (8006128 <__malloc_unlock+0x8>)
 8006122:	f7ff bcad 	b.w	8005a80 <__retarget_lock_release_recursive>
 8006126:	bf00      	nop
 8006128:	2000062c 	.word	0x2000062c

0800612c <__sfputc_r>:
 800612c:	6893      	ldr	r3, [r2, #8]
 800612e:	3b01      	subs	r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	b410      	push	{r4}
 8006134:	6093      	str	r3, [r2, #8]
 8006136:	da08      	bge.n	800614a <__sfputc_r+0x1e>
 8006138:	6994      	ldr	r4, [r2, #24]
 800613a:	42a3      	cmp	r3, r4
 800613c:	db01      	blt.n	8006142 <__sfputc_r+0x16>
 800613e:	290a      	cmp	r1, #10
 8006140:	d103      	bne.n	800614a <__sfputc_r+0x1e>
 8006142:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006146:	f7ff be8b 	b.w	8005e60 <__swbuf_r>
 800614a:	6813      	ldr	r3, [r2, #0]
 800614c:	1c58      	adds	r0, r3, #1
 800614e:	6010      	str	r0, [r2, #0]
 8006150:	7019      	strb	r1, [r3, #0]
 8006152:	4608      	mov	r0, r1
 8006154:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006158:	4770      	bx	lr

0800615a <__sfputs_r>:
 800615a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615c:	4606      	mov	r6, r0
 800615e:	460f      	mov	r7, r1
 8006160:	4614      	mov	r4, r2
 8006162:	18d5      	adds	r5, r2, r3
 8006164:	42ac      	cmp	r4, r5
 8006166:	d101      	bne.n	800616c <__sfputs_r+0x12>
 8006168:	2000      	movs	r0, #0
 800616a:	e007      	b.n	800617c <__sfputs_r+0x22>
 800616c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006170:	463a      	mov	r2, r7
 8006172:	4630      	mov	r0, r6
 8006174:	f7ff ffda 	bl	800612c <__sfputc_r>
 8006178:	1c43      	adds	r3, r0, #1
 800617a:	d1f3      	bne.n	8006164 <__sfputs_r+0xa>
 800617c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006180 <_vfiprintf_r>:
 8006180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006184:	460d      	mov	r5, r1
 8006186:	b09d      	sub	sp, #116	; 0x74
 8006188:	4614      	mov	r4, r2
 800618a:	4698      	mov	r8, r3
 800618c:	4606      	mov	r6, r0
 800618e:	b118      	cbz	r0, 8006198 <_vfiprintf_r+0x18>
 8006190:	6983      	ldr	r3, [r0, #24]
 8006192:	b90b      	cbnz	r3, 8006198 <_vfiprintf_r+0x18>
 8006194:	f7ff fbb0 	bl	80058f8 <__sinit>
 8006198:	4b89      	ldr	r3, [pc, #548]	; (80063c0 <_vfiprintf_r+0x240>)
 800619a:	429d      	cmp	r5, r3
 800619c:	d11b      	bne.n	80061d6 <_vfiprintf_r+0x56>
 800619e:	6875      	ldr	r5, [r6, #4]
 80061a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061a2:	07d9      	lsls	r1, r3, #31
 80061a4:	d405      	bmi.n	80061b2 <_vfiprintf_r+0x32>
 80061a6:	89ab      	ldrh	r3, [r5, #12]
 80061a8:	059a      	lsls	r2, r3, #22
 80061aa:	d402      	bmi.n	80061b2 <_vfiprintf_r+0x32>
 80061ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061ae:	f7ff fc66 	bl	8005a7e <__retarget_lock_acquire_recursive>
 80061b2:	89ab      	ldrh	r3, [r5, #12]
 80061b4:	071b      	lsls	r3, r3, #28
 80061b6:	d501      	bpl.n	80061bc <_vfiprintf_r+0x3c>
 80061b8:	692b      	ldr	r3, [r5, #16]
 80061ba:	b9eb      	cbnz	r3, 80061f8 <_vfiprintf_r+0x78>
 80061bc:	4629      	mov	r1, r5
 80061be:	4630      	mov	r0, r6
 80061c0:	f7ff feb2 	bl	8005f28 <__swsetup_r>
 80061c4:	b1c0      	cbz	r0, 80061f8 <_vfiprintf_r+0x78>
 80061c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061c8:	07dc      	lsls	r4, r3, #31
 80061ca:	d50e      	bpl.n	80061ea <_vfiprintf_r+0x6a>
 80061cc:	f04f 30ff 	mov.w	r0, #4294967295
 80061d0:	b01d      	add	sp, #116	; 0x74
 80061d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d6:	4b7b      	ldr	r3, [pc, #492]	; (80063c4 <_vfiprintf_r+0x244>)
 80061d8:	429d      	cmp	r5, r3
 80061da:	d101      	bne.n	80061e0 <_vfiprintf_r+0x60>
 80061dc:	68b5      	ldr	r5, [r6, #8]
 80061de:	e7df      	b.n	80061a0 <_vfiprintf_r+0x20>
 80061e0:	4b79      	ldr	r3, [pc, #484]	; (80063c8 <_vfiprintf_r+0x248>)
 80061e2:	429d      	cmp	r5, r3
 80061e4:	bf08      	it	eq
 80061e6:	68f5      	ldreq	r5, [r6, #12]
 80061e8:	e7da      	b.n	80061a0 <_vfiprintf_r+0x20>
 80061ea:	89ab      	ldrh	r3, [r5, #12]
 80061ec:	0598      	lsls	r0, r3, #22
 80061ee:	d4ed      	bmi.n	80061cc <_vfiprintf_r+0x4c>
 80061f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061f2:	f7ff fc45 	bl	8005a80 <__retarget_lock_release_recursive>
 80061f6:	e7e9      	b.n	80061cc <_vfiprintf_r+0x4c>
 80061f8:	2300      	movs	r3, #0
 80061fa:	9309      	str	r3, [sp, #36]	; 0x24
 80061fc:	2320      	movs	r3, #32
 80061fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006202:	f8cd 800c 	str.w	r8, [sp, #12]
 8006206:	2330      	movs	r3, #48	; 0x30
 8006208:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80063cc <_vfiprintf_r+0x24c>
 800620c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006210:	f04f 0901 	mov.w	r9, #1
 8006214:	4623      	mov	r3, r4
 8006216:	469a      	mov	sl, r3
 8006218:	f813 2b01 	ldrb.w	r2, [r3], #1
 800621c:	b10a      	cbz	r2, 8006222 <_vfiprintf_r+0xa2>
 800621e:	2a25      	cmp	r2, #37	; 0x25
 8006220:	d1f9      	bne.n	8006216 <_vfiprintf_r+0x96>
 8006222:	ebba 0b04 	subs.w	fp, sl, r4
 8006226:	d00b      	beq.n	8006240 <_vfiprintf_r+0xc0>
 8006228:	465b      	mov	r3, fp
 800622a:	4622      	mov	r2, r4
 800622c:	4629      	mov	r1, r5
 800622e:	4630      	mov	r0, r6
 8006230:	f7ff ff93 	bl	800615a <__sfputs_r>
 8006234:	3001      	adds	r0, #1
 8006236:	f000 80aa 	beq.w	800638e <_vfiprintf_r+0x20e>
 800623a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800623c:	445a      	add	r2, fp
 800623e:	9209      	str	r2, [sp, #36]	; 0x24
 8006240:	f89a 3000 	ldrb.w	r3, [sl]
 8006244:	2b00      	cmp	r3, #0
 8006246:	f000 80a2 	beq.w	800638e <_vfiprintf_r+0x20e>
 800624a:	2300      	movs	r3, #0
 800624c:	f04f 32ff 	mov.w	r2, #4294967295
 8006250:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006254:	f10a 0a01 	add.w	sl, sl, #1
 8006258:	9304      	str	r3, [sp, #16]
 800625a:	9307      	str	r3, [sp, #28]
 800625c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006260:	931a      	str	r3, [sp, #104]	; 0x68
 8006262:	4654      	mov	r4, sl
 8006264:	2205      	movs	r2, #5
 8006266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800626a:	4858      	ldr	r0, [pc, #352]	; (80063cc <_vfiprintf_r+0x24c>)
 800626c:	f7f9 ffc0 	bl	80001f0 <memchr>
 8006270:	9a04      	ldr	r2, [sp, #16]
 8006272:	b9d8      	cbnz	r0, 80062ac <_vfiprintf_r+0x12c>
 8006274:	06d1      	lsls	r1, r2, #27
 8006276:	bf44      	itt	mi
 8006278:	2320      	movmi	r3, #32
 800627a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800627e:	0713      	lsls	r3, r2, #28
 8006280:	bf44      	itt	mi
 8006282:	232b      	movmi	r3, #43	; 0x2b
 8006284:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006288:	f89a 3000 	ldrb.w	r3, [sl]
 800628c:	2b2a      	cmp	r3, #42	; 0x2a
 800628e:	d015      	beq.n	80062bc <_vfiprintf_r+0x13c>
 8006290:	9a07      	ldr	r2, [sp, #28]
 8006292:	4654      	mov	r4, sl
 8006294:	2000      	movs	r0, #0
 8006296:	f04f 0c0a 	mov.w	ip, #10
 800629a:	4621      	mov	r1, r4
 800629c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062a0:	3b30      	subs	r3, #48	; 0x30
 80062a2:	2b09      	cmp	r3, #9
 80062a4:	d94e      	bls.n	8006344 <_vfiprintf_r+0x1c4>
 80062a6:	b1b0      	cbz	r0, 80062d6 <_vfiprintf_r+0x156>
 80062a8:	9207      	str	r2, [sp, #28]
 80062aa:	e014      	b.n	80062d6 <_vfiprintf_r+0x156>
 80062ac:	eba0 0308 	sub.w	r3, r0, r8
 80062b0:	fa09 f303 	lsl.w	r3, r9, r3
 80062b4:	4313      	orrs	r3, r2
 80062b6:	9304      	str	r3, [sp, #16]
 80062b8:	46a2      	mov	sl, r4
 80062ba:	e7d2      	b.n	8006262 <_vfiprintf_r+0xe2>
 80062bc:	9b03      	ldr	r3, [sp, #12]
 80062be:	1d19      	adds	r1, r3, #4
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	9103      	str	r1, [sp, #12]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	bfbb      	ittet	lt
 80062c8:	425b      	neglt	r3, r3
 80062ca:	f042 0202 	orrlt.w	r2, r2, #2
 80062ce:	9307      	strge	r3, [sp, #28]
 80062d0:	9307      	strlt	r3, [sp, #28]
 80062d2:	bfb8      	it	lt
 80062d4:	9204      	strlt	r2, [sp, #16]
 80062d6:	7823      	ldrb	r3, [r4, #0]
 80062d8:	2b2e      	cmp	r3, #46	; 0x2e
 80062da:	d10c      	bne.n	80062f6 <_vfiprintf_r+0x176>
 80062dc:	7863      	ldrb	r3, [r4, #1]
 80062de:	2b2a      	cmp	r3, #42	; 0x2a
 80062e0:	d135      	bne.n	800634e <_vfiprintf_r+0x1ce>
 80062e2:	9b03      	ldr	r3, [sp, #12]
 80062e4:	1d1a      	adds	r2, r3, #4
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	9203      	str	r2, [sp, #12]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	bfb8      	it	lt
 80062ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80062f2:	3402      	adds	r4, #2
 80062f4:	9305      	str	r3, [sp, #20]
 80062f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80063dc <_vfiprintf_r+0x25c>
 80062fa:	7821      	ldrb	r1, [r4, #0]
 80062fc:	2203      	movs	r2, #3
 80062fe:	4650      	mov	r0, sl
 8006300:	f7f9 ff76 	bl	80001f0 <memchr>
 8006304:	b140      	cbz	r0, 8006318 <_vfiprintf_r+0x198>
 8006306:	2340      	movs	r3, #64	; 0x40
 8006308:	eba0 000a 	sub.w	r0, r0, sl
 800630c:	fa03 f000 	lsl.w	r0, r3, r0
 8006310:	9b04      	ldr	r3, [sp, #16]
 8006312:	4303      	orrs	r3, r0
 8006314:	3401      	adds	r4, #1
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800631c:	482c      	ldr	r0, [pc, #176]	; (80063d0 <_vfiprintf_r+0x250>)
 800631e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006322:	2206      	movs	r2, #6
 8006324:	f7f9 ff64 	bl	80001f0 <memchr>
 8006328:	2800      	cmp	r0, #0
 800632a:	d03f      	beq.n	80063ac <_vfiprintf_r+0x22c>
 800632c:	4b29      	ldr	r3, [pc, #164]	; (80063d4 <_vfiprintf_r+0x254>)
 800632e:	bb1b      	cbnz	r3, 8006378 <_vfiprintf_r+0x1f8>
 8006330:	9b03      	ldr	r3, [sp, #12]
 8006332:	3307      	adds	r3, #7
 8006334:	f023 0307 	bic.w	r3, r3, #7
 8006338:	3308      	adds	r3, #8
 800633a:	9303      	str	r3, [sp, #12]
 800633c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800633e:	443b      	add	r3, r7
 8006340:	9309      	str	r3, [sp, #36]	; 0x24
 8006342:	e767      	b.n	8006214 <_vfiprintf_r+0x94>
 8006344:	fb0c 3202 	mla	r2, ip, r2, r3
 8006348:	460c      	mov	r4, r1
 800634a:	2001      	movs	r0, #1
 800634c:	e7a5      	b.n	800629a <_vfiprintf_r+0x11a>
 800634e:	2300      	movs	r3, #0
 8006350:	3401      	adds	r4, #1
 8006352:	9305      	str	r3, [sp, #20]
 8006354:	4619      	mov	r1, r3
 8006356:	f04f 0c0a 	mov.w	ip, #10
 800635a:	4620      	mov	r0, r4
 800635c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006360:	3a30      	subs	r2, #48	; 0x30
 8006362:	2a09      	cmp	r2, #9
 8006364:	d903      	bls.n	800636e <_vfiprintf_r+0x1ee>
 8006366:	2b00      	cmp	r3, #0
 8006368:	d0c5      	beq.n	80062f6 <_vfiprintf_r+0x176>
 800636a:	9105      	str	r1, [sp, #20]
 800636c:	e7c3      	b.n	80062f6 <_vfiprintf_r+0x176>
 800636e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006372:	4604      	mov	r4, r0
 8006374:	2301      	movs	r3, #1
 8006376:	e7f0      	b.n	800635a <_vfiprintf_r+0x1da>
 8006378:	ab03      	add	r3, sp, #12
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	462a      	mov	r2, r5
 800637e:	4b16      	ldr	r3, [pc, #88]	; (80063d8 <_vfiprintf_r+0x258>)
 8006380:	a904      	add	r1, sp, #16
 8006382:	4630      	mov	r0, r6
 8006384:	f3af 8000 	nop.w
 8006388:	4607      	mov	r7, r0
 800638a:	1c78      	adds	r0, r7, #1
 800638c:	d1d6      	bne.n	800633c <_vfiprintf_r+0x1bc>
 800638e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006390:	07d9      	lsls	r1, r3, #31
 8006392:	d405      	bmi.n	80063a0 <_vfiprintf_r+0x220>
 8006394:	89ab      	ldrh	r3, [r5, #12]
 8006396:	059a      	lsls	r2, r3, #22
 8006398:	d402      	bmi.n	80063a0 <_vfiprintf_r+0x220>
 800639a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800639c:	f7ff fb70 	bl	8005a80 <__retarget_lock_release_recursive>
 80063a0:	89ab      	ldrh	r3, [r5, #12]
 80063a2:	065b      	lsls	r3, r3, #25
 80063a4:	f53f af12 	bmi.w	80061cc <_vfiprintf_r+0x4c>
 80063a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063aa:	e711      	b.n	80061d0 <_vfiprintf_r+0x50>
 80063ac:	ab03      	add	r3, sp, #12
 80063ae:	9300      	str	r3, [sp, #0]
 80063b0:	462a      	mov	r2, r5
 80063b2:	4b09      	ldr	r3, [pc, #36]	; (80063d8 <_vfiprintf_r+0x258>)
 80063b4:	a904      	add	r1, sp, #16
 80063b6:	4630      	mov	r0, r6
 80063b8:	f000 f880 	bl	80064bc <_printf_i>
 80063bc:	e7e4      	b.n	8006388 <_vfiprintf_r+0x208>
 80063be:	bf00      	nop
 80063c0:	08006c20 	.word	0x08006c20
 80063c4:	08006c40 	.word	0x08006c40
 80063c8:	08006c00 	.word	0x08006c00
 80063cc:	08006c64 	.word	0x08006c64
 80063d0:	08006c6e 	.word	0x08006c6e
 80063d4:	00000000 	.word	0x00000000
 80063d8:	0800615b 	.word	0x0800615b
 80063dc:	08006c6a 	.word	0x08006c6a

080063e0 <_printf_common>:
 80063e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063e4:	4616      	mov	r6, r2
 80063e6:	4699      	mov	r9, r3
 80063e8:	688a      	ldr	r2, [r1, #8]
 80063ea:	690b      	ldr	r3, [r1, #16]
 80063ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063f0:	4293      	cmp	r3, r2
 80063f2:	bfb8      	it	lt
 80063f4:	4613      	movlt	r3, r2
 80063f6:	6033      	str	r3, [r6, #0]
 80063f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063fc:	4607      	mov	r7, r0
 80063fe:	460c      	mov	r4, r1
 8006400:	b10a      	cbz	r2, 8006406 <_printf_common+0x26>
 8006402:	3301      	adds	r3, #1
 8006404:	6033      	str	r3, [r6, #0]
 8006406:	6823      	ldr	r3, [r4, #0]
 8006408:	0699      	lsls	r1, r3, #26
 800640a:	bf42      	ittt	mi
 800640c:	6833      	ldrmi	r3, [r6, #0]
 800640e:	3302      	addmi	r3, #2
 8006410:	6033      	strmi	r3, [r6, #0]
 8006412:	6825      	ldr	r5, [r4, #0]
 8006414:	f015 0506 	ands.w	r5, r5, #6
 8006418:	d106      	bne.n	8006428 <_printf_common+0x48>
 800641a:	f104 0a19 	add.w	sl, r4, #25
 800641e:	68e3      	ldr	r3, [r4, #12]
 8006420:	6832      	ldr	r2, [r6, #0]
 8006422:	1a9b      	subs	r3, r3, r2
 8006424:	42ab      	cmp	r3, r5
 8006426:	dc26      	bgt.n	8006476 <_printf_common+0x96>
 8006428:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800642c:	1e13      	subs	r3, r2, #0
 800642e:	6822      	ldr	r2, [r4, #0]
 8006430:	bf18      	it	ne
 8006432:	2301      	movne	r3, #1
 8006434:	0692      	lsls	r2, r2, #26
 8006436:	d42b      	bmi.n	8006490 <_printf_common+0xb0>
 8006438:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800643c:	4649      	mov	r1, r9
 800643e:	4638      	mov	r0, r7
 8006440:	47c0      	blx	r8
 8006442:	3001      	adds	r0, #1
 8006444:	d01e      	beq.n	8006484 <_printf_common+0xa4>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	68e5      	ldr	r5, [r4, #12]
 800644a:	6832      	ldr	r2, [r6, #0]
 800644c:	f003 0306 	and.w	r3, r3, #6
 8006450:	2b04      	cmp	r3, #4
 8006452:	bf08      	it	eq
 8006454:	1aad      	subeq	r5, r5, r2
 8006456:	68a3      	ldr	r3, [r4, #8]
 8006458:	6922      	ldr	r2, [r4, #16]
 800645a:	bf0c      	ite	eq
 800645c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006460:	2500      	movne	r5, #0
 8006462:	4293      	cmp	r3, r2
 8006464:	bfc4      	itt	gt
 8006466:	1a9b      	subgt	r3, r3, r2
 8006468:	18ed      	addgt	r5, r5, r3
 800646a:	2600      	movs	r6, #0
 800646c:	341a      	adds	r4, #26
 800646e:	42b5      	cmp	r5, r6
 8006470:	d11a      	bne.n	80064a8 <_printf_common+0xc8>
 8006472:	2000      	movs	r0, #0
 8006474:	e008      	b.n	8006488 <_printf_common+0xa8>
 8006476:	2301      	movs	r3, #1
 8006478:	4652      	mov	r2, sl
 800647a:	4649      	mov	r1, r9
 800647c:	4638      	mov	r0, r7
 800647e:	47c0      	blx	r8
 8006480:	3001      	adds	r0, #1
 8006482:	d103      	bne.n	800648c <_printf_common+0xac>
 8006484:	f04f 30ff 	mov.w	r0, #4294967295
 8006488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800648c:	3501      	adds	r5, #1
 800648e:	e7c6      	b.n	800641e <_printf_common+0x3e>
 8006490:	18e1      	adds	r1, r4, r3
 8006492:	1c5a      	adds	r2, r3, #1
 8006494:	2030      	movs	r0, #48	; 0x30
 8006496:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800649a:	4422      	add	r2, r4
 800649c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80064a4:	3302      	adds	r3, #2
 80064a6:	e7c7      	b.n	8006438 <_printf_common+0x58>
 80064a8:	2301      	movs	r3, #1
 80064aa:	4622      	mov	r2, r4
 80064ac:	4649      	mov	r1, r9
 80064ae:	4638      	mov	r0, r7
 80064b0:	47c0      	blx	r8
 80064b2:	3001      	adds	r0, #1
 80064b4:	d0e6      	beq.n	8006484 <_printf_common+0xa4>
 80064b6:	3601      	adds	r6, #1
 80064b8:	e7d9      	b.n	800646e <_printf_common+0x8e>
	...

080064bc <_printf_i>:
 80064bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064c0:	7e0f      	ldrb	r7, [r1, #24]
 80064c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064c4:	2f78      	cmp	r7, #120	; 0x78
 80064c6:	4691      	mov	r9, r2
 80064c8:	4680      	mov	r8, r0
 80064ca:	460c      	mov	r4, r1
 80064cc:	469a      	mov	sl, r3
 80064ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80064d2:	d807      	bhi.n	80064e4 <_printf_i+0x28>
 80064d4:	2f62      	cmp	r7, #98	; 0x62
 80064d6:	d80a      	bhi.n	80064ee <_printf_i+0x32>
 80064d8:	2f00      	cmp	r7, #0
 80064da:	f000 80d8 	beq.w	800668e <_printf_i+0x1d2>
 80064de:	2f58      	cmp	r7, #88	; 0x58
 80064e0:	f000 80a3 	beq.w	800662a <_printf_i+0x16e>
 80064e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064ec:	e03a      	b.n	8006564 <_printf_i+0xa8>
 80064ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064f2:	2b15      	cmp	r3, #21
 80064f4:	d8f6      	bhi.n	80064e4 <_printf_i+0x28>
 80064f6:	a101      	add	r1, pc, #4	; (adr r1, 80064fc <_printf_i+0x40>)
 80064f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064fc:	08006555 	.word	0x08006555
 8006500:	08006569 	.word	0x08006569
 8006504:	080064e5 	.word	0x080064e5
 8006508:	080064e5 	.word	0x080064e5
 800650c:	080064e5 	.word	0x080064e5
 8006510:	080064e5 	.word	0x080064e5
 8006514:	08006569 	.word	0x08006569
 8006518:	080064e5 	.word	0x080064e5
 800651c:	080064e5 	.word	0x080064e5
 8006520:	080064e5 	.word	0x080064e5
 8006524:	080064e5 	.word	0x080064e5
 8006528:	08006675 	.word	0x08006675
 800652c:	08006599 	.word	0x08006599
 8006530:	08006657 	.word	0x08006657
 8006534:	080064e5 	.word	0x080064e5
 8006538:	080064e5 	.word	0x080064e5
 800653c:	08006697 	.word	0x08006697
 8006540:	080064e5 	.word	0x080064e5
 8006544:	08006599 	.word	0x08006599
 8006548:	080064e5 	.word	0x080064e5
 800654c:	080064e5 	.word	0x080064e5
 8006550:	0800665f 	.word	0x0800665f
 8006554:	682b      	ldr	r3, [r5, #0]
 8006556:	1d1a      	adds	r2, r3, #4
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	602a      	str	r2, [r5, #0]
 800655c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006560:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006564:	2301      	movs	r3, #1
 8006566:	e0a3      	b.n	80066b0 <_printf_i+0x1f4>
 8006568:	6820      	ldr	r0, [r4, #0]
 800656a:	6829      	ldr	r1, [r5, #0]
 800656c:	0606      	lsls	r6, r0, #24
 800656e:	f101 0304 	add.w	r3, r1, #4
 8006572:	d50a      	bpl.n	800658a <_printf_i+0xce>
 8006574:	680e      	ldr	r6, [r1, #0]
 8006576:	602b      	str	r3, [r5, #0]
 8006578:	2e00      	cmp	r6, #0
 800657a:	da03      	bge.n	8006584 <_printf_i+0xc8>
 800657c:	232d      	movs	r3, #45	; 0x2d
 800657e:	4276      	negs	r6, r6
 8006580:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006584:	485e      	ldr	r0, [pc, #376]	; (8006700 <_printf_i+0x244>)
 8006586:	230a      	movs	r3, #10
 8006588:	e019      	b.n	80065be <_printf_i+0x102>
 800658a:	680e      	ldr	r6, [r1, #0]
 800658c:	602b      	str	r3, [r5, #0]
 800658e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006592:	bf18      	it	ne
 8006594:	b236      	sxthne	r6, r6
 8006596:	e7ef      	b.n	8006578 <_printf_i+0xbc>
 8006598:	682b      	ldr	r3, [r5, #0]
 800659a:	6820      	ldr	r0, [r4, #0]
 800659c:	1d19      	adds	r1, r3, #4
 800659e:	6029      	str	r1, [r5, #0]
 80065a0:	0601      	lsls	r1, r0, #24
 80065a2:	d501      	bpl.n	80065a8 <_printf_i+0xec>
 80065a4:	681e      	ldr	r6, [r3, #0]
 80065a6:	e002      	b.n	80065ae <_printf_i+0xf2>
 80065a8:	0646      	lsls	r6, r0, #25
 80065aa:	d5fb      	bpl.n	80065a4 <_printf_i+0xe8>
 80065ac:	881e      	ldrh	r6, [r3, #0]
 80065ae:	4854      	ldr	r0, [pc, #336]	; (8006700 <_printf_i+0x244>)
 80065b0:	2f6f      	cmp	r7, #111	; 0x6f
 80065b2:	bf0c      	ite	eq
 80065b4:	2308      	moveq	r3, #8
 80065b6:	230a      	movne	r3, #10
 80065b8:	2100      	movs	r1, #0
 80065ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065be:	6865      	ldr	r5, [r4, #4]
 80065c0:	60a5      	str	r5, [r4, #8]
 80065c2:	2d00      	cmp	r5, #0
 80065c4:	bfa2      	ittt	ge
 80065c6:	6821      	ldrge	r1, [r4, #0]
 80065c8:	f021 0104 	bicge.w	r1, r1, #4
 80065cc:	6021      	strge	r1, [r4, #0]
 80065ce:	b90e      	cbnz	r6, 80065d4 <_printf_i+0x118>
 80065d0:	2d00      	cmp	r5, #0
 80065d2:	d04d      	beq.n	8006670 <_printf_i+0x1b4>
 80065d4:	4615      	mov	r5, r2
 80065d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80065da:	fb03 6711 	mls	r7, r3, r1, r6
 80065de:	5dc7      	ldrb	r7, [r0, r7]
 80065e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065e4:	4637      	mov	r7, r6
 80065e6:	42bb      	cmp	r3, r7
 80065e8:	460e      	mov	r6, r1
 80065ea:	d9f4      	bls.n	80065d6 <_printf_i+0x11a>
 80065ec:	2b08      	cmp	r3, #8
 80065ee:	d10b      	bne.n	8006608 <_printf_i+0x14c>
 80065f0:	6823      	ldr	r3, [r4, #0]
 80065f2:	07de      	lsls	r6, r3, #31
 80065f4:	d508      	bpl.n	8006608 <_printf_i+0x14c>
 80065f6:	6923      	ldr	r3, [r4, #16]
 80065f8:	6861      	ldr	r1, [r4, #4]
 80065fa:	4299      	cmp	r1, r3
 80065fc:	bfde      	ittt	le
 80065fe:	2330      	movle	r3, #48	; 0x30
 8006600:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006604:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006608:	1b52      	subs	r2, r2, r5
 800660a:	6122      	str	r2, [r4, #16]
 800660c:	f8cd a000 	str.w	sl, [sp]
 8006610:	464b      	mov	r3, r9
 8006612:	aa03      	add	r2, sp, #12
 8006614:	4621      	mov	r1, r4
 8006616:	4640      	mov	r0, r8
 8006618:	f7ff fee2 	bl	80063e0 <_printf_common>
 800661c:	3001      	adds	r0, #1
 800661e:	d14c      	bne.n	80066ba <_printf_i+0x1fe>
 8006620:	f04f 30ff 	mov.w	r0, #4294967295
 8006624:	b004      	add	sp, #16
 8006626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800662a:	4835      	ldr	r0, [pc, #212]	; (8006700 <_printf_i+0x244>)
 800662c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006630:	6829      	ldr	r1, [r5, #0]
 8006632:	6823      	ldr	r3, [r4, #0]
 8006634:	f851 6b04 	ldr.w	r6, [r1], #4
 8006638:	6029      	str	r1, [r5, #0]
 800663a:	061d      	lsls	r5, r3, #24
 800663c:	d514      	bpl.n	8006668 <_printf_i+0x1ac>
 800663e:	07df      	lsls	r7, r3, #31
 8006640:	bf44      	itt	mi
 8006642:	f043 0320 	orrmi.w	r3, r3, #32
 8006646:	6023      	strmi	r3, [r4, #0]
 8006648:	b91e      	cbnz	r6, 8006652 <_printf_i+0x196>
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	f023 0320 	bic.w	r3, r3, #32
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	2310      	movs	r3, #16
 8006654:	e7b0      	b.n	80065b8 <_printf_i+0xfc>
 8006656:	6823      	ldr	r3, [r4, #0]
 8006658:	f043 0320 	orr.w	r3, r3, #32
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	2378      	movs	r3, #120	; 0x78
 8006660:	4828      	ldr	r0, [pc, #160]	; (8006704 <_printf_i+0x248>)
 8006662:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006666:	e7e3      	b.n	8006630 <_printf_i+0x174>
 8006668:	0659      	lsls	r1, r3, #25
 800666a:	bf48      	it	mi
 800666c:	b2b6      	uxthmi	r6, r6
 800666e:	e7e6      	b.n	800663e <_printf_i+0x182>
 8006670:	4615      	mov	r5, r2
 8006672:	e7bb      	b.n	80065ec <_printf_i+0x130>
 8006674:	682b      	ldr	r3, [r5, #0]
 8006676:	6826      	ldr	r6, [r4, #0]
 8006678:	6961      	ldr	r1, [r4, #20]
 800667a:	1d18      	adds	r0, r3, #4
 800667c:	6028      	str	r0, [r5, #0]
 800667e:	0635      	lsls	r5, r6, #24
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	d501      	bpl.n	8006688 <_printf_i+0x1cc>
 8006684:	6019      	str	r1, [r3, #0]
 8006686:	e002      	b.n	800668e <_printf_i+0x1d2>
 8006688:	0670      	lsls	r0, r6, #25
 800668a:	d5fb      	bpl.n	8006684 <_printf_i+0x1c8>
 800668c:	8019      	strh	r1, [r3, #0]
 800668e:	2300      	movs	r3, #0
 8006690:	6123      	str	r3, [r4, #16]
 8006692:	4615      	mov	r5, r2
 8006694:	e7ba      	b.n	800660c <_printf_i+0x150>
 8006696:	682b      	ldr	r3, [r5, #0]
 8006698:	1d1a      	adds	r2, r3, #4
 800669a:	602a      	str	r2, [r5, #0]
 800669c:	681d      	ldr	r5, [r3, #0]
 800669e:	6862      	ldr	r2, [r4, #4]
 80066a0:	2100      	movs	r1, #0
 80066a2:	4628      	mov	r0, r5
 80066a4:	f7f9 fda4 	bl	80001f0 <memchr>
 80066a8:	b108      	cbz	r0, 80066ae <_printf_i+0x1f2>
 80066aa:	1b40      	subs	r0, r0, r5
 80066ac:	6060      	str	r0, [r4, #4]
 80066ae:	6863      	ldr	r3, [r4, #4]
 80066b0:	6123      	str	r3, [r4, #16]
 80066b2:	2300      	movs	r3, #0
 80066b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b8:	e7a8      	b.n	800660c <_printf_i+0x150>
 80066ba:	6923      	ldr	r3, [r4, #16]
 80066bc:	462a      	mov	r2, r5
 80066be:	4649      	mov	r1, r9
 80066c0:	4640      	mov	r0, r8
 80066c2:	47d0      	blx	sl
 80066c4:	3001      	adds	r0, #1
 80066c6:	d0ab      	beq.n	8006620 <_printf_i+0x164>
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	079b      	lsls	r3, r3, #30
 80066cc:	d413      	bmi.n	80066f6 <_printf_i+0x23a>
 80066ce:	68e0      	ldr	r0, [r4, #12]
 80066d0:	9b03      	ldr	r3, [sp, #12]
 80066d2:	4298      	cmp	r0, r3
 80066d4:	bfb8      	it	lt
 80066d6:	4618      	movlt	r0, r3
 80066d8:	e7a4      	b.n	8006624 <_printf_i+0x168>
 80066da:	2301      	movs	r3, #1
 80066dc:	4632      	mov	r2, r6
 80066de:	4649      	mov	r1, r9
 80066e0:	4640      	mov	r0, r8
 80066e2:	47d0      	blx	sl
 80066e4:	3001      	adds	r0, #1
 80066e6:	d09b      	beq.n	8006620 <_printf_i+0x164>
 80066e8:	3501      	adds	r5, #1
 80066ea:	68e3      	ldr	r3, [r4, #12]
 80066ec:	9903      	ldr	r1, [sp, #12]
 80066ee:	1a5b      	subs	r3, r3, r1
 80066f0:	42ab      	cmp	r3, r5
 80066f2:	dcf2      	bgt.n	80066da <_printf_i+0x21e>
 80066f4:	e7eb      	b.n	80066ce <_printf_i+0x212>
 80066f6:	2500      	movs	r5, #0
 80066f8:	f104 0619 	add.w	r6, r4, #25
 80066fc:	e7f5      	b.n	80066ea <_printf_i+0x22e>
 80066fe:	bf00      	nop
 8006700:	08006c75 	.word	0x08006c75
 8006704:	08006c86 	.word	0x08006c86

08006708 <_putc_r>:
 8006708:	b570      	push	{r4, r5, r6, lr}
 800670a:	460d      	mov	r5, r1
 800670c:	4614      	mov	r4, r2
 800670e:	4606      	mov	r6, r0
 8006710:	b118      	cbz	r0, 800671a <_putc_r+0x12>
 8006712:	6983      	ldr	r3, [r0, #24]
 8006714:	b90b      	cbnz	r3, 800671a <_putc_r+0x12>
 8006716:	f7ff f8ef 	bl	80058f8 <__sinit>
 800671a:	4b1c      	ldr	r3, [pc, #112]	; (800678c <_putc_r+0x84>)
 800671c:	429c      	cmp	r4, r3
 800671e:	d124      	bne.n	800676a <_putc_r+0x62>
 8006720:	6874      	ldr	r4, [r6, #4]
 8006722:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006724:	07d8      	lsls	r0, r3, #31
 8006726:	d405      	bmi.n	8006734 <_putc_r+0x2c>
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	0599      	lsls	r1, r3, #22
 800672c:	d402      	bmi.n	8006734 <_putc_r+0x2c>
 800672e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006730:	f7ff f9a5 	bl	8005a7e <__retarget_lock_acquire_recursive>
 8006734:	68a3      	ldr	r3, [r4, #8]
 8006736:	3b01      	subs	r3, #1
 8006738:	2b00      	cmp	r3, #0
 800673a:	60a3      	str	r3, [r4, #8]
 800673c:	da05      	bge.n	800674a <_putc_r+0x42>
 800673e:	69a2      	ldr	r2, [r4, #24]
 8006740:	4293      	cmp	r3, r2
 8006742:	db1c      	blt.n	800677e <_putc_r+0x76>
 8006744:	b2eb      	uxtb	r3, r5
 8006746:	2b0a      	cmp	r3, #10
 8006748:	d019      	beq.n	800677e <_putc_r+0x76>
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	1c5a      	adds	r2, r3, #1
 800674e:	6022      	str	r2, [r4, #0]
 8006750:	701d      	strb	r5, [r3, #0]
 8006752:	b2ed      	uxtb	r5, r5
 8006754:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006756:	07da      	lsls	r2, r3, #31
 8006758:	d405      	bmi.n	8006766 <_putc_r+0x5e>
 800675a:	89a3      	ldrh	r3, [r4, #12]
 800675c:	059b      	lsls	r3, r3, #22
 800675e:	d402      	bmi.n	8006766 <_putc_r+0x5e>
 8006760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006762:	f7ff f98d 	bl	8005a80 <__retarget_lock_release_recursive>
 8006766:	4628      	mov	r0, r5
 8006768:	bd70      	pop	{r4, r5, r6, pc}
 800676a:	4b09      	ldr	r3, [pc, #36]	; (8006790 <_putc_r+0x88>)
 800676c:	429c      	cmp	r4, r3
 800676e:	d101      	bne.n	8006774 <_putc_r+0x6c>
 8006770:	68b4      	ldr	r4, [r6, #8]
 8006772:	e7d6      	b.n	8006722 <_putc_r+0x1a>
 8006774:	4b07      	ldr	r3, [pc, #28]	; (8006794 <_putc_r+0x8c>)
 8006776:	429c      	cmp	r4, r3
 8006778:	bf08      	it	eq
 800677a:	68f4      	ldreq	r4, [r6, #12]
 800677c:	e7d1      	b.n	8006722 <_putc_r+0x1a>
 800677e:	4629      	mov	r1, r5
 8006780:	4622      	mov	r2, r4
 8006782:	4630      	mov	r0, r6
 8006784:	f7ff fb6c 	bl	8005e60 <__swbuf_r>
 8006788:	4605      	mov	r5, r0
 800678a:	e7e3      	b.n	8006754 <_putc_r+0x4c>
 800678c:	08006c20 	.word	0x08006c20
 8006790:	08006c40 	.word	0x08006c40
 8006794:	08006c00 	.word	0x08006c00

08006798 <_read_r>:
 8006798:	b538      	push	{r3, r4, r5, lr}
 800679a:	4d07      	ldr	r5, [pc, #28]	; (80067b8 <_read_r+0x20>)
 800679c:	4604      	mov	r4, r0
 800679e:	4608      	mov	r0, r1
 80067a0:	4611      	mov	r1, r2
 80067a2:	2200      	movs	r2, #0
 80067a4:	602a      	str	r2, [r5, #0]
 80067a6:	461a      	mov	r2, r3
 80067a8:	f7fb f9e4 	bl	8001b74 <_read>
 80067ac:	1c43      	adds	r3, r0, #1
 80067ae:	d102      	bne.n	80067b6 <_read_r+0x1e>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	b103      	cbz	r3, 80067b6 <_read_r+0x1e>
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	bd38      	pop	{r3, r4, r5, pc}
 80067b8:	20000638 	.word	0x20000638

080067bc <_fstat_r>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	4d07      	ldr	r5, [pc, #28]	; (80067dc <_fstat_r+0x20>)
 80067c0:	2300      	movs	r3, #0
 80067c2:	4604      	mov	r4, r0
 80067c4:	4608      	mov	r0, r1
 80067c6:	4611      	mov	r1, r2
 80067c8:	602b      	str	r3, [r5, #0]
 80067ca:	f7fb fa18 	bl	8001bfe <_fstat>
 80067ce:	1c43      	adds	r3, r0, #1
 80067d0:	d102      	bne.n	80067d8 <_fstat_r+0x1c>
 80067d2:	682b      	ldr	r3, [r5, #0]
 80067d4:	b103      	cbz	r3, 80067d8 <_fstat_r+0x1c>
 80067d6:	6023      	str	r3, [r4, #0]
 80067d8:	bd38      	pop	{r3, r4, r5, pc}
 80067da:	bf00      	nop
 80067dc:	20000638 	.word	0x20000638

080067e0 <_isatty_r>:
 80067e0:	b538      	push	{r3, r4, r5, lr}
 80067e2:	4d06      	ldr	r5, [pc, #24]	; (80067fc <_isatty_r+0x1c>)
 80067e4:	2300      	movs	r3, #0
 80067e6:	4604      	mov	r4, r0
 80067e8:	4608      	mov	r0, r1
 80067ea:	602b      	str	r3, [r5, #0]
 80067ec:	f7fb fa17 	bl	8001c1e <_isatty>
 80067f0:	1c43      	adds	r3, r0, #1
 80067f2:	d102      	bne.n	80067fa <_isatty_r+0x1a>
 80067f4:	682b      	ldr	r3, [r5, #0]
 80067f6:	b103      	cbz	r3, 80067fa <_isatty_r+0x1a>
 80067f8:	6023      	str	r3, [r4, #0]
 80067fa:	bd38      	pop	{r3, r4, r5, pc}
 80067fc:	20000638 	.word	0x20000638

08006800 <_init>:
 8006800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006802:	bf00      	nop
 8006804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006806:	bc08      	pop	{r3}
 8006808:	469e      	mov	lr, r3
 800680a:	4770      	bx	lr

0800680c <_fini>:
 800680c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800680e:	bf00      	nop
 8006810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006812:	bc08      	pop	{r3}
 8006814:	469e      	mov	lr, r3
 8006816:	4770      	bx	lr
