In archive libpi.a:

gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_gpio_interrupts>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3a01802 	mov	r1, #131072	; 0x20000
   c:	e59f0004 	ldr	r0, [pc, #4]	; 18 <enable_gpio_interrupts+0x18>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e8bd8010 	pop	{r4, pc}
  18:	2000b214 	andcs	fp, r0, r4, lsl r2

0000001c <is_gpio_int>:
  1c:	e92d4010 	push	{r4, lr}
  20:	e24dd008 	sub	sp, sp, #8, 0
  24:	e1a04000 	mov	r4, r0
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e2443031 	sub	r3, r4, #49, 0	; 0x31
  30:	e3530003 	cmp	r3, #3, 0
  34:	8a000008 	bhi	5c <is_gpio_int+0x40>
  38:	e59f003c 	ldr	r0, [pc, #60]	; 7c <is_gpio_int+0x60>
  3c:	ebfffffe 	bl	0 <GET32>
  40:	e204401f 	and	r4, r4, #31, 0
  44:	e3a03001 	mov	r3, #1, 0
  48:	e0103413 	ands	r3, r0, r3, lsl r4
  4c:	13a00001 	movne	r0, #1, 0
  50:	03a00000 	moveq	r0, #0, 0
  54:	e28dd008 	add	sp, sp, #8, 0
  58:	e8bd8010 	pop	{r4, pc}
  5c:	e59f301c 	ldr	r3, [pc, #28]	; 80 <is_gpio_int+0x64>
  60:	e58d3000 	str	r3, [sp]
  64:	e3a0301c 	mov	r3, #28, 0
  68:	e59f2014 	ldr	r2, [pc, #20]	; 84 <is_gpio_int+0x68>
  6c:	e59f1014 	ldr	r1, [pc, #20]	; 88 <is_gpio_int+0x6c>
  70:	e59f0014 	ldr	r0, [pc, #20]	; 8c <is_gpio_int+0x70>
  74:	ebfffffe 	bl	0 <printk>
  78:	ebfffffe 	bl	0 <clean_reboot>
  7c:	2000b208 	andcs	fp, r0, r8, lsl #4
  80:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  8c:	00000014 	andeq	r0, r0, r4, lsl r0

00000090 <gpio_int_rising_edge>:
  90:	e92d4070 	push	{r4, r5, r6, lr}
  94:	e1a04000 	mov	r4, r0
  98:	ebfffffe 	bl	0 <dev_barrier>
  9c:	e354001f 	cmp	r4, #31, 0
  a0:	8a00000a 	bhi	d0 <gpio_int_rising_edge+0x40>
  a4:	e59f502c 	ldr	r5, [pc, #44]	; d8 <gpio_int_rising_edge+0x48>
  a8:	e1a00005 	mov	r0, r5
  ac:	ebfffffe 	bl	0 <GET32>
  b0:	e204401f 	and	r4, r4, #31, 0
  b4:	e3a01001 	mov	r1, #1, 0
  b8:	e1801411 	orr	r1, r0, r1, lsl r4
  bc:	e1a00005 	mov	r0, r5
  c0:	ebfffffe 	bl	0 <PUT32>
  c4:	ebffffcd 	bl	0 <enable_gpio_interrupts>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8070 	pop	{r4, r5, r6, pc}
  d0:	e59f5004 	ldr	r5, [pc, #4]	; dc <gpio_int_rising_edge+0x4c>
  d4:	eafffff3 	b	a8 <gpio_int_rising_edge+0x18>
  d8:	2020004c 	eorcs	r0, r0, ip, asr #32
  dc:	20200050 	eorcs	r0, r0, r0, asr r0

000000e0 <gpio_int_falling_edge>:
  e0:	e92d4070 	push	{r4, r5, r6, lr}
  e4:	e1a04000 	mov	r4, r0
  e8:	ebfffffe 	bl	0 <dev_barrier>
  ec:	e354001f 	cmp	r4, #31, 0
  f0:	8a00000a 	bhi	120 <gpio_int_falling_edge+0x40>
  f4:	e59f502c 	ldr	r5, [pc, #44]	; 128 <gpio_int_falling_edge+0x48>
  f8:	e1a00005 	mov	r0, r5
  fc:	ebfffffe 	bl	0 <GET32>
 100:	e204401f 	and	r4, r4, #31, 0
 104:	e3a01001 	mov	r1, #1, 0
 108:	e1801411 	orr	r1, r0, r1, lsl r4
 10c:	e1a00005 	mov	r0, r5
 110:	ebfffffe 	bl	0 <PUT32>
 114:	ebffffb9 	bl	0 <enable_gpio_interrupts>
 118:	ebfffffe 	bl	0 <dev_barrier>
 11c:	e8bd8070 	pop	{r4, r5, r6, pc}
 120:	e59f5004 	ldr	r5, [pc, #4]	; 12c <gpio_int_falling_edge+0x4c>
 124:	eafffff3 	b	f8 <gpio_int_falling_edge+0x18>
 128:	20200058 	eorcs	r0, r0, r8, asr r0
 12c:	2020005c 	eorcs	r0, r0, ip, asr r0

00000130 <gpio_event_detected>:
 130:	e92d4010 	push	{r4, lr}
 134:	e1a04000 	mov	r4, r0
 138:	ebfffffe 	bl	0 <dev_barrier>
 13c:	e354001f 	cmp	r4, #31, 0
 140:	8a000009 	bhi	16c <gpio_event_detected+0x3c>
 144:	e59f0028 	ldr	r0, [pc, #40]	; 174 <gpio_event_detected+0x44>
 148:	ebfffffe 	bl	0 <GET32>
 14c:	e204401f 	and	r4, r4, #31, 0
 150:	e3a03001 	mov	r3, #1, 0
 154:	e0103413 	ands	r3, r0, r3, lsl r4
 158:	13a04001 	movne	r4, #1, 0
 15c:	03a04000 	moveq	r4, #0, 0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	e1a00004 	mov	r0, r4
 168:	e8bd8010 	pop	{r4, pc}
 16c:	e59f0004 	ldr	r0, [pc, #4]	; 178 <gpio_event_detected+0x48>
 170:	eafffff4 	b	148 <gpio_event_detected+0x18>
 174:	20200040 	eorcs	r0, r0, r0, asr #32
 178:	20200044 	eorcs	r0, r0, r4, asr #32

0000017c <gpio_event_clear>:
 17c:	e92d4010 	push	{r4, lr}
 180:	e1a04000 	mov	r4, r0
 184:	ebfffffe 	bl	0 <dev_barrier>
 188:	e354001f 	cmp	r4, #31, 0
 18c:	8a000006 	bhi	1ac <gpio_event_clear+0x30>
 190:	e59f001c 	ldr	r0, [pc, #28]	; 1b4 <gpio_event_clear+0x38>
 194:	e204401f 	and	r4, r4, #31, 0
 198:	e3a01001 	mov	r1, #1, 0
 19c:	e1a01411 	lsl	r1, r1, r4
 1a0:	ebfffffe 	bl	0 <PUT32>
 1a4:	ebfffffe 	bl	0 <dev_barrier>
 1a8:	e8bd8010 	pop	{r4, pc}
 1ac:	e59f0004 	ldr	r0, [pc, #4]	; 1b8 <gpio_event_clear+0x3c>
 1b0:	eafffff7 	b	194 <gpio_event_clear+0x18>
 1b4:	20200040 	eorcs	r0, r0, r0, asr #32
 1b8:	20200044 	eorcs	r0, r0, r4, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
   4:	70672f63 	rsbvc	r2, r7, r3, ror #30
   8:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
   c:	632e746e 			; <UNDEFINED> instruction: 0x632e746e
  10:	00000000 	andeq	r0, r0, r0
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <gpio_event_clear+0x1cc9390>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	6f697067 	svcvs	0x00697067
  2c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  30:	203d3e20 	eorscs	r3, sp, r0, lsr #28
  34:	4f495047 	svcmi	0x00495047
  38:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  3c:	26262030 			; <UNDEFINED> instruction: 0x26262030
  40:	69706720 	ldmdbvs	r0!, {r5, r8, r9, sl, sp, lr}^
  44:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  48:	3d3c2074 	ldccc	0, cr2, [ip, #-464]!	; 0xfffffe30
  4c:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
  50:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3947>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000045c 	andeq	r0, r0, ip, asr r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001e9 	andeq	r0, r0, r9, ror #3
  10:	0001aa0c 	andeq	sl, r1, ip, lsl #20
  14:	00015300 	andeq	r5, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001bc00 	andeq	fp, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	fb070403 	blx	1c1016 <gpio_event_clear+0x1c0e9a>
  30:	03000000 	movweq	r0, #0
  34:	01dd0601 	bicseq	r0, sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00017f05 	andeq	r7, r1, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001c1 	andeq	r0, r0, r1, asr #3
  48:	39050803 	stmdbcc	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	00920801 	addseq	r0, r2, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0000bf07 	andeq	fp, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	000000ad 	andeq	r0, r0, sp, lsr #1
  64:	19070803 	stmdbne	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	47060000 	strmi	r0, [r6, -r0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ca 	andeq	r0, r0, sl, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01a50600 			; <UNDEFINED> instruction: 0x01a50600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	004f0107 	subeq	r0, pc, r7, lsl #2
  c4:	43030000 	movwmi	r0, #12288	; 0x3000
  c8:	0000e606 	andeq	lr, r0, r6, lsl #12
  cc:	001a0a00 	andseq	r0, sl, r0, lsl #20
  d0:	0a310000 	beq	c400d8 <gpio_event_clear+0xc3ff5c>
  d4:	00000024 	andeq	r0, r0, r4, lsr #32
  d8:	002e0a32 	eoreq	r0, lr, r2, lsr sl
  dc:	0a330000 	beq	cc00e4 <gpio_event_clear+0xcbff68>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
  e4:	07090034 	smladxeq	r9, r4, r0, r0
  e8:	00002c04 	andeq	r2, r0, r4, lsl #24
  ec:	06080100 	streq	r0, [r8], -r0, lsl #2
  f0:	00000158 	andeq	r0, r0, r8, asr r1
  f4:	0000000b 	andeq	r0, r0, fp
  f8:	20004c00 	andcs	r4, r0, r0, lsl #24
  fc:	00070b20 	andeq	r0, r7, r0, lsr #22
 100:	00500000 	subseq	r0, r0, r0
 104:	d20b2020 	andle	r2, fp, #32, 0
 108:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 10c:	0b202000 	bleq	808114 <gpio_event_clear+0x807f98>
 110:	000000d9 	ldrdeq	r0, [r0], -r9
 114:	2020005c 	eorcs	r0, r0, ip, asr r0
 118:	0001cf0b 	andeq	ip, r1, fp, lsl #30
 11c:	20006400 	andcs	r6, r0, r0, lsl #8
 120:	01d60b20 	bicseq	r0, r6, r0, lsr #22
 124:	00480000 	subeq	r0, r8, r0
 128:	ed0b2020 	stc	0, cr2, [fp, #-128]	; 0xffffff80
 12c:	40000000 	andmi	r0, r0, r0
 130:	0b202000 	bleq	808138 <gpio_event_clear+0x807fbc>
 134:	000000f4 	strdeq	r0, [r0], -r4
 138:	20200044 	eorcs	r0, r0, r4, asr #32
 13c:	0000620b 	andeq	r6, r0, fp, lsl #4
 140:	00b20400 	adcseq	r0, r2, r0, lsl #8
 144:	006c0b20 	rsbeq	r0, ip, r0, lsr #22
 148:	b2080000 	andlt	r0, r8, #0, 0
 14c:	750b2000 	strvc	r2, [fp, #-0]
 150:	14000001 	strne	r0, [r0], #-1
 154:	002000b2 	strhteq	r0, [r0], -r2
 158:	0001080c 	andeq	r0, r1, ip, lsl #16
 15c:	06480100 	strbeq	r0, [r8], -r0, lsl #2
 160:	0000017c 	andeq	r0, r0, ip, ror r1
 164:	00000040 	andeq	r0, r0, r0, asr #32
 168:	01bf9c01 			; <UNDEFINED> instruction: 0x01bf9c01
 16c:	700d0000 	andvc	r0, sp, r0
 170:	01006e69 	tsteq	r0, r9, ror #28
 174:	002c2048 	eoreq	r2, ip, r8, asr #32
 178:	00080000 	andeq	r0, r8, r0
 17c:	00000000 	andeq	r0, r0, r0
 180:	720e0000 	andvc	r0, lr, #0, 0
 184:	01006765 	tsteq	r0, r5, ror #14
 188:	002c0e4a 	eoreq	r0, ip, sl, asr #28
 18c:	00410000 	subeq	r0, r1, r0
 190:	003f0000 	eorseq	r0, pc, r0
 194:	880f0000 	stmdahi	pc, {}	; <UNPREDICTABLE>
 198:	23000001 	movwcs	r0, #1
 19c:	10000004 	andne	r0, r0, r4
 1a0:	000001a4 	andeq	r0, r0, r4, lsr #3
 1a4:	0000042f 	andeq	r0, r0, pc, lsr #8
 1a8:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 1ac:	04510111 	ldrbeq	r0, [r1], #-273	; 0xfffffeef
 1b0:	24007431 	strcs	r7, [r0], #-1073	; 0xfffffbcf
 1b4:	01a80f00 			; <UNDEFINED> instruction: 0x01a80f00
 1b8:	04230000 	strteq	r0, [r3], #-0
 1bc:	12000000 	andne	r0, r0, #0, 0
 1c0:	00000042 	andeq	r0, r0, r2, asr #32
 1c4:	25053f01 	strcs	r3, [r5, #-3841]	; 0xfffff0ff
 1c8:	30000000 	andcc	r0, r0, r0
 1cc:	4c000001 	stcmi	0, cr0, [r0], {1}
 1d0:	01000000 	mrseq	r0, (UNDEF: 0)
 1d4:	0002319c 	muleq	r2, ip, r1
 1d8:	69700d00 	ldmdbvs	r0!, {r8, sl, fp}^
 1dc:	3f01006e 	svccc	0x0001006e
 1e0:	00002c22 	andeq	r2, r0, r2, lsr #24
 1e4:	00005c00 	andeq	r5, r0, r0, lsl #24
 1e8:	00005400 	andeq	r5, r0, r0, lsl #8
 1ec:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 1f0:	41010067 	tstmi	r1, r7, rrx
 1f4:	00002c0e 	andeq	r2, r0, lr, lsl #24
 1f8:	00009500 	andeq	r9, r0, r0, lsl #10
 1fc:	00009300 	andeq	r9, r0, r0, lsl #6
 200:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 204:	42010074 	andmi	r0, r1, #116, 0	; 0x74
 208:	00002509 	andeq	r2, r0, r9, lsl #10
 20c:	0000aa00 	andeq	sl, r0, r0, lsl #20
 210:	0000a800 	andeq	sl, r0, r0, lsl #16
 214:	013c0f00 	teqeq	ip, r0, lsl #30
 218:	04230000 	strteq	r0, [r3], #-0
 21c:	4c0f0000 	stcmi	0, cr0, [pc], {-0}
 220:	3b000001 	blcc	22c <.debug_info+0x22c>
 224:	0f000004 	svceq	0x00000004
 228:	00000164 	andeq	r0, r0, r4, ror #2
 22c:	00000423 	andeq	r0, r0, r3, lsr #8
 230:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
 234:	34010000 	strcc	r0, [r1], #-0
 238:	0000e006 	andeq	lr, r0, r6
 23c:	00005000 	andeq	r5, r0, r0
 240:	b39c0100 	orrslt	r0, ip, #0
 244:	0d000002 	stceq	0, cr0, [r0, #-8]
 248:	006e6970 	rsbeq	r6, lr, r0, ror r9
 24c:	2c253401 	cfstrscs	mvf3, [r5], #-4
 250:	c5000000 	strgt	r0, [r0, #-0]
 254:	bd000000 	stclt	0, cr0, [r0, #-0]
 258:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 25c:	00676572 	rsbeq	r6, r7, r2, ror r5
 260:	2c0e3601 	stccs	6, cr3, [lr], {1}
 264:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 268:	fc000000 	stc2	0, cr0, [r0], {-0}
 26c:	0f000000 	svceq	0x00000000
 270:	000000ec 	andeq	r0, r0, ip, ror #1
 274:	00000423 	andeq	r0, r0, r3, lsr #8
 278:	00010010 	andeq	r0, r1, r0, lsl r0
 27c:	00043b00 	andeq	r3, r4, r0, lsl #22
 280:	00028c00 	andeq	r8, r2, r0, lsl #24
 284:	50011100 	andpl	r1, r1, r0, lsl #2
 288:	00007502 	andeq	r7, r0, r2, lsl #10
 28c:	00011410 	andeq	r1, r1, r0, lsl r4
 290:	00042f00 	andeq	r2, r4, r0, lsl #30
 294:	0002a000 	andeq	sl, r2, r0
 298:	50011100 	andpl	r1, r1, r0, lsl #2
 29c:	00007502 	andeq	r7, r0, r2, lsl #10
 2a0:	0001180f 	andeq	r1, r1, pc, lsl #16
 2a4:	0003e900 	andeq	lr, r3, r0, lsl #18
 2a8:	011c0f00 	tsteq	ip, r0, lsl #30
 2ac:	04230000 	strteq	r0, [r3], #-0
 2b0:	0c000000 	stceq	0, cr0, [r0], {-0}
 2b4:	00000190 	muleq	r0, r0, r1
 2b8:	90062701 	andls	r2, r6, r1, lsl #14
 2bc:	50000000 	andpl	r0, r0, r0
 2c0:	01000000 	mrseq	r0, (UNDEF: 0)
 2c4:	0003359c 	muleq	r3, ip, r5
 2c8:	69700d00 	ldmdbvs	r0!, {r8, sl, fp}^
 2cc:	2701006e 	strcs	r0, [r1, -lr, rrx]
 2d0:	00002c24 	andeq	r2, r0, r4, lsr #24
 2d4:	00011900 	andeq	r1, r1, r0, lsl #18
 2d8:	00011100 	andeq	r1, r1, r0, lsl #2
 2dc:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 2e0:	29010067 	stmdbcs	r1, {r0, r1, r2, r5, r6}
 2e4:	00002c0e 	andeq	r2, r0, lr, lsl #24
 2e8:	00015200 	andeq	r5, r1, r0, lsl #4
 2ec:	00015000 	andeq	r5, r1, r0
 2f0:	009c0f00 	addseq	r0, ip, r0, lsl #30
 2f4:	04230000 	strteq	r0, [r3], #-0
 2f8:	b0100000 	andslt	r0, r0, r0
 2fc:	3b000000 	blcc	304 <.debug_info+0x304>
 300:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 304:	11000003 	tstne	r0, r3
 308:	75025001 	strvc	r5, [r2, #-1]
 30c:	c4100000 	ldrgt	r0, [r0], #-0
 310:	2f000000 	svccs	0x00000000
 314:	22000004 	andcs	r0, r0, #4, 0
 318:	11000003 	tstne	r0, r3
 31c:	75025001 	strvc	r5, [r2, #-1]
 320:	c80f0000 	stmdagt	pc, {}	; <UNPREDICTABLE>
 324:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
 328:	0f000003 	svceq	0x00000003
 32c:	000000cc 	andeq	r0, r0, ip, asr #1
 330:	00000423 	andeq	r0, r0, r3, lsr #8
 334:	00561200 	subseq	r1, r6, r0, lsl #4
 338:	1a010000 	bne	40340 <gpio_event_clear+0x401c4>
 33c:	00002505 	andeq	r2, r0, r5, lsl #10
 340:	00001c00 	andeq	r1, r0, r0, lsl #24
 344:	00007400 	andeq	r7, r0, r0, lsl #8
 348:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
 34c:	13000003 	movwne	r0, #3
 350:	00000130 	andeq	r0, r0, r0, lsr r1
 354:	2c1a1a01 			; <UNDEFINED> instruction: 0x2c1a1a01
 358:	6d000000 	stcvs	0, cr0, [r0, #-0]
 35c:	65000001 	strvs	r0, [r0, #-1]
 360:	14000001 	strne	r0, [r0], #-1
 364:	000000e0 	andeq	r0, r0, r0, ror #1
 368:	000003e4 	andeq	r0, r0, r4, ror #7
 36c:	00000305 	andeq	r0, r0, r5, lsl #6
 370:	2c0f0000 	stccs	0, cr0, [pc], {-0}
 374:	23000000 	movwcs	r0, #0
 378:	10000004 	andne	r0, r0, r4
 37c:	00000040 	andeq	r0, r0, r0, asr #32
 380:	0000043b 	andeq	r0, r0, fp, lsr r4
 384:	00000392 	muleq	r0, r2, r3
 388:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 38c:	00b2080c 	adcseq	r0, r2, ip, lsl #16
 390:	78100020 	ldmdavc	r0, {r5}
 394:	47000000 	strmi	r0, [r0, -r0]
 398:	ca000004 	bgt	3b0 <.debug_info+0x3b0>
 39c:	11000003 	tstne	r0, r3
 3a0:	03055001 	movweq	r5, #20481	; 0x5001
 3a4:	00000014 	andeq	r0, r0, r4, lsl r0
 3a8:	05510111 	ldrbeq	r0, [r1, #-273]	; 0xfffffeef
 3ac:	00000003 	andeq	r0, r0, r3
 3b0:	52011100 	andpl	r1, r1, #0
 3b4:	00000305 	andeq	r0, r0, r5, lsl #6
 3b8:	01110000 	tsteq	r1, r0
 3bc:	114c0153 	cmpne	ip, r3, asr r1
 3c0:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 3c4:	00002803 	andeq	r2, r0, r3, lsl #16
 3c8:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
 3cc:	53000000 	movwpl	r0, #0
 3d0:	00000004 	andeq	r0, r0, r4
 3d4:	0000a815 	andeq	sl, r0, r5, lsl r8
 3d8:	0003e400 	andeq	lr, r3, r0, lsl #8
 3dc:	002c1600 	eoreq	r1, ip, r0, lsl #12
 3e0:	000b0000 	andeq	r0, fp, r0
 3e4:	0003d408 	andeq	sp, r3, r8, lsl #8
 3e8:	029e1700 	addseq	r1, lr, #0, 14
 3ec:	14010000 	strne	r0, [r1], #-0
 3f0:	0000000d 	andeq	r0, r0, sp
 3f4:	00001c00 	andeq	r1, r0, r0, lsl #24
 3f8:	239c0100 	orrscs	r0, ip, #0
 3fc:	0f000004 	svceq	0x00000004
 400:	00000008 	andeq	r0, r0, r8
 404:	00000423 	andeq	r0, r0, r3, lsr #8
 408:	00001418 	andeq	r1, r0, r8, lsl r4
 40c:	00042f00 	andeq	r2, r4, r0, lsl #30
 410:	50011100 	andpl	r1, r1, r0, lsl #2
 414:	b2140c05 	andslt	r0, r4, #1280	; 0x500
 418:	01112000 	tsteq	r1, r0
 41c:	3d400351 	stclcc	3, cr0, [r0, #-324]	; 0xfffffebc
 420:	19000024 	stmdbne	r0, {r2, r5}
 424:	0000000e 	andeq	r0, r0, lr
 428:	0000000e 	andeq	r0, r0, lr
 42c:	19069c02 	stmdbne	r6, {r1, sl, fp, ip, pc}
 430:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
 434:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
 438:	1906ad02 	stmdbne	r6, {r1, r8, sl, fp, sp, pc}
 43c:	00000076 	andeq	r0, r0, r6, ror r0
 440:	00000076 	andeq	r0, r0, r6, ror r0
 444:	190ac202 	stmdbne	sl, {r1, r9, lr, pc}
 448:	00000189 	andeq	r0, r0, r9, lsl #3
 44c:	00000189 	andeq	r0, r0, r9, lsl #3
 450:	19062802 	stmdbne	r6, {r1, fp, sp}
 454:	000000a0 	andeq	r0, r0, r0, lsr #1
 458:	000000a0 	andeq	r0, r0, r0, lsr #1
 45c:	00066e02 	andeq	r6, r6, r2, lsl #28

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bff30>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <gpio_event_clear+0xec2bb4>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <gpio_event_clear+0x2cf6f0>
  64:	3a13490b 	bcc	4d2498 <gpio_event_clear+0x4d231c>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	0b1c0e03 	bleq	703888 <gpio_event_clear+0x70370c>
  78:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
  7c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  80:	0c000006 	stceq	0, cr0, [r0], {6}
  84:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  88:	0b3a0e03 	bleq	e8389c <gpio_event_clear+0xe83720>
  8c:	0b390b3b 	bleq	e42d80 <gpio_event_clear+0xe42c04>
  90:	01111927 	tsteq	r1, r7, lsr #18
  94:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  98:	01194297 			; <UNDEFINED> instruction: 0x01194297
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <gpio_event_clear+0xec2c18>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  b8:	0b3b0b3a 	bleq	ec2da8 <gpio_event_clear+0xec2c2c>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0f000017 	svceq	0x00000017
  c8:	00018289 	andeq	r8, r1, r9, lsl #5
  cc:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d0:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
  d4:	11010182 	smlabbne	r1, r2, r1, r0
  d8:	01133101 	tsteq	r3, r1, lsl #2
  dc:	11000013 	tstne	r0, r3, lsl r0
  e0:	0001828a 	andeq	r8, r1, sl, lsl #5
  e4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  e8:	12000018 	andne	r0, r0, #24, 0
  ec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  f0:	0b3a0e03 	bleq	e83904 <gpio_event_clear+0xe83788>
  f4:	0b390b3b 	bleq	e42de8 <gpio_event_clear+0xe42c6c>
  f8:	13491927 	movtne	r1, #39207	; 0x9927
  fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
 100:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 104:	00130119 	andseq	r0, r3, r9, lsl r1
 108:	00051300 	andeq	r1, r5, r0, lsl #6
 10c:	0b3a0e03 	bleq	e83920 <gpio_event_clear+0xe837a4>
 110:	0b390b3b 	bleq	e42e04 <gpio_event_clear+0xe42c88>
 114:	17021349 	strne	r1, [r2, -r9, asr #6]
 118:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 11c:	00341400 	eorseq	r1, r4, r0, lsl #8
 120:	13490e03 	movtne	r0, #40451	; 0x9e03
 124:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
 128:	01150000 	tsteq	r5, r0
 12c:	01134901 	tsteq	r3, r1, lsl #18
 130:	16000013 			; <UNDEFINED> instruction: 0x16000013
 134:	13490021 	movtne	r0, #36897	; 0x9021
 138:	00000b2f 	andeq	r0, r0, pc, lsr #22
 13c:	03012e17 	movweq	r2, #7703	; 0x1e17
 140:	3b0b3a0e 	blcc	2ce980 <gpio_event_clear+0x2ce804>
 144:	110b390b 	tstne	fp, fp, lsl #18
 148:	40061201 	andmi	r1, r6, r1, lsl #4
 14c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 150:	00001301 	andeq	r1, r0, r1, lsl #6
 154:	01828918 	orreq	r8, r2, r8, lsl r9
 158:	31011101 	tstcc	r1, r1, lsl #2
 15c:	19000013 	stmdbne	r0, {r0, r1, r4}
 160:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 164:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 168:	0b3a0e03 	bleq	e8397c <gpio_event_clear+0xe83800>
 16c:	0b390b3b 	bleq	e42e60 <gpio_event_clear+0xe42ce4>
 170:	Address 0x0000000000000170 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000017c 	andeq	r0, r0, ip, ror r1
   c:	00000187 	andeq	r0, r0, r7, lsl #3
  10:	87500001 	ldrbhi	r0, [r0, -r1]
  14:	98000001 	stmdals	r0, {r0}
  18:	01000001 	tsteq	r0, r1
  1c:	01985400 	orrseq	r5, r8, r0, lsl #8
  20:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
  24:	00040000 	andeq	r0, r4, r0
  28:	9f5001f3 	svcls	0x005001f3
  2c:	000001ac 	andeq	r0, r0, ip, lsr #3
  30:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  34:	00540001 	subseq	r0, r4, r1
	...
  40:	00019400 	andeq	r9, r1, r0, lsl #8
  44:	0001a300 	andeq	sl, r1, r0, lsl #6
  48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  5c:	00000130 	andeq	r0, r0, r0, lsr r1
  60:	0000013b 	andeq	r0, r0, fp, lsr r1
  64:	3b500001 	blcc	1400070 <gpio_event_clear+0x13ffef4>
  68:	50000001 	andpl	r0, r0, r1
  6c:	01000001 	tsteq	r0, r1
  70:	01505400 	cmpeq	r0, r0, lsl #8
  74:	016c0000 	cmneq	ip, r0
  78:	00040000 	andeq	r0, r4, r0
  7c:	9f5001f3 	svcls	0x005001f3
  80:	0000016c 	andeq	r0, r0, ip, ror #2
  84:	0000017c 	andeq	r0, r0, ip, ror r1
  88:	00540001 	subseq	r0, r4, r1
	...
  94:	00014800 	andeq	r4, r1, r0, lsl #16
  98:	00014b00 	andeq	r4, r1, r0, lsl #22
  9c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  a8:	01600000 	cmneq	r0, r0
  ac:	016c0000 	cmneq	ip, r0
  b0:	00010000 	andeq	r0, r1, r0
  b4:	00000054 	andeq	r0, r0, r4, asr r0
	...
  c4:	0000e000 	andeq	lr, r0, r0
  c8:	0000eb00 	andeq	lr, r0, r0, lsl #22
  cc:	50000100 	andpl	r0, r0, r0, lsl #2
  d0:	000000eb 	andeq	r0, r0, fp, ror #1
  d4:	00000104 	andeq	r0, r0, r4, lsl #2
  d8:	04540001 	ldrbeq	r0, [r4], #-1
  dc:	20000001 	andcs	r0, r0, r1
  e0:	04000001 	streq	r0, [r0], #-1
  e4:	5001f300 	andpl	pc, r1, r0, lsl #6
  e8:	0001209f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  ec:	00013000 	andeq	r3, r1, r0
  f0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
  fc:	00f80000 	rscseq	r0, r8, r0
 100:	01200000 			; <UNDEFINED> instruction: 0x01200000
 104:	00010000 	andeq	r0, r1, r0
 108:	00000055 	andeq	r0, r0, r5, asr r0
	...
 118:	00009000 	andeq	r9, r0, r0
 11c:	00009b00 	andeq	r9, r0, r0, lsl #22
 120:	50000100 	andpl	r0, r0, r0, lsl #2
 124:	0000009b 	muleq	r0, fp, r0
 128:	000000b4 	strheq	r0, [r0], -r4
 12c:	b4540001 	ldrblt	r0, [r4], #-1
 130:	d0000000 	andle	r0, r0, r0
 134:	04000000 	streq	r0, [r0], #-0
 138:	5001f300 	andpl	pc, r1, r0, lsl #6
 13c:	0000d09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 140:	0000e000 	andeq	lr, r0, r0
 144:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 150:	00a80000 	adceq	r0, r8, r0
 154:	00d00000 	sbcseq	r0, r0, r0
 158:	00010000 	andeq	r0, r1, r0
 15c:	00000055 	andeq	r0, r0, r5, asr r0
	...
 16c:	00001c00 	andeq	r1, r0, r0, lsl #24
 170:	00002b00 	andeq	r2, r0, r0, lsl #22
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000002b 	andeq	r0, r0, fp, lsr #32
 17c:	00000044 	andeq	r0, r0, r4, asr #32
 180:	44540001 	ldrbmi	r0, [r4], #-1
 184:	5c000000 	stcpl	0, cr0, [r0], {-0}
 188:	04000000 	streq	r0, [r0], #-0
 18c:	5001f300 	andpl	pc, r1, r0, lsl #6
 190:	00005c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 194:	00009000 	andeq	r9, r0, r0
 198:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001d4 	ldrdeq	r0, [r0], -r4
   4:	00640003 	rsbeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  2c:	6f532f73 	svcvs	0x00532f73
  30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  34:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  38:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  54:	0100632e 	tsteq	r0, lr, lsr #6
  58:	70720000 	rsbsvc	r0, r2, r0
  5c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  60:	67000002 	strvs	r0, [r0, -r2]
  64:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  68:	00020068 	andeq	r0, r2, r8, rrx
  6c:	26050000 	strcs	r0, [r5], -r0
  70:	00020500 	andeq	r0, r2, r0, lsl #10
  74:	03000000 	movweq	r0, #0
  78:	05050113 	streq	r0, [r5, #-275]	; 0xfffffeed
  7c:	01052f30 	tsteq	r5, r0, lsr pc
  80:	24056706 	strcs	r6, [r5], #-1798	; 0xfffff8fa
  84:	01064c06 	tsteq	r6, r6, lsl #24
  88:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  8c:	0200012f 	andeq	r0, r0, #-1073741813	; 0xc000000b
  90:	00660204 	rsbeq	r0, r6, r4, lsl #4
  94:	01020402 	tsteq	r2, r2, lsl #8
  98:	02040200 	andeq	r0, r4, #0, 4
  9c:	000d0513 	andeq	r0, sp, r3, lsl r5
  a0:	06020402 	streq	r0, [r2], -r2, lsl #8
  a4:	00300501 	eorseq	r0, r0, r1, lsl #10
  a8:	4a020402 	bmi	810b8 <gpio_event_clear+0x80f3c>
  ac:	02003805 	andeq	r3, r0, #327680	; 0x50000
  b0:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
  b4:	04020001 	streq	r0, [r2], #-1
  b8:	05054c02 	streq	r4, [r5, #-3074]	; 0xfffff3fe
  bc:	01040200 	mrseq	r0, R12_usr
  c0:	02007f06 	andeq	r7, r0, #6, 30
  c4:	00010104 	andeq	r0, r1, r4, lsl #2
  c8:	d6010402 	strle	r0, [r1], -r2, lsl #8
  cc:	0b032905 	bleq	ca4e8 <gpio_event_clear+0xca36c>
  d0:	050106ba 	streq	r0, [r1, #-1722]	; 0xfffff946
  d4:	2f4b0605 	svccs	0x004b0605
  d8:	01062605 	tsteq	r6, r5, lsl #12
  dc:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  e0:	67060404 	strvs	r0, [r6, -r4, lsl #8]
  e4:	02001005 	andeq	r1, r0, #5, 0
  e8:	01060404 	tsteq	r6, r4, lsl #8
  ec:	02002805 	andeq	r2, r0, #327680	; 0x50000
  f0:	054a0404 	strbeq	r0, [sl, #-1028]	; 0xfffffbfc
  f4:	04020005 	streq	r0, [r2], #-5
  f8:	02002e04 	andeq	r2, r0, #4, 28	; 0x40
  fc:	83060404 	movwhi	r0, #25604	; 0x6404
 100:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
 104:	0001052f 	andeq	r0, r1, pc, lsr #10
 108:	06040402 	streq	r0, [r4], -r2, lsl #8
 10c:	2a26052f 	bcs	9815d0 <gpio_event_clear+0x981454>
 110:	03062a05 	movweq	r2, #27141	; 0x6a05
 114:	0106820b 	tsteq	r6, fp, lsl #4
 118:	4b060505 	blmi	181534 <gpio_event_clear+0x1813b8>
 11c:	0626052f 	strteq	r0, [r6], -pc, lsr #10
 120:	00050501 	andeq	r0, r5, r1, lsl #10
 124:	06040402 	streq	r0, [r4], -r2, lsl #8
 128:	00100567 	andseq	r0, r0, r7, ror #10
 12c:	06040402 	streq	r0, [r4], -r2, lsl #8
 130:	00280501 	eoreq	r0, r8, r1, lsl #10
 134:	4a040402 	bmi	101144 <gpio_event_clear+0x100fc8>
 138:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 13c:	002e0404 	eoreq	r0, lr, r4, lsl #8
 140:	06040402 	streq	r0, [r4], -r2, lsl #8
 144:	04020083 	streq	r0, [r2], #-131	; 0xffffff7d
 148:	01052f04 	tsteq	r5, r4, lsl #30
 14c:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
 150:	26052f06 	strcs	r2, [r5], -r6, lsl #30
 154:	0627052a 	strteq	r0, [r7], -sl, lsr #10
 158:	06820903 	streq	r0, [r2], r3, lsl #18
 15c:	06050501 	streq	r0, [r5], -r1, lsl #10
 160:	26052f4b 	strcs	r2, [r5], -fp, asr #30
 164:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 168:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
 16c:	10056706 	andne	r6, r5, r6, lsl #14
 170:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
 174:	28050106 	stmdacs	r5, {r1, r2, r8}
 178:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
 17c:	0030052e 	eorseq	r0, r0, lr, lsr #10
 180:	2e040402 	cdpcs	4, 0, cr0, cr4, cr2, {0}
 184:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 188:	83060404 	movwhi	r0, #25604	; 0x6404
 18c:	04040200 	streq	r0, [r4], #-512	; 0xfffffe00
 190:	0001052f 	andeq	r0, r1, pc, lsr #10
 194:	06040402 	streq	r0, [r4], -r2, lsl #8
 198:	46260513 			; <UNDEFINED> instruction: 0x46260513
 19c:	89062505 	stmdbhi	r6, {r0, r2, r8, sl, sp}
 1a0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1a4:	052f4b06 	streq	r4, [pc, #-2822]!	; fffff6a6 <gpio_event_clear+0xfffff52a>
 1a8:	05010626 	streq	r0, [r1, #-1574]	; 0xfffff9da
 1ac:	04020005 	streq	r0, [r2], #-5
 1b0:	05670604 	strbeq	r0, [r7, #-1540]!	; 0xfffff9fc
 1b4:	0402001b 	streq	r0, [r2], #-27	; 0xffffffe5
 1b8:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
 1bc:	04020005 	streq	r0, [r2], #-5
 1c0:	02002e04 	andeq	r2, r0, #4, 28	; 0x40
 1c4:	67060404 	strvs	r0, [r6, -r4, lsl #8]
 1c8:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 1cc:	2f060404 	svccs	0x00060404
 1d0:	022b2605 	eoreq	r2, fp, #5242880	; 0x500000
 1d4:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	45525047 	ldrbmi	r5, [r2, #-71]	; 0xffffffb9
   4:	4700304e 	strmi	r3, [r0, -lr, asr #32]
   8:	4e455250 	mcrmi	2, 2, r5, cr5, cr0, {2}
   c:	65640031 	strbvs	r0, [r4, #-49]!	; 0xffffffcf
  10:	61625f76 	smcvs	9718	; 0x25f6
  14:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  18:	50470072 	subpl	r0, r7, r2, ror r0
  1c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  20:	0030544e 	eorseq	r5, r0, lr, asr #8
  24:	4f495047 	svcmi	0x00495047
  28:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  2c:	50470031 	subpl	r0, r7, r1, lsr r0
  30:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  34:	0032544e 	eorseq	r5, r2, lr, asr #8
  38:	4f495047 	svcmi	0x00495047
  3c:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  40:	70670033 	rsbvc	r0, r7, r3, lsr r0
  44:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff0e3 <gpio_event_clear+0xffffef67>
  48:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
  4c:	7465645f 	strbtvc	r6, [r5], #-1119	; 0xfffffba1
  50:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
  54:	73690064 	cmnvc	r9, #100, 0	; 0x64
  58:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  5c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  60:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
  64:	45505f54 	ldrbmi	r5, [r0, #-3924]	; 0xfffff0ac
  68:	0031444e 	eorseq	r4, r1, lr, asr #8
  6c:	5f544e49 	svcpl	0x00544e49
  70:	444e4550 	strbmi	r4, [lr], #-1360	; 0xfffffab0
  74:	45470032 	strbmi	r0, [r7, #-50]	; 0xffffffce
  78:	00323354 	eorseq	r3, r2, r4, asr r3
  7c:	6f697067 	svcvs	0x00697067
  80:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  84:	6c61665f 	stclvs	6, cr6, [r1], #-380	; 0xfffffe84
  88:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  8c:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
  90:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  94:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  98:	63206465 			; <UNDEFINED> instruction: 0x63206465
  9c:	00726168 	rsbseq	r6, r2, r8, ror #2
  a0:	61656c63 	cmnvs	r5, r3, ror #24
  a4:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  a8:	746f6f62 	strbtvc	r6, [pc], #-3938	; b0 <.debug_str+0xb0>
  ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  bc:	7300746e 	movwvc	r7, #1134	; 0x46e
  c0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  d0:	50470074 	subpl	r0, r7, r4, ror r0
  d4:	304e4546 	subcc	r4, lr, r6, asr #10
  d8:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
  dc:	00314e45 	eorseq	r4, r1, r5, asr #28
  e0:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  e4:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  e8:	5f5f4e4f 	svcpl	0x005f4e4f
  ec:	45504700 	ldrbmi	r4, [r0, #-1792]	; 0xfffff900
  f0:	00305344 	eorseq	r5, r0, r4, asr #6
  f4:	44455047 	strbmi	r5, [r5], #-71	; 0xffffffb9
  f8:	75003153 	strvc	r3, [r0, #-339]	; 0xfffffead
  fc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 100:	2064656e 	rsbcs	r6, r4, lr, ror #10
 104:	00746e69 	rsbseq	r6, r4, r9, ror #28
 108:	6f697067 	svcvs	0x00697067
 10c:	6576655f 	ldrbvs	r6, [r6, #-1375]!	; 0xfffffaa1
 110:	635f746e 	cmpvs	pc, #1845493760	; 0x6e000000
 114:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 118:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 11c:	6f6c2067 	svcvs	0x006c2067
 120:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 124:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	6f697067 	svcvs	0x00697067
 134:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 138:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 13c:	6f6c2067 	svcvs	0x006c2067
 140:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 144:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 148:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 14c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 150:	2f007261 	svccs	0x00007261
 154:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 158:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 15c:	2f73656c 	svccs	0x0073656c
 160:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 164:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 168:	30343273 	eorscc	r3, r4, r3, ror r2
 16c:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffffc4 <gpio_event_clear+0xfffffe48>
 170:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 174:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
 178:	424e455f 	submi	r4, lr, #398458880	; 0x17c00000
 17c:	7300325f 	movwvc	r3, #607	; 0x25f
 180:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 184:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 188:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 18c:	006b746e 	rsbeq	r7, fp, lr, ror #8
 190:	6f697067 	svcvs	0x00697067
 194:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 198:	7369725f 	cmnvc	r9, #-268435451	; 0xf0000005
 19c:	5f676e69 	svcpl	0x00676e69
 1a0:	65676465 	strbvs	r6, [r7, #-1125]!	; 0xfffffb9b
 1a4:	74757000 	ldrbtvc	r7, [r5], #-0
 1a8:	2f2e006b 	svccs	0x002e006b
 1ac:	2f637273 	svccs	0x00637273
 1b0:	6f697067 	svcvs	0x00697067
 1b4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 1b8:	5000632e 	andpl	r6, r0, lr, lsr #6
 1bc:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 1c0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1c8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1cc:	47007261 	strmi	r7, [r0, -r1, ror #4]
 1d0:	4e454850 	mcrmi	8, 2, r4, cr5, cr0, {2}
 1d4:	50470030 	subpl	r0, r7, r0, lsr r0
 1d8:	314e4548 	cmpcc	lr, r8, asr #10
 1dc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1e0:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1e8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 1ec:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1f0:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 1f4:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 1f8:	31393130 	teqcc	r9, r0, lsr r1
 1fc:	20353230 	eorscs	r3, r5, r0, lsr r2
 200:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 204:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 208:	415b2029 	cmpmi	fp, r9, lsr #32
 20c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 210:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 214:	6172622d 	cmnvs	r2, sp, lsr #4
 218:	2068636e 	rsbcs	r6, r8, lr, ror #6
 21c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 220:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 224:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 228:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 22c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 230:	613d7570 	teqvs	sp, r0, ror r5
 234:	31316d72 	teqcc	r1, r2, ror sp
 238:	7a6a3637 	bvc	1a8db1c <gpio_event_clear+0x1a8d9a0>
 23c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 240:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 244:	613d656e 	teqvs	sp, lr, ror #10
 248:	31316d72 	teqcc	r1, r2, ror sp
 24c:	7a6a3637 	bvc	1a8db30 <gpio_event_clear+0x1a8d9b4>
 250:	20732d66 	rsbscs	r2, r3, r6, ror #26
 254:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 258:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 25c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 260:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 264:	616d2d20 	cmnvs	sp, r0, lsr #26
 268:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 26c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 270:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 274:	6b36766d 	blvs	d9dc30 <gpio_event_clear+0xd9dab4>
 278:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 27c:	20626467 	rsbcs	r6, r2, r7, ror #8
 280:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 284:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 288:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 28c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 290:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 294:	61747365 	cmnvs	r4, r5, ror #6
 298:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 29c:	6e650067 	cdpvs	0, 6, cr0, cr5, cr7, {3}
 2a0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 2a4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 2a8:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 2ac:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 2b0:	73747075 	cmnvc	r4, #117, 0	; 0x75
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_event_clear+0x80a474>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000074 	andeq	r0, r0, r4, ror r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	42018e02 	andmi	r8, r1, #2, 28
  40:	0a5a100e 	beq	1684080 <gpio_event_clear+0x1683f04>
  44:	0b42080e 	bleq	1082084 <gpio_event_clear+0x1081f08>
  48:	00000018 	andeq	r0, r0, r8, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000090 	muleq	r0, r0, r0
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  5c:	86038504 	strhi	r8, [r3], -r4, lsl #10
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	000000e0 	andeq	r0, r0, r0, ror #1
  70:	00000050 	andeq	r0, r0, r0, asr r0
  74:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  78:	86038504 	strhi	r8, [r3], -r4, lsl #10
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000130 	andeq	r0, r0, r0, lsr r1
  8c:	0000004c 	andeq	r0, r0, ip, asr #32
  90:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0000017c 	andeq	r0, r0, ip, ror r1
  a4:	00000040 	andeq	r0, r0, r0, asr #32
  a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd6b0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_event_clear+0x462b4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7, 0
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7, 0
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31, 0
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1, 0
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31, 0
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1, 0
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0, 0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0, 0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e92d4010 	push	{r4, lr}
  ec:	e200401f 	and	r4, r0, #31, 0
  f0:	e59f3010 	ldr	r3, [pc, #16]	; 108 <gpio_read+0x20>
  f4:	e08302a0 	add	r0, r3, r0, lsr #5
  f8:	ebfffffe 	bl	0 <GET32>
  fc:	e1a00430 	lsr	r0, r0, r4
 100:	e2000001 	and	r0, r0, #1, 0
 104:	e8bd8010 	pop	{r4, pc}
 108:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003f2 	strdeq	r0, [r0], -r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001c8 	andeq	r0, r0, r8, asr #3
  10:	0000bb0c 	andeq	fp, r0, ip, lsl #22
  14:	00016f00 	andeq	r6, r1, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00010c00 	andeq	r0, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	18070403 	stmdane	r7, {r0, r1, sl}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	bc060103 	stflts	f0, [r6], {3}
  3c:	03000001 	movweq	r0, #1
  40:	01960502 	orrseq	r0, r6, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	0001ae05 	andeq	sl, r1, r5, lsl #28
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000146 	andeq	r0, r0, r6, asr #2
  54:	8c080103 	stfhis	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00c80702 	sbceq	r0, r8, r2, lsl #14
  60:	a5050000 	strge	r0, [r5, #-0]
  64:	03000001 	movweq	r0, #1
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000a907 	andeq	sl, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000125 	andeq	r0, r0, r5, lsr #2
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000154 	andeq	r0, r0, r4, asr r1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0001b708 	andeq	fp, r1, r8, lsl #14
  b8:	00b20400 	adcseq	r0, r2, r0, lsl #8
  bc:	a0080000 	andge	r0, r8, r0
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070a 	strpl	r0, [r1], #-1802	; 0xfffff8f6
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	7d0b0000 	stcvc	0, cr0, [fp, #-0]
  e0:	00000002 	andeq	r0, r0, r2
  e4:	00001f0b 	andeq	r1, r0, fp, lsl #30
  e8:	500b0100 	andpl	r0, fp, r0, lsl #2
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	00005f0b 	andeq	r5, r0, fp, lsl #30
  f4:	6e0b0500 	cfsh32vs	mvfx0, mvfx11, #0
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	00007d0b 	andeq	r7, r0, fp, lsl #26
 100:	600b0700 	andvs	r0, fp, r0, lsl #14
 104:	03000001 	movweq	r0, #1
 108:	00009a0b 	andeq	r9, r0, fp, lsl #20
 10c:	05000200 	streq	r0, [r0, #-512]	; 0xfffffe00
 110:	0000010c 	andeq	r0, r0, ip, lsl #2
 114:	d0031504 	andle	r1, r3, r4, lsl #10
 118:	0c000000 	stceq	0, cr0, [r0], {-0}
 11c:	0000000a 	andeq	r0, r0, sl
 120:	33171d01 	tstcc	r7, #64	; 0x40
 124:	1c000000 	stcne	0, cr0, [r0], {-0}
 128:	0c202000 	stceq	0, cr2, [r0], #-0
 12c:	00000000 	andeq	r0, r0, r0
 130:	33171e01 	tstcc	r7, #1, 28
 134:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 138:	0c202000 	stceq	0, cr2, [r0], #-0
 13c:	0000013c 	andeq	r0, r0, ip, lsr r1
 140:	33171f01 	tstcc	r7, #1, 30
 144:	34000000 	strcc	r0, [r0], #-0
 148:	0d202000 	stceq	0, cr2, [r0, #-0]
 14c:	00000040 	andeq	r0, r0, r0, asr #32
 150:	25055501 	strcs	r5, [r5, #-1281]	; 0xfffffaff
 154:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 158:	24000000 	strcs	r0, [r0], #-0
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	0001bb9c 	muleq	r1, ip, fp
 164:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 168:	5501006e 	strpl	r0, [r1, #-110]	; 0xffffff92
 16c:	00002c18 	andeq	r2, r0, r8, lsl ip
 170:	00000400 	andeq	r0, r0, r0, lsl #8
 174:	00000000 	andeq	r0, r0, r0
 178:	01910f00 	orrseq	r0, r1, r0, lsl #30
 17c:	56010000 	strpl	r0, [r1], -r0
 180:	00002c0e 	andeq	r2, r0, lr, lsl #24
 184:	00002b00 	andeq	r2, r0, r0, lsl #22
 188:	00002500 	andeq	r2, r0, r0, lsl #10
 18c:	666f1000 	strbtvs	r1, [pc], -r0
 190:	57010066 	strpl	r0, [r1, -r6, rrx]
 194:	00002c0e 	andeq	r2, r0, lr, lsl #24
 198:	00006b00 	andeq	r6, r0, r0, lsl #22
 19c:	00006900 	andeq	r6, r0, r0, lsl #18
 1a0:	00fc1100 	rscseq	r1, ip, r0, lsl #2
 1a4:	03dd0000 	bicseq	r0, sp, #0, 0
 1a8:	01120000 	tsteq	r2, r0
 1ac:	01f30b50 	mvnseq	r0, r0, asr fp
 1b0:	23253550 			; <UNDEFINED> instruction: 0x23253550
 1b4:	818080b4 	strhhi	r8, [r0, r4]
 1b8:	13000002 	movwne	r0, #2
 1bc:	00000014 	andeq	r0, r0, r4, lsl r0
 1c0:	cc064e01 	stcgt	14, cr4, [r6], {1}
 1c4:	1c000000 	stcne	0, cr0, [r0], {-0}
 1c8:	01000000 	mrseq	r0, (UNDEF: 0)
 1cc:	0002169c 	muleq	r2, ip, r6
 1d0:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 1d4:	4e01006e 	cdpmi	0, 0, cr0, cr1, cr14, {3}
 1d8:	00002c1a 	andeq	r2, r0, sl, lsl ip
 1dc:	00008600 	andeq	r8, r0, r0, lsl #12
 1e0:	00007e00 	andeq	r7, r0, r0, lsl #28
 1e4:	00760e00 	rsbseq	r0, r6, r0, lsl #28
 1e8:	2c284e01 	stccs	14, cr4, [r8], #-4
 1ec:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 1f0:	c0000000 	andgt	r0, r0, r0
 1f4:	14000000 	strne	r0, [r0], #-0
 1f8:	000000dc 	ldrdeq	r0, [r0], -ip
 1fc:	0000029e 	muleq	r0, lr, r2
 200:	0000020c 	andeq	r0, r0, ip, lsl #4
 204:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 208:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 20c:	0000e415 	andeq	lr, r0, r5, lsl r4
 210:	00025700 	andeq	r5, r2, r0, lsl #14
 214:	db130000 	blle	4c0008 <gpio_read+0x4bff20>
 218:	01000000 	mrseq	r0, (UNDEF: 0)
 21c:	00bc0649 	adcseq	r0, ip, r9, asr #12
 220:	00100000 	andseq	r0, r0, r0
 224:	9c010000 	stcls	0, cr0, [r1], {-0}
 228:	00000257 	andeq	r0, r0, r7, asr r2
 22c:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 230:	1e490100 	dvfnee	f0, f1, f0
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000106 	andeq	r0, r0, r6, lsl #2
 23c:	00000102 	andeq	r0, r0, r2, lsl #2
 240:	0000c811 	andeq	ip, r0, r1, lsl r8
 244:	00032600 	andeq	r2, r3, r0, lsl #12
 248:	50011200 	andpl	r1, r1, r0, lsl #4
 24c:	5001f303 	andpl	pc, r1, r3, lsl #6
 250:	01510112 	cmpeq	r1, r2, lsl r1
 254:	13000030 	movwne	r0, #48	; 0x30
 258:	000000ea 	andeq	r0, r0, sl, ror #1
 25c:	98064201 	stmdals	r6, {r0, r9, lr}
 260:	24000000 	strcs	r0, [r0], #-0
 264:	01000000 	mrseq	r0, (UNDEF: 0)
 268:	00029e9c 	muleq	r2, ip, lr
 26c:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 270:	4201006e 	andmi	r0, r1, #110, 0	; 0x6e
 274:	00002c1c 	andeq	r2, r0, ip, lsl ip
 278:	00012b00 	andeq	r2, r1, r0, lsl #22
 27c:	00012700 	andeq	r2, r1, r0, lsl #14
 280:	00b41100 	adcseq	r1, r4, r0, lsl #2
 284:	03e90000 	mvneq	r0, #0, 0
 288:	01120000 	tsteq	r2, r0
 28c:	280c0550 	stmdacs	ip, {r4, r6, r8, sl}
 290:	12202000 	eorne	r2, r0, #0, 0
 294:	31055101 	tstcc	r5, r1, lsl #2
 298:	245001f3 	ldrbcs	r0, [r0], #-499	; 0xfffffe0d
 29c:	9f130000 	svcls	0x00130000
 2a0:	01000002 	tsteq	r0, r2
 2a4:	0074063b 	rsbseq	r0, r4, fp, lsr r6
 2a8:	00240000 	eoreq	r0, r4, r0
 2ac:	9c010000 	stcls	0, cr0, [r1], {-0}
 2b0:	000002e5 	andeq	r0, r0, r5, ror #5
 2b4:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 2b8:	1b3b0100 	blne	ec06c0 <gpio_read+0xec05d8>
 2bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 2c0:	00000150 	andeq	r0, r0, r0, asr r1
 2c4:	0000014c 	andeq	r0, r0, ip, asr #2
 2c8:	00009011 	andeq	r9, r0, r1, lsl r0
 2cc:	0003e900 	andeq	lr, r3, r0, lsl #18
 2d0:	50011200 	andpl	r1, r1, r0, lsl #4
 2d4:	001c0c05 	andseq	r0, ip, r5, lsl #24
 2d8:	01122020 	tsteq	r2, r0, lsr #32
 2dc:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 2e0:	00245001 	eoreq	r5, r4, r1
 2e4:	00f71300 	rscseq	r1, r7, r0, lsl #6
 2e8:	36010000 	strcc	r0, [r1], -r0
 2ec:	00006406 	andeq	r6, r0, r6, lsl #8
 2f0:	00001000 	andeq	r1, r0, r0
 2f4:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
 2f8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 2fc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 300:	2c1f3601 	ldccs	6, cr3, [pc], {1}
 304:	75000000 	strvc	r0, [r0, #-0]
 308:	71000001 	tstvc	r0, r1
 30c:	11000001 	tstne	r0, r1
 310:	00000070 	andeq	r0, r0, r0, ror r0
 314:	00000326 	andeq	r0, r0, r6, lsr #6
 318:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 31c:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 320:	31015101 	tstcc	r1, r1, lsl #2
 324:	8d130000 	ldchi	0, cr0, [r3, #-0]
 328:	01000002 	tsteq	r0, r2
 32c:	00000628 	andeq	r0, r0, r8, lsr #12
 330:	00640000 	rsbeq	r0, r4, r0
 334:	9c010000 	stcls	0, cr0, [r1], {-0}
 338:	000003c1 	andeq	r0, r0, r1, asr #7
 33c:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 340:	21280100 			; <UNDEFINED> instruction: 0x21280100
 344:	0000002c 	andeq	r0, r0, ip, lsr #32
 348:	0000019a 	muleq	r0, sl, r1
 34c:	00000196 	muleq	r0, r6, r1
 350:	00010716 	andeq	r0, r1, r6, lsl r7
 354:	32280100 	eorcc	r0, r8, #0
 358:	0000010f 	andeq	r0, r0, pc, lsl #2
 35c:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
 360:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
 364:	66666f10 	uqadd16vs	r6, r6, r0
 368:	0e2d0100 	sufeqe	f0, f5, f0
 36c:	0000002c 	andeq	r0, r0, ip, lsr #32
 370:	000001e2 	andeq	r0, r0, r2, ror #3
 374:	000001e0 	andeq	r0, r0, r0, ror #3
 378:	01006710 	tsteq	r0, r0, lsl r7
 37c:	002c0e2e 	eoreq	r0, ip, lr, lsr #28
 380:	01f70000 	mvnseq	r0, r0
 384:	01f50000 	mvnseq	r0, r0
 388:	76100000 	ldrvc	r0, [r0], -r0
 38c:	0e300100 	rsfeqs	f0, f0, f0
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	00000212 	andeq	r0, r0, r2, lsl r2
 398:	0000020a 	andeq	r0, r0, sl, lsl #4
 39c:	00004814 	andeq	r4, r0, r4, lsl r8
 3a0:	0003dd00 	andeq	sp, r3, r0, lsl #26
 3a4:	0003b000 	andeq	fp, r3, r0
 3a8:	50011200 	andpl	r1, r1, r0, lsl #4
 3ac:	00007602 	andeq	r7, r0, r2, lsl #12
 3b0:	00005c11 	andeq	r5, r0, r1, lsl ip
 3b4:	0003e900 	andeq	lr, r3, r0, lsl #18
 3b8:	50011200 	andpl	r1, r1, r0, lsl #4
 3bc:	00007602 	andeq	r7, r0, r2, lsl #12
 3c0:	00301700 	eorseq	r1, r0, r0, lsl #14
 3c4:	b1020000 	mrslt	r0, (UNDEF: 2)
 3c8:	00006218 	andeq	r6, r0, r8, lsl r2
 3cc:	03dd0300 	bicseq	r0, sp, #0, 6
 3d0:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
 3d4:	2bb10200 	blcs	fec40bdc <gpio_read+0xfec40af4>
 3d8:	00000062 	andeq	r0, r0, r2, rrx
 3dc:	004a1900 	subeq	r1, sl, r0, lsl #18
 3e0:	004a0000 	subeq	r0, sl, r0
 3e4:	c2020000 	andgt	r0, r2, #0, 0
 3e8:	003a190a 	eorseq	r1, sl, sl, lsl #18
 3ec:	003a0000 	eorseq	r0, sl, r0
 3f0:	ad020000 	stcge	0, cr0, [r2, #-0]
 3f4:	Address 0x00000000000003f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <gpio_read+0xe83780>
  58:	0b390b3b 	bleq	e42d4c <gpio_read+0xe42c64>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <gpio_read+0x3ba8>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01040a00 	tsteq	r4, r0, lsl #20
  70:	0b0b0b3e 	bleq	2c2d70 <gpio_read+0x2c2c88>
  74:	0b3a1349 	bleq	e84da0 <gpio_read+0xe84cb8>
  78:	0b390b3b 	bleq	e42d6c <gpio_read+0xe42c84>
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300280b 	movweq	r2, #2059	; 0x80b
  84:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  88:	00340c00 	eorseq	r0, r4, r0, lsl #24
  8c:	0b3a0e03 	bleq	e838a0 <gpio_read+0xe837b8>
  90:	0b390b3b 	bleq	e42d84 <gpio_read+0xe42c9c>
  94:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  98:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <gpio_read+0x2ce7f8>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	11134919 	tstne	r3, r9, lsl r9
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	0300050e 	movweq	r0, #1294	; 0x50e
  bc:	3b0b3a08 	blcc	2ce8e4 <gpio_read+0x2ce7fc>
  c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c8:	00001742 	andeq	r1, r0, r2, asr #14
  cc:	0300340f 	movweq	r3, #1039	; 0x40f
  d0:	3b0b3a0e 	blcc	2ce910 <gpio_read+0x2ce828>
  d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  dc:	00001742 	andeq	r1, r0, r2, asr #14
  e0:	03003410 	movweq	r3, #1040	; 0x410
  e4:	3b0b3a08 	blcc	2ce90c <gpio_read+0x2ce824>
  e8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ec:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  f0:	00001742 	andeq	r1, r0, r2, asr #14
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 110:	0b3a0e03 	bleq	e83924 <gpio_read+0xe8383c>
 114:	0b390b3b 	bleq	e42e08 <gpio_read+0xe42d20>
 118:	01111927 	tsteq	r1, r7, lsr #18
 11c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 120:	01194297 			; <UNDEFINED> instruction: 0x01194297
 124:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 128:	01018289 	smlabbeq	r1, r9, r2, r8
 12c:	13310111 	teqne	r1, #1073741828	; 0x40000004
 130:	00001301 	andeq	r1, r0, r1, lsl #6
 134:	01828915 	orreq	r8, r2, r5, lsl r9
 138:	31011100 	mrscc	r1, (UNDEF: 17)
 13c:	16000013 			; <UNDEFINED> instruction: 0x16000013
 140:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 144:	0b3b0b3a 	bleq	ec2e34 <gpio_read+0xec2d4c>
 148:	13490b39 	movtne	r0, #39737	; 0x9b39
 14c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 150:	17000017 	smladne	r0, r7, r0, r0
 154:	0e03012e 	adfeqsp	f0, f3, #0.5
 158:	0b3b0b3a 	bleq	ec2e48 <gpio_read+0xec2d60>
 15c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 160:	0b201349 	bleq	804e8c <gpio_read+0x804da4>
 164:	00001301 	andeq	r1, r0, r1, lsl #6
 168:	03000518 	movweq	r0, #1304	; 0x518
 16c:	3b0b3a08 	blcc	2ce994 <gpio_read+0x2ce8ac>
 170:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 174:	19000013 	stmdbne	r0, {r0, r1, r4}
 178:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 17c:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 180:	0b3a0e03 	bleq	e83994 <gpio_read+0xe838ac>
 184:	0b390b3b 	bleq	e42e78 <gpio_read+0xe42d90>
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000000e8 	andeq	r0, r0, r8, ror #1
   8:	000000f8 	strdeq	r0, [r0], -r8
   c:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
  10:	0c000000 	stceq	0, cr0, [r0], {-0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000100 	andeq	r0, r0, r0, lsl #2
  28:	ec000000 	stc	0, cr0, [r0], {-0}
  2c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
  30:	0b000000 	bleq	38 <.debug_loc+0x38>
  34:	35007000 	strcc	r7, [r0, #-0]
  38:	80b42325 	adcshi	r2, r4, r5, lsr #6
  3c:	9f028180 	svcls	0x00028180
  40:	000000f8 	strdeq	r0, [r0], -r8
  44:	000000fb 	strdeq	r0, [r0], -fp
  48:	fb500001 	blx	1400056 <gpio_read+0x13fff6e>
  4c:	0c000000 	stceq	0, cr0, [r0], {-0}
  50:	0c000001 	stceq	0, cr0, [r0], {1}
  54:	5001f300 	andpl	pc, r1, r0, lsl #6
  58:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  5c:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  64:	00000000 	andeq	r0, r0, r0
  68:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
  6c:	0c000000 	stceq	0, cr0, [r0], {-0}
  70:	01000001 	tsteq	r0, r1
  74:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  84:	00cc0000 	sbceq	r0, ip, r0
  88:	00db0000 	sbcseq	r0, fp, r0
  8c:	00010000 	andeq	r0, r1, r0
  90:	0000db50 	andeq	sp, r0, r0, asr fp
  94:	0000e000 	andeq	lr, r0, r0
  98:	f3000400 	vshl.u8	d0, d0, d0
  9c:	e09f5001 	adds	r5, pc, r1
  a0:	e3000000 	movw	r0, #0
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	00e35000 	rsceq	r5, r3, r0
  ac:	00e80000 	rsceq	r0, r8, r0
  b0:	00040000 	andeq	r0, r4, r0
  b4:	9f5001f3 	svcls	0x005001f3
	...
  c8:	000000cc 	andeq	r0, r0, ip, asr #1
  cc:	000000db 	ldrdeq	r0, [r0], -fp
  d0:	db510001 	blle	14400dc <gpio_read+0x143fff4>
  d4:	e0000000 	and	r0, r0, r0
  d8:	04000000 	streq	r0, [r0], #-0
  dc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  e0:	0000e09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  e4:	0000e300 	andeq	lr, r0, r0, lsl #6
  e8:	51000100 	mrspl	r0, (UNDEF: 16)
  ec:	000000e3 	andeq	r0, r0, r3, ror #1
  f0:	000000e8 	andeq	r0, r0, r8, ror #1
  f4:	01f30004 	mvnseq	r0, r4
  f8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 104:	00bc0000 	adcseq	r0, ip, r0
 108:	00c70000 	sbceq	r0, r7, r0
 10c:	00010000 	andeq	r0, r1, r0
 110:	0000c750 	andeq	ip, r0, r0, asr r7
 114:	0000cc00 	andeq	ip, r0, r0, lsl #24
 118:	f3000400 	vshl.u8	d0, d0, d0
 11c:	009f5001 	addseq	r5, pc, r1
	...
 128:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 12c:	b0000000 	andlt	r0, r0, r0
 130:	01000000 	mrseq	r0, (UNDEF: 0)
 134:	00b05000 	adcseq	r5, r0, r0
 138:	00bc0000 	adcseq	r0, ip, r0
 13c:	00040000 	andeq	r0, r4, r0
 140:	9f5001f3 	svcls	0x005001f3
	...
 150:	00000074 	andeq	r0, r0, r4, ror r0
 154:	0000008c 	andeq	r0, r0, ip, lsl #1
 158:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 15c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 160:	04000000 	streq	r0, [r0], #-0
 164:	5001f300 	andpl	pc, r1, r0, lsl #6
 168:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 174:	00006400 	andeq	r6, r0, r0, lsl #8
 178:	00006f00 	andeq	r6, r0, r0, lsl #30
 17c:	50000100 	andpl	r0, r0, r0, lsl #2
 180:	0000006f 	andeq	r0, r0, pc, rrx
 184:	00000074 	andeq	r0, r0, r4, ror r0
 188:	01f30004 	mvnseq	r0, r4
 18c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 19c:	00380000 	eorseq	r0, r8, r0
 1a0:	00010000 	andeq	r0, r1, r0
 1a4:	00003850 	andeq	r3, r0, r0, asr r8
 1a8:	00006400 	andeq	r6, r0, r0, lsl #8
 1ac:	f3000400 	vshl.u8	d0, d0, d0
 1b0:	009f5001 	addseq	r5, pc, r1
	...
 1c0:	47000000 	strmi	r0, [r0, -r0]
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	00475100 	subeq	r5, r7, r0, lsl #2
 1cc:	00640000 	rsbeq	r0, r4, r0
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	9f5101f3 	svcls	0x005101f3
	...
 1e0:	00340000 	eorseq	r0, r4, r0
 1e4:	00640000 	rsbeq	r0, r4, r0
 1e8:	00010000 	andeq	r0, r1, r0
 1ec:	00000054 	andeq	r0, r0, r4, asr r0
 1f0:	00000000 	andeq	r0, r0, r0
 1f4:	40000000 	andmi	r0, r0, r0
 1f8:	64000000 	strvs	r0, [r0], #-0
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	00005600 	andeq	r5, r0, r0, lsl #12
	...
 20c:	00010100 	andeq	r0, r1, r0, lsl #2
 210:	00480000 	subeq	r0, r8, r0
 214:	00500000 	subseq	r0, r0, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00005050 	andeq	r5, r0, r0, asr r0
 220:	00005000 	andeq	r5, r0, r0
 224:	51000100 	mrspl	r0, (UNDEF: 16)
 228:	00000050 	andeq	r0, r0, r0, asr r0
 22c:	00000054 	andeq	r0, r0, r4, asr r0
 230:	00750009 	rsbseq	r0, r5, r9
 234:	71240074 			; <UNDEFINED> instruction: 0x71240074
 238:	549f2100 	ldrpl	r2, [pc], #256	; 240 <.debug_loc+0x240>
 23c:	5b000000 	blpl	244 <.debug_loc+0x244>
 240:	01000000 	mrseq	r0, (UNDEF: 0)
 244:	00005100 	andeq	r5, r0, r0, lsl #2
 248:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000010c 	andeq	r0, r0, ip, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
   4:	00cc0003 	sbceq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  2c:	6f532f73 	svcvs	0x00532f73
  30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  34:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  38:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f74706f 	svccs	0x0074706f
  50:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  54:	77657262 	strbvc	r7, [r5, -r2, ror #4]!
  58:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  5c:	2f72616c 	svccs	0x0072616c
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  6c:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  70:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  74:	3130322d 	teqcc	r0, sp, lsr #4
  78:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  7c:	30317363 	eorscc	r7, r1, r3, ror #6
  80:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffac <gpio_read+0xfffffec4>
  84:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  88:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  8c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  90:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  94:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  98:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  9c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  a0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  a4:	00006564 	andeq	r6, r0, r4, ror #10
  a8:	6f697067 	svcvs	0x00697067
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	70720000 	rsbsvc	r0, r2, r0
  b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b8:	73000002 	movwvc	r0, #2
  bc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  c0:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  c4:	00682e63 	rsbeq	r2, r8, r3, ror #28
  c8:	67000003 	strvs	r0, [r0, -r3]
  cc:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  d0:	00020068 	andeq	r0, r2, r8, rrx
  d4:	38050000 	stmdacc	r5, {}	; <UNPREDICTABLE>
  d8:	00020500 	andeq	r0, r2, r0, lsl #10
  dc:	03000000 	movweq	r0, #0
  e0:	05050127 	streq	r0, [r5, #-295]	; 0xfffffed9
  e4:	06070513 			; <UNDEFINED> instruction: 0x06070513
  e8:	49380501 	ldmdbmi	r8!, {r0, r8, sl}
  ec:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
  f0:	01060705 	tsteq	r6, r5, lsl #14
  f4:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
  f8:	01061805 	tsteq	r6, r5, lsl #16
  fc:	05ba0e05 	ldreq	r0, [sl, #3589]!	; 0xe05
 100:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb03 <gpio_read+0xfffffa1b>
 104:	2e01061c 	mcrcs	6, 0, r0, cr1, cr12, {0}
 108:	052e0e05 	streq	r0, [lr, #-3589]!	; 0xfffff1fb
 10c:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
 110:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 114:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 118:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 11c:	134b0605 	movtne	r0, #46597	; 0xb605
 120:	01052e06 	tsteq	r5, r6, lsl #28
 124:	0624054b 	strteq	r0, [r4], -fp, asr #10
 128:	0501064c 	streq	r0, [r1, #-1612]	; 0xfffff9b4
 12c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb2f <gpio_read+0xfffffa47>
 130:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 134:	05310620 	ldreq	r0, [r1, #-1568]!	; 0xfffff9e0
 138:	07051305 	streq	r1, [r5, -r5, lsl #6]
 13c:	20050106 	andcs	r0, r5, r6, lsl #2
 140:	06050549 	streq	r0, [r5], -r9, asr #10
 144:	05660631 	strbeq	r0, [r6, #-1585]!	; 0xfffff9cf
 148:	21052f01 	tstcs	r5, r1, lsl #30
 14c:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
 150:	06070513 			; <UNDEFINED> instruction: 0x06070513
 154:	49210501 	stmdbmi	r1!, {r0, r8, sl}
 158:	31060505 	tstcc	r6, r5, lsl #10
 15c:	01056606 	tsteq	r5, r6, lsl #12
 160:	0623052f 	strteq	r0, [r3], -pc, lsr #10
 164:	0501064d 	streq	r0, [r1, #-1613]	; 0xfffff9b3
 168:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb6b <gpio_read+0xfffffa83>
 16c:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 170:	0631062b 	ldrteq	r0, [r1], -fp, lsr #12
 174:	06050501 	streq	r0, [r5], -r1, lsl #10
 178:	0607052f 	streq	r0, [r7], -pc, lsr #10
 17c:	06090501 	streq	r0, [r9], -r1, lsl #10
 180:	062e064b 	strteq	r0, [lr], -fp, asr #12
 184:	06010530 			; <UNDEFINED> instruction: 0x06010530
 188:	061d052f 	ldreq	r0, [sp], -pc, lsr #10
 18c:	05010630 	streq	r0, [r1, #-1584]	; 0xfffff9d0
 190:	132f0605 			; <UNDEFINED> instruction: 0x132f0605
 194:	01060e05 	tsteq	r6, r5, lsl #28
 198:	2f060505 	svccs	0x00060505
 19c:	01061705 	tsteq	r6, r5, lsl #14
 1a0:	2e23054a 	cfsh64cs	mvdx0, mvdx3, #42
 1a4:	30050204 	andcc	r0, r5, r4, lsl #4
 1a8:	00d90306 	sbcseq	r0, r9, r6, lsl #6
 1ac:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 1b0:	a8030601 	stmdage	r3, {r0, r9, sl}
 1b4:	0602017f 			; <UNDEFINED> instruction: 0x0602017f
 1b8:	Address 0x00000000000001b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	5f564544 	svcpl	0x00564544
  34:	334c4156 	movtcc	r4, #49494	; 0xc156
  38:	55500032 	ldrbpl	r0, [r0, #-50]	; 0xffffffce
  3c:	00323354 	eorseq	r3, r2, r4, asr r3
  40:	6f697067 	svcvs	0x00697067
  44:	6165725f 	cmnvs	r5, pc, asr r2
  48:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
  4c:	00323354 	eorseq	r3, r2, r4, asr r3
  50:	4f495047 	svcmi	0x00495047
  54:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  58:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  5c:	47003054 	smlsdmi	r0, r4, r0, r3
  60:	5f4f4950 	svcpl	0x004f4950
  64:	434e5546 	movtmi	r5, #58694	; 0xe546
  68:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  6c:	50470031 	subpl	r0, r7, r1, lsr r0
  70:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  74:	5f434e55 	svcpl	0x00434e55
  78:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  80:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  84:	415f434e 	cmpmi	pc, lr, asr #6
  88:	0033544c 	eorseq	r5, r3, ip, asr #8
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	61686320 	cmnvs	r8, r0, lsr #6
  98:	50470072 	subpl	r0, r7, r2, ror r0
  9c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a0:	5f434e55 	svcpl	0x00434e55
  a4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ac:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  bc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  c0:	6970672f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr}^
  c4:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  c8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  cc:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  d0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  dc:	5f6f6970 	svcpl	0x006f6970
  e0:	5f746573 	svcpl	0x00746573
  e4:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
  e8:	70670074 	rsbvc	r0, r7, r4, ror r0
  ec:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  f0:	6f5f7465 	svcvs	0x005f7465
  f4:	67006666 	strvs	r6, [r0, -r6, ror #12]
  f8:	5f6f6970 	svcpl	0x006f6970
  fc:	5f746573 	svcpl	0x00746573
 100:	7074756f 	rsbsvc	r7, r4, pc, ror #10
 104:	66007475 			; <UNDEFINED> instruction: 0x66007475
 108:	00636e75 	rsbeq	r6, r3, r5, ror lr
 10c:	6f697067 	svcvs	0x00697067
 110:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 114:	00745f63 	rsbseq	r5, r4, r3, ror #30
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 128:	6f6c2067 	svcvs	0x006c2067
 12c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 130:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 134:	2064656e 	rsbcs	r6, r4, lr, ror #10
 138:	00746e69 	rsbseq	r6, r4, r9, ror #28
 13c:	6f697067 	svcvs	0x00697067
 140:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 144:	6f6c0030 	svcvs	0x006c0030
 148:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	5f697072 	svcpl	0x00697072
 158:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 15c:	00726168 	rsbseq	r6, r2, r8, ror #2
 160:	4f495047 	svcmi	0x00495047
 164:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 168:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 16c:	2f003454 	svccs	0x00003454
 170:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 174:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 178:	2f73656c 	svccs	0x0073656c
 17c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 180:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 184:	30343273 	eorscc	r3, r4, r3, ror r2
 188:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffffe0 <gpio_read+0xfffffef8>
 18c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 190:	6e616200 	cdpvs	2, 6, cr6, cr1, cr0, {0}
 194:	6873006b 	ldmdavs	r3!, {r0, r1, r3, r5, r6}^
 198:	2074726f 	rsbscs	r7, r4, pc, ror #4
 19c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a0:	6b747570 	blvs	1d1d768 <gpio_read+0x1d1d680>
 1a4:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1a8:	5f323374 	svcpl	0x00323374
 1ac:	6f6c0074 	svcvs	0x006c0074
 1b0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1b4:	6300746e 	movwvs	r7, #1134	; 0x46e
 1b8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1bc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1c0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1c4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c8:	20554e47 	subscs	r4, r5, r7, asr #28
 1cc:	20393943 	eorscs	r3, r9, r3, asr #18
 1d0:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 1d4:	30322031 	eorscc	r2, r2, r1, lsr r0
 1d8:	30313931 	eorscc	r3, r1, r1, lsr r9
 1dc:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 1e0:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 1e4:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 1e8:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 1ec:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 1f0:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 1f4:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 1f8:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 1fc:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 200:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 204:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 208:	205d3939 	subscs	r3, sp, r9, lsr r9
 20c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 210:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 214:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 218:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 21c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 220:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 224:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 228:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 22c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 230:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 234:	6f6c666d 	svcvs	0x006c666d
 238:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 23c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 240:	2074666f 	rsbscs	r6, r4, pc, ror #12
 244:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 248:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 24c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 250:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 254:	7a6b3676 	bvc	1acdc34 <gpio_read+0x1acdb4c>
 258:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 25c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 260:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 264:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 268:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 26c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 270:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 274:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 278:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 27c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 280:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 284:	495f434e 	ldmdbmi	pc, {r1, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 288:	5455504e 	ldrbpl	r5, [r5], #-78	; 0xffffffb2
 28c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 290:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 294:	75665f74 	strbvc	r5, [r6, #-3956]!	; 0xfffff08c
 298:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 29c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
 2a0:	5f6f6970 	svcpl	0x006f6970
 2a4:	5f746573 	svcpl	0x00746573
 2a8:	Address 0x00000000000002a8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_read+0x80a508>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000014 	andeq	r0, r0, r4, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000024 	andeq	r0, r0, r4, lsr #32
  b4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b8:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x46348>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


interrupts-asm.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128, 0	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128, 0	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

00000020 <_interrupt_table>:
  20:	e59ff030 	ldr	pc, [pc, #48]	; 58 <_reset_asm>
  24:	e59ff030 	ldr	pc, [pc, #48]	; 5c <_undefined_instruction_asm>
  28:	e59ff030 	ldr	pc, [pc, #48]	; 60 <_software_interrupt_asm>
  2c:	e59ff030 	ldr	pc, [pc, #48]	; 64 <_prefetch_abort_asm>
  30:	e59ff030 	ldr	pc, [pc, #48]	; 68 <_data_abort_asm>
  34:	e59ff01c 	ldr	pc, [pc, #28]	; 58 <_reset_asm>
  38:	e59ff02c 	ldr	pc, [pc, #44]	; 6c <_interrupt_asm>

0000003c <fast_interrupt_asm>:
  3c:	e24ee004 	sub	lr, lr, #4, 0
  40:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  44:	e92d1fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  48:	e1a0000e 	mov	r0, lr
  4c:	ebfffffe 	bl	0 <fast_interrupt_vector>
  50:	e8bd1fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  54:	e8fd8000 	ldm	sp!, {pc}^

00000058 <_reset_asm>:
  58:	000000a4 	andeq	r0, r0, r4, lsr #1

0000005c <_undefined_instruction_asm>:
  5c:	000000ac 	andeq	r0, r0, ip, lsr #1

00000060 <_software_interrupt_asm>:
  60:	0000008c 	andeq	r0, r0, ip, lsl #1

00000064 <_prefetch_abort_asm>:
  64:	000000b4 	strheq	r0, [r0], -r4

00000068 <_data_abort_asm>:
  68:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>

0000006c <_interrupt_asm>:
  6c:	00000070 	andeq	r0, r0, r0, ror r0

00000070 <_interrupt_table_end>:
  70:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  74:	e24ee004 	sub	lr, lr, #4, 0
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <interrupt_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <software_interrupt_asm>:
  8c:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  90:	e3a0d605 	mov	sp, #5242880	; 0x500000
  94:	e3a01501 	mov	r1, #4194304	; 0x400000
  98:	e8912000 	ldm	r1, {sp}
  9c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a0:	e12fff1e 	bx	lr

000000a4 <reset_asm>:
  a4:	e24ee004 	sub	lr, lr, #4, 0
  a8:	ebfffffe 	bl	0 <reset_vector>

000000ac <undefined_instruction_asm>:
  ac:	e24ee004 	sub	lr, lr, #4, 0
  b0:	ebfffffe 	bl	0 <undefined_instruction_vector>

000000b4 <prefetch_abort_asm>:
  b4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  b8:	e24ee004 	sub	lr, lr, #4, 0
  bc:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  c0:	e1a0000e 	mov	r0, lr
  c4:	ebfffffe 	bl	0 <prefetch_abort_vector>
  c8:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  cc:	e1b0f00e 	movs	pc, lr

000000d0 <data_abort_asm>:
  d0:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  d4:	e24ee008 	sub	lr, lr, #8, 0
  d8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  dc:	e1a0000e 	mov	r0, lr
  e0:	ebfffffe 	bl	0 <data_abort_vector>
  e4:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  e8:	e1b0f00e 	movs	pc, lr

000000ec <start_function>:
  ec:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  f0:	e3a01501 	mov	r1, #4194304	; 0x400000
  f4:	e581d000 	str	sp, [r1]
  f8:	e321f010 	msr	CPSR_c, #16, 0
  fc:	e3a0d207 	mov	sp, #1879048192	; 0x70000000
 100:	e12fff30 	blx	r0
 104:	ef000000 	svc	0x00000000

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <start_function+0x168d740>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000061a 	andeq	r0, r0, sl, lsl r6
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000020e 	andeq	r0, r0, lr, lsl #4
  10:	0001bb0c 	andeq	fp, r1, ip, lsl #22
  14:	00019900 	andeq	r9, r1, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	23070403 	movwcs	r0, #29699	; 0x7403
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	02060103 	andeq	r0, r6, #-1073741824	; 0xc0000000
  3c:	03000002 	movweq	r0, #2
  40:	01190502 	tsteq	r9, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	0001eb05 	andeq	lr, r1, r5, lsl #22
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000170 	andeq	r0, r0, r0, ror r1
  54:	b0080103 	andlt	r0, r8, r3, lsl #2
  58:	03000000 	movweq	r0, #0
  5c:	00df0702 	sbcseq	r0, pc, r2, lsl #14
  60:	e2050000 	and	r0, r5, #0, 0
  64:	05000001 	streq	r0, [r0, #-1]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000cd07 	andeq	ip, r0, r7, lsl #26
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000130 	andeq	r0, r0, r0, lsr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000017e 	andeq	r0, r0, lr, ror r1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0001f408 	andeq	pc, r1, r8, lsl #8
  b8:	00b20a00 	adcseq	r0, r2, r0, lsl #20
  bc:	d0080000 	andle	r0, r8, r0
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070b 	strpl	r0, [r1], #-1803	; 0xfffff8f5
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	c30c0000 	movwgt	r0, #49152	; 0xc000
  e0:	00000002 	andeq	r0, r0, r2
  e4:	0000290c 	andeq	r2, r0, ip, lsl #18
  e8:	740c0100 	strvc	r0, [ip], #-256	; 0xffffff00
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	0000830c 	andeq	r8, r0, ip, lsl #6
  f4:	920c0500 	andls	r0, ip, #0, 10
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000a10c 	andeq	sl, r0, ip, lsl #2
 100:	8a0c0700 	bhi	301c08 <uart_disable+0x301a3c>
 104:	03000001 	movweq	r0, #1
 108:	0000be0c 	andeq	fp, r0, ip, lsl #28
 10c:	0d000200 	sfmeq	f0, 4, [r0, #-0]
 110:	0000003a 	andeq	r0, r0, sl, lsr r0
 114:	0806032c 	stmdaeq	r6, {r2, r3, r5, r8, r9}
 118:	000001ab 	andeq	r0, r0, fp, lsr #3
 11c:	006f690e 	rsbeq	r6, pc, lr, lsl #18
 120:	33090903 	movwcc	r0, #39171	; 0x9903
 124:	00000000 	andeq	r0, r0, r0
 128:	7265690e 	rsbvc	r6, r5, #229376	; 0x38000
 12c:	090a0300 	stmdbeq	sl, {r8, r9}
 130:	00000033 	andeq	r0, r0, r3, lsr r0
 134:	69690e04 	stmdbvs	r9!, {r2, r9, sl, fp}^
 138:	11030072 	tstne	r3, r2, ror r0
 13c:	00003309 	andeq	r3, r0, r9, lsl #6
 140:	6c0e0800 	stcvs	8, cr0, [lr], {-0}
 144:	03007263 	movweq	r7, #611	; 0x263
 148:	00330913 	eorseq	r0, r3, r3, lsl r9
 14c:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
 150:	0072636d 	rsbseq	r6, r2, sp, ror #6
 154:	33091403 	movwcc	r1, #37891	; 0x9403
 158:	10000000 	andne	r0, r0, r0
 15c:	72736c0e 	rsbsvc	r6, r3, #3584	; 0xe00
 160:	09150300 	ldmdbeq	r5, {r8, r9}
 164:	00000033 	andeq	r0, r0, r3, lsr r0
 168:	736d0e14 	cmnvc	sp, #20, 28	; 0x140
 16c:	16030072 			; <UNDEFINED> instruction: 0x16030072
 170:	00003309 	andeq	r3, r0, r9, lsl #6
 174:	d50f1800 	strle	r1, [pc, #-2048]	; fffff808 <uart_disable+0xfffff63c>
 178:	03000001 	movweq	r0, #1
 17c:	00330917 	eorseq	r0, r3, r7, lsl r9
 180:	0f1c0000 	svceq	0x001c0000
 184:	00000150 	andeq	r0, r0, r0, asr r1
 188:	33091b03 	movwcc	r1, #39683	; 0x9b03
 18c:	20000000 	andcs	r0, r0, r0
 190:	00000a0f 	andeq	r0, r0, pc, lsl #20
 194:	091d0300 	ldmdbeq	sp, {r8, r9}
 198:	00000033 	andeq	r0, r0, r3, lsr r0
 19c:	00f80f24 	rscseq	r0, r8, r4, lsr #30
 1a0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
 1a4:	00003309 	andeq	r3, r0, r9, lsl #6
 1a8:	10002800 	andne	r2, r0, r0, lsl #16
 1ac:	00000103 	andeq	r0, r0, r3, lsl #2
 1b0:	c1090801 	tstgt	r9, r1, lsl #16
 1b4:	04000001 	streq	r0, [r0], #-1
 1b8:	09202150 	stmdbeq	r0!, {r4, r6, r8, sp}
 1bc:	00003304 	andeq	r3, r0, r4, lsl #6
 1c0:	01bb0a00 			; <UNDEFINED> instruction: 0x01bb0a00
 1c4:	dd100000 	ldcle	0, cr0, [r0, #-0]
 1c8:	01000001 	tsteq	r0, r1
 1cc:	01dc2329 	bicseq	r2, ip, r9, lsr #6
 1d0:	50400000 	subpl	r0, r0, r0
 1d4:	04092021 	streq	r2, [r9], #-33	; 0xffffffdf
 1d8:	0000010f 	andeq	r0, r0, pc, lsl #2
 1dc:	0001d60a 	andeq	sp, r1, sl, lsl #12
 1e0:	02e51100 	rsceq	r1, r5, #0
 1e4:	cc010000 	stcgt	0, cr0, [r1], {-0}
 1e8:	0001b806 	andeq	fp, r1, r6, lsl #16
 1ec:	00001400 	andeq	r1, r0, r0, lsl #8
 1f0:	019c0100 	orrseq	r0, ip, r0, lsl #2
 1f4:	12000002 	andne	r0, r0, #2, 0
 1f8:	000001c0 	andeq	r0, r0, r0, asr #3
 1fc:	00000201 	andeq	r0, r0, r1, lsl #4
 200:	00591300 	subseq	r1, r9, r0, lsl #6
 204:	b6010000 	strlt	r0, [r1], -r0
 208:	00002505 	andeq	r2, r0, r5, lsl #10
 20c:	00019800 	andeq	r9, r1, r0, lsl #16
 210:	00002000 	andeq	r2, r0, r0
 214:	389c0100 	ldmcc	ip, {r8}
 218:	12000002 	andne	r0, r0, #2, 0
 21c:	000001a0 	andeq	r0, r0, r0, lsr #3
 220:	000005ed 	andeq	r0, r0, sp, ror #11
 224:	0001a814 	andeq	sl, r1, r4, lsl r8
 228:	0005f900 	andeq	pc, r5, r0, lsl #18
 22c:	50011500 	andpl	r1, r1, r0, lsl #10
 230:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 234:	00002021 	andeq	r2, r0, r1, lsr #32
 238:	00016213 	andeq	r6, r1, r3, lsl r2
 23c:	05b30100 	ldreq	r0, [r3, #256]!	; 0x100
 240:	00000025 	andeq	r0, r0, r5, lsr #32
 244:	00000188 	andeq	r0, r0, r8, lsl #3
 248:	00000010 	andeq	r0, r0, r0, lsl r0
 24c:	02659c01 	rsbeq	r9, r5, #256	; 0x100
 250:	90120000 	andsls	r0, r2, r0
 254:	ed000001 	stc	0, cr0, [r0, #-4]
 258:	12000005 	andne	r0, r0, #5, 0
 25c:	00000194 	muleq	r0, r4, r1
 260:	00000356 	andeq	r0, r0, r6, asr r3
 264:	00001100 	andeq	r1, r0, r0, lsl #2
 268:	ab010000 	blge	40270 <uart_disable+0x400a4>
 26c:	00015806 	andeq	r5, r1, r6, lsl #16
 270:	00003000 	andeq	r3, r0, r0
 274:	c99c0100 	ldmibgt	ip, {r8}
 278:	16000002 	strne	r0, [r0], -r2
 27c:	ab010063 	blge	40410 <uart_disable+0x40244>
 280:	00002c19 	andeq	r2, r0, r9, lsl ip
 284:	00000400 	andeq	r0, r0, r0, lsl #8
 288:	00000000 	andeq	r0, r0, r0
 28c:	01641200 	cmneq	r4, r0, lsl #4
 290:	05ed0000 	strbeq	r0, [sp, #0]!
 294:	68120000 	ldmdavs	r2, {}	; <UNPREDICTABLE>
 298:	28000001 	stmdacs	r0, {r0}
 29c:	17000003 	strne	r0, [r0, -r3]
 2a0:	0000017c 	andeq	r0, r0, ip, ror r1
 2a4:	00000605 	andeq	r0, r0, r5, lsl #12
 2a8:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
 2ac:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 2b0:	2150400c 	cmpcs	r0, ip
 2b4:	51011520 	tstpl	r1, r0, lsr #10
 2b8:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
 2bc:	12001aff 	andne	r1, r0, #1044480	; 0xff000
 2c0:	00000180 	andeq	r0, r0, r0, lsl #3
 2c4:	000005ed 	andeq	r0, r0, sp, ror #11
 2c8:	010f1300 	mrseq	r1, SP_hyp
 2cc:	a3010000 	movwge	r0, #4096	; 0x1000
 2d0:	00002505 	andeq	r2, r0, r5, lsl #10
 2d4:	00012800 	andeq	r2, r1, r0, lsl #16
 2d8:	00003000 	andeq	r3, r0, r0
 2dc:	289c0100 	ldmcs	ip, {r8}
 2e0:	18000003 	stmdane	r0, {r0, r1}
 2e4:	a7010063 	strge	r0, [r1, -r3, rrx]
 2e8:	00002509 	andeq	r2, r0, r9, lsl #10
 2ec:	00002400 	andeq	r2, r0, r0, lsl #8
 2f0:	00002200 	andeq	r2, r0, r0, lsl #4
 2f4:	01301200 	teqeq	r0, r0, lsl #4
 2f8:	05ed0000 	strbeq	r0, [sp, #0]!
 2fc:	34120000 	ldrcc	r0, [r2], #-0
 300:	56000001 	strpl	r0, [r0], -r1
 304:	17000003 	strne	r0, [r0, -r3]
 308:	00000144 	andeq	r0, r0, r4, asr #2
 30c:	000005f9 	strdeq	r0, [r0], -r9
 310:	0000031e 	andeq	r0, r0, lr, lsl r3
 314:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 318:	2150400c 	cmpcs	r0, ip
 31c:	4c120020 	ldcmi	0, cr0, [r2], {32}
 320:	ed000001 	stc	0, cr0, [r0, #-4]
 324:	00000005 	andeq	r0, r0, r5
 328:	00004613 	andeq	r4, r0, r3, lsl r6
 32c:	05940100 	ldreq	r0, [r4, #256]	; 0x100
 330:	00000025 	andeq	r0, r0, r5, lsr #32
 334:	00000108 	andeq	r0, r0, r8, lsl #2
 338:	00000020 	andeq	r0, r0, r0, lsr #32
 33c:	03569c01 	cmpeq	r6, #256	; 0x100
 340:	14140000 	ldrne	r0, [r4], #-0
 344:	f9000001 			; <UNDEFINED> instruction: 0xf9000001
 348:	15000005 	strne	r0, [r0, #-5]
 34c:	0c055001 	stceq	0, cr5, [r5], {1}
 350:	20215064 	eorcs	r5, r1, r4, rrx
 354:	0f130000 	svceq	0x00130000
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	0025058b 	eoreq	r0, r5, fp, lsl #11
 360:	00f00000 	rscseq	r0, r0, r0
 364:	00180000 	andseq	r0, r8, r0
 368:	9c010000 	stcls	0, cr0, [r1], {-0}
 36c:	00000384 	andeq	r0, r0, r4, lsl #7
 370:	0000fc14 	andeq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
 374:	0005f900 	andeq	pc, r5, r0, lsl #18
 378:	50011500 	andpl	r1, r1, r0, lsl #10
 37c:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 380:	00002021 	andeq	r2, r0, r1, lsr #32
 384:	00006a11 	andeq	r6, r0, r1, lsl sl
 388:	06450100 	strbeq	r0, [r5], -r0, lsl #2
 38c:	00000040 	andeq	r0, r0, r0, asr #32
 390:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 394:	04d19c01 	ldrbeq	r9, [r1], #3073	; 0xc01
 398:	47190000 	ldrmi	r0, [r9, -r0]
 39c:	01000001 	tsteq	r0, r1
 3a0:	00620e7e 	rsbeq	r0, r2, lr, ror lr
 3a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 3a8:	00005017 	andeq	r5, r0, r7, lsl r0
 3ac:	00061100 	andeq	r1, r6, r0, lsl #2
 3b0:	0003c000 	andeq	ip, r3, r0
 3b4:	50011500 	andpl	r1, r1, r0, lsl #10
 3b8:	01153e01 	tsteq	r5, r1, lsl #28
 3bc:	00320151 	eorseq	r0, r2, r1, asr r1
 3c0:	00005c17 	andeq	r5, r0, r7, lsl ip
 3c4:	00061100 	andeq	r1, r6, r0, lsl #2
 3c8:	0003d800 	andeq	sp, r3, r0, lsl #16
 3cc:	50011500 	andpl	r1, r1, r0, lsl #10
 3d0:	01153f01 	tsteq	r5, r1, lsl #30
 3d4:	00320151 	eorseq	r0, r2, r1, asr r1
 3d8:	00006012 	andeq	r6, r0, r2, lsl r0
 3dc:	0005ed00 	andeq	lr, r5, r0, lsl #26
 3e0:	006c1700 	rsbeq	r1, ip, r0, lsl #14
 3e4:	058a0000 	streq	r0, [sl]
 3e8:	03fd0000 	mvnseq	r0, #0, 0
 3ec:	01150000 	tsteq	r5, r0
 3f0:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 3f4:	15202150 	strne	r2, [r0, #-336]!	; 0xfffffeb0
 3f8:	31015101 	tstcc	r1, r1, lsl #2
 3fc:	00701200 	rsbseq	r1, r0, r0, lsl #4
 400:	05ed0000 	strbeq	r0, [sp, #0]!
 404:	80170000 	andshi	r0, r7, r0
 408:	05000000 	streq	r0, [r0, #-0]
 40c:	1f000006 	svcne	0x00000006
 410:	15000004 	strne	r0, [r0, #-4]
 414:	74025001 	strvc	r5, [r2], #-1
 418:	51011500 	tstpl	r1, r0, lsl #10
 41c:	17003001 	strne	r3, [r0, -r1]
 420:	0000008c 	andeq	r0, r0, ip, lsl #1
 424:	00000605 	andeq	r0, r0, r5, lsl #12
 428:	0000043b 	andeq	r0, r0, fp, lsr r4
 42c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 430:	2150440c 	cmpcs	r0, ip, lsl #8
 434:	51011520 	tstpl	r1, r0, lsr #10
 438:	17003001 	strne	r3, [r0, -r1]
 43c:	00000098 	muleq	r0, r8, r0
 440:	00000605 	andeq	r0, r0, r5, lsl #12
 444:	00000457 	andeq	r0, r0, r7, asr r4
 448:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 44c:	21504c0c 	cmpcs	r0, ip, lsl #24
 450:	51011520 	tstpl	r1, r0, lsr #10
 454:	17003301 	strne	r3, [r0, -r1, lsl #6]
 458:	000000a4 	andeq	r0, r0, r4, lsr #1
 45c:	00000605 	andeq	r0, r0, r5, lsl #12
 460:	00000473 	andeq	r0, r0, r3, ror r4
 464:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 468:	2150500c 	cmpcs	r0, ip
 46c:	51011520 	tstpl	r1, r0, lsr #10
 470:	17003001 	strne	r3, [r0, -r1]
 474:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 478:	00000605 	andeq	r0, r0, r5, lsl #12
 47c:	00000490 	muleq	r0, r0, r4
 480:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 484:	2150480c 	cmpcs	r0, ip, lsl #16
 488:	51011520 	tstpl	r1, r0, lsr #10
 48c:	00c70802 	sbceq	r0, r7, r2, lsl #16
 490:	0000bc17 	andeq	fp, r0, r7, lsl ip
 494:	00060500 	andeq	r0, r6, r0, lsl #10
 498:	0004ae00 	andeq	sl, r4, r0, lsl #28
 49c:	50011500 	andpl	r1, r1, r0, lsl #10
 4a0:	50680c05 	rsbpl	r0, r8, r5, lsl #24
 4a4:	01152021 	tsteq	r5, r1, lsr #32
 4a8:	0e0a0351 	mcreq	3, 0, r0, cr10, cr1, {2}
 4ac:	c8170001 	ldmdagt	r7, {r0}
 4b0:	05000000 	streq	r0, [r0, #-0]
 4b4:	c7000006 	strgt	r0, [r0, -r6]
 4b8:	15000004 	strne	r0, [r0, #-4]
 4bc:	74025001 	strvc	r5, [r2], #-1
 4c0:	51011500 	tstpl	r1, r0, lsl #10
 4c4:	12003301 	andne	r3, r0, #67108864	; 0x4000000
 4c8:	000000cc 	andeq	r0, r0, ip, asr #1
 4cc:	000005ed 	andeq	r0, r0, sp, ror #11
 4d0:	01551100 	cmpeq	r5, r0, lsl #2
 4d4:	35010000 	strcc	r0, [r1, #-0]
 4d8:	0001cc06 	andeq	ip, r1, r6, lsl #24
 4dc:	00002400 	andeq	r2, r0, r0, lsl #8
 4e0:	209c0100 	addscs	r0, ip, r0, lsl #2
 4e4:	12000005 	andne	r0, r0, #5, 0
 4e8:	000001d4 	ldrdeq	r0, [r0], -r4
 4ec:	000001e1 	andeq	r0, r0, r1, ror #3
 4f0:	0001d812 	andeq	sp, r1, r2, lsl r8
 4f4:	0005ed00 	andeq	lr, r5, r0, lsl #26
 4f8:	01e41700 	mvneq	r1, r0, lsl #14
 4fc:	05200000 	streq	r0, [r0, #-0]!
 500:	05160000 	ldreq	r0, [r6, #-0]
 504:	01150000 	tsteq	r5, r0
 508:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 50c:	15202150 	strne	r2, [r0, #-336]!	; 0xfffffeb0
 510:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 514:	e81200fe 	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7}
 518:	ed000001 	stc	0, cr0, [r0, #-4]
 51c:	00000005 	andeq	r0, r0, r5
 520:	0001f91a 	andeq	pc, r1, sl, lsl r9	; <UNPREDICTABLE>
 524:	0d310100 	ldfeqs	f0, [r1, #-0]
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000020 	andeq	r0, r0, r0, lsr #32
 530:	05839c01 	streq	r9, [r3, #3073]	; 0xc01
 534:	541b0000 	ldrpl	r0, [fp], #-0
 538:	01000000 	mrseq	r0, (UNDEF: 0)
 53c:	05832531 	streq	r2, [r3, #1329]	; 0x531
 540:	003b0000 	eorseq	r0, fp, r0
 544:	00370000 	eorseq	r0, r7, r0
 548:	76160000 	ldrvc	r0, [r6], -r0
 54c:	01006c61 	tsteq	r0, r1, ror #24
 550:	002c3431 	eoreq	r3, ip, r1, lsr r4
 554:	005d0000 	subseq	r0, sp, r0
 558:	00590000 	subseq	r0, r9, r0
 55c:	10170000 	andsne	r0, r7, r0
 560:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
 564:	72000005 	andvc	r0, r0, #5, 0
 568:	15000005 	strne	r0, [r0, #-5]
 56c:	74025001 	strvc	r5, [r2], #-1
 570:	1c140000 	ldcne	0, cr0, [r4], {-0}
 574:	05000000 	streq	r0, [r0, #-0]
 578:	15000006 	strne	r0, [r0, #-6]
 57c:	74025001 	strvc	r5, [r2], #-1
 580:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 584:	00058904 	andeq	r8, r5, r4, lsl #18
 588:	c81a1c00 	ldmdagt	sl, {sl, fp, ip}
 58c:	01000001 	tsteq	r0, r1
 590:	00200d2e 	eoreq	r0, r0, lr, lsr #26
 594:	00200000 	eoreq	r0, r0, r0
 598:	9c010000 	stcls	0, cr0, [r1], {-0}
 59c:	000005ed 	andeq	r0, r0, sp, ror #11
 5a0:	0000541b 	andeq	r5, r0, fp, lsl r4
 5a4:	242e0100 	strtcs	r0, [lr], #-256	; 0xffffff00
 5a8:	00000583 	andeq	r0, r0, r3, lsl #11
 5ac:	0000007f 	andeq	r0, r0, pc, ror r0
 5b0:	0000007b 	andeq	r0, r0, fp, ror r0
 5b4:	6c617616 	stclvs	6, cr7, [r1], #-88	; 0xffffffa8
 5b8:	332e0100 			; <UNDEFINED> instruction: 0x332e0100
 5bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 5c0:	000000a1 	andeq	r0, r0, r1, lsr #1
 5c4:	0000009d 	muleq	r0, sp, r0
 5c8:	00003017 	andeq	r3, r0, r7, lsl r0
 5cc:	0005f900 	andeq	pc, r5, r0, lsl #18
 5d0:	0005dc00 	andeq	sp, r5, r0, lsl #24
 5d4:	50011500 	andpl	r1, r1, r0, lsl #10
 5d8:	00007402 	andeq	r7, r0, r2, lsl #8
 5dc:	00003c14 	andeq	r3, r0, r4, lsl ip
 5e0:	00060500 	andeq	r0, r6, r0, lsl #10
 5e4:	50011500 	andpl	r1, r1, r0, lsl #10
 5e8:	00007402 	andeq	r7, r0, r2, lsl #8
 5ec:	001d1d00 	andseq	r1, sp, r0, lsl #26
 5f0:	001d0000 	andseq	r0, sp, r0
 5f4:	9c020000 	stcls	0, cr0, [r2], {-0}
 5f8:	00fd1d06 	rscseq	r1, sp, r6, lsl #26
 5fc:	00fd0000 	rscseq	r0, sp, r0
 600:	c3020000 	movwgt	r0, #8192	; 0x2000
 604:	00f21d0b 	rscseq	r1, r2, fp, lsl #26
 608:	00f20000 	rscseq	r0, r2, r0
 60c:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
 610:	02d31d06 	sbcseq	r1, r3, #384	; 0x180
 614:	02d30000 	sbcseq	r0, r3, #0, 0
 618:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
 61c:	Address 0x000000000000061c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <uart_disable+0xe8369c>
  58:	0b390b3b 	bleq	e42d4c <uart_disable+0xe42b80>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <uart_disable+0x3ac4>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	3e01040b 	cdpcc	4, 0, cr0, cr1, cr11, {0}
  78:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  7c:	3b0b3a13 	blcc	2ce8d0 <uart_disable+0x2ce704>
  80:	010b390b 	tsteq	fp, fp, lsl #18
  84:	0c000013 	stceq	0, cr0, [r0], {19}
  88:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  8c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  90:	0301130d 	movweq	r1, #4877	; 0x130d
  94:	3a0b0b0e 	bcc	2c2cd4 <uart_disable+0x2c2b08>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	0013010b 	andseq	r0, r3, fp, lsl #2
  a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
  a4:	0b3a0803 	bleq	e820b8 <uart_disable+0xe81eec>
  a8:	0b390b3b 	bleq	e42d9c <uart_disable+0xe42bd0>
  ac:	0b381349 	bleq	e04dd8 <uart_disable+0xe04c0c>
  b0:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; b8 <.debug_abbrev+0xb8>
  b4:	3a0e0300 	bcc	380cbc <uart_disable+0x380af0>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  c0:	1000000b 	andne	r0, r0, fp
  c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c8:	0b3b0b3a 	bleq	ec2db8 <uart_disable+0xec2bec>
  cc:	13490b39 	movtne	r0, #39737	; 0x9b39
  d0:	0000061c 	andeq	r0, r0, ip, lsl r6
  d4:	3f012e11 	svccc	0x00012e11
  d8:	3a0e0319 	bcc	380d44 <uart_disable+0x380b78>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	1119270b 	tstne	r9, fp, lsl #14
  e4:	40061201 	andmi	r1, r6, r1, lsl #4
  e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	01828912 	orreq	r8, r2, r2, lsl r9
  f4:	31011100 	mrscc	r1, (UNDEF: 17)
  f8:	13000013 	movwne	r0, #19
  fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 100:	0b3a0e03 	bleq	e83914 <uart_disable+0xe83748>
 104:	0b390b3b 	bleq	e42df8 <uart_disable+0xe42c2c>
 108:	13491927 	movtne	r1, #39207	; 0x9927
 10c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 110:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 114:	00130119 	andseq	r0, r3, r9, lsl r1
 118:	82891400 	addhi	r1, r9, #0, 8
 11c:	01110101 	tsteq	r1, r1, lsl #2
 120:	00001331 	andeq	r1, r0, r1, lsr r3
 124:	01828a15 	orreq	r8, r2, r5, lsl sl
 128:	91180200 	tstls	r8, r0, lsl #4
 12c:	00001842 	andeq	r1, r0, r2, asr #16
 130:	03000516 	movweq	r0, #1302	; 0x516
 134:	3b0b3a08 	blcc	2ce95c <uart_disable+0x2ce790>
 138:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 13c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 140:	00001742 	andeq	r1, r0, r2, asr #14
 144:	01828917 	orreq	r8, r2, r7, lsl r9
 148:	31011101 	tstcc	r1, r1, lsl #2
 14c:	00130113 	andseq	r0, r3, r3, lsl r1
 150:	00341800 	eorseq	r1, r4, r0, lsl #16
 154:	0b3a0803 	bleq	e82168 <uart_disable+0xe81f9c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	17021349 	strne	r1, [r2, -r9, asr #6]
 160:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 164:	00341900 	eorseq	r1, r4, r0, lsl #18
 168:	0b3a0e03 	bleq	e8397c <uart_disable+0xe837b0>
 16c:	0b390b3b 	bleq	e42e60 <uart_disable+0xe42c94>
 170:	051c1349 	ldreq	r1, [ip, #-841]	; 0xfffffcb7
 174:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 178:	3a0e0301 	bcc	380d84 <uart_disable+0x380bb8>
 17c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 180:	1119270b 	tstne	r9, fp, lsl #14
 184:	40061201 	andmi	r1, r6, r1, lsl #4
 188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 18c:	00001301 	andeq	r1, r0, r1, lsl #6
 190:	0300051b 	movweq	r0, #1307	; 0x51b
 194:	3b0b3a0e 	blcc	2ce9d4 <uart_disable+0x2ce808>
 198:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 19c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1a0:	00001742 	andeq	r1, r0, r2, asr #14
 1a4:	0000351c 	andeq	r3, r0, ip, lsl r5
 1a8:	002e1d00 	eoreq	r1, lr, r0, lsl #26
 1ac:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1b0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1b4:	0b3b0b3a 	bleq	ec2ea4 <uart_disable+0xec2cd8>
 1b8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000212 	andeq	r0, r0, r2, lsl r2
   4:	00d60003 	sbcseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  2c:	6f532f73 	svcvs	0x00532f73
  30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  34:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  38:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f74706f 	svccs	0x0074706f
  50:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  54:	77657262 	strbvc	r7, [r5, -r2, ror #4]!
  58:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  5c:	2f72616c 	svccs	0x0072616c
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  6c:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  70:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  74:	3130322d 	teqcc	r0, sp, lsr #4
  78:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  7c:	30317363 	eorscc	r7, r1, r3, ror #6
  80:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffac <uart_disable+0xfffffde0>
  84:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  88:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  8c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  90:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  94:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  98:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  9c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  a0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  a4:	00006564 	andeq	r6, r0, r4, ror #10
  a8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	70720000 	rsbsvc	r0, r2, r0
  b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b8:	75000002 	strvc	r0, [r0, #-2]
  bc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  c0:	00020068 	andeq	r0, r2, r8, rrx
  c4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  c8:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  cc:	73000002 	movwvc	r0, #2
  d0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  d4:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  d8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  dc:	00000003 	andeq	r0, r0, r3
  e0:	05003905 	streq	r3, [r0, #-2309]	; 0xfffff6fb
  e4:	00000002 	andeq	r0, r0, r2
  e8:	01300300 	teqeq	r0, r0, lsl #6
  ec:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  f0:	11056706 	tstne	r5, r6, lsl #14
  f4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  f8:	6701052e 	strvs	r0, [r1, -lr, lsr #10]
  fc:	29063805 	stmdbcs	r6, {r0, r2, fp, ip, sp}
 100:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 104:	11056706 	tstne	r5, r6, lsl #14
 108:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 10c:	6701052e 	strvs	r0, [r1, -lr, lsr #10]
 110:	03061605 	movweq	r1, #26117	; 0x6605
 114:	05052e15 	streq	r2, [r5, #-3605]	; 0xfffff1eb
 118:	35686735 	strbcc	r6, [r8, #-1845]!	; 0xfffff8cb
 11c:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
 120:	69696b85 	stmdbvs	r9!, {r0, r2, r7, r8, r9, fp, sp, lr}^
 124:	13660c03 	cmnne	r6, #768	; 0x300
 128:	0105676b 	tsteq	r5, fp, ror #14
 12c:	19052f06 	stmdbne	r5, {r1, r2, r8, r9, sl, fp, sp}
 130:	05250806 	streq	r0, [r5, #-2054]!	; 0xfffff7fa
 134:	0d053405 	cfstrseq	mvf3, [r5, #-20]	; 0xffffffec
 138:	01050106 	tsteq	r5, r6, lsl #2
 13c:	0619054c 	ldreq	r0, [r9], -ip, asr #10
 140:	36050567 	strcc	r0, [r5], -r7, ror #10
 144:	01060d05 	tsteq	r6, r5, lsl #26
 148:	054a2805 	strbeq	r2, [sl, #-2053]	; 0xfffff7fb
 14c:	15053001 	strne	r3, [r5, #-1]
 150:	05058706 	streq	r8, [r5, #-1798]	; 0xfffff8fa
 154:	09052f2f 	stmdbeq	r5, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 158:	01040200 	mrseq	r0, R12_usr
 15c:	000a0513 	andeq	r0, sl, r3, lsl r5
 160:	11010402 	tstne	r1, r2, lsl #8
 164:	02000c05 	andeq	r0, r0, #1280	; 0x500
 168:	01060104 	tsteq	r6, r4, lsl #2
 16c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 170:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 174:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 178:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 17c:	05054a09 	streq	r4, [r5, #-2569]	; 0xfffff5f7
 180:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff282 <uart_disable+0xfffff0b6>
 184:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 188:	0667061c 			; <UNDEFINED> instruction: 0x0667061c
 18c:	06050501 	streq	r0, [r5], -r1, lsl #10
 190:	09052f4b 	stmdbeq	r5, {r0, r1, r3, r6, r8, r9, sl, fp, sp}
 194:	01040200 	mrseq	r0, R12_usr
 198:	000a0513 	andeq	r0, sl, r3, lsl r5
 19c:	11010402 	tstne	r1, r2, lsl #8
 1a0:	02000c05 	andeq	r0, r0, #1280	; 0x500
 1a4:	01060104 	tsteq	r6, r4, lsl #2
 1a8:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1ac:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 1b0:	674c0605 	strbvs	r0, [ip, -r5, lsl #12]
 1b4:	2f060105 	svccs	0x00060105
 1b8:	4c061905 			; <UNDEFINED> instruction: 0x4c061905
 1bc:	052e1b05 	streq	r1, [lr, #-2821]!	; 0xfffff4fb
 1c0:	31052e2a 	tstcc	r5, sl, lsr #28
 1c4:	01050106 	tsteq	r5, r6, lsl #2
 1c8:	061c052e 	ldreq	r0, [ip], -lr, lsr #10
 1cc:	2f050531 	svccs	0x00050531
 1d0:	052e0903 	streq	r0, [lr, #-2307]!	; 0xfffff6fd
 1d4:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 1d8:	01054a21 	tsteq	r5, r1, lsr #20
 1dc:	052e0a03 	streq	r0, [lr, #-2563]!	; 0xfffff5fd
 1e0:	0568061a 	strbeq	r0, [r8, #-1562]!	; 0xfffff9e6
 1e4:	04020009 	streq	r0, [r2], #-9
 1e8:	0a053001 	beq	14c1f4 <uart_disable+0x14c028>
 1ec:	01040200 	mrseq	r0, R12_usr
 1f0:	000c0511 	andeq	r0, ip, r1, lsl r5
 1f4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1f8:	000a0501 	andeq	r0, sl, r1, lsl #10
 1fc:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 200:	03061905 	movweq	r1, #26885	; 0x6905
 204:	05667ee8 	strbeq	r7, [r6, #-3816]!	; 0xfffff118
 208:	2f2f2f05 	svccs	0x002f2f05
 20c:	06010567 	streq	r0, [r1], -r7, ror #10
 210:	0004022f 	andeq	r0, r4, pc, lsr #4
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
   4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   8:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
   c:	75007461 	strvc	r7, [r0, #-1121]	; 0xfffffb9f
  10:	5f747261 	svcpl	0x00747261
  14:	5f6e6163 	svcpl	0x006e6163
  18:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
  1c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
  20:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  24:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  28:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  2c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  30:	4f5f434e 	svcmi	0x005f434e
  34:	55505455 	ldrbpl	r5, [r0, #-1109]	; 0xfffffbab
  38:	75610054 	strbvc	r0, [r1, #-84]!	; 0xffffffac
  3c:	65705f78 	ldrbvs	r5, [r0, #-3960]!	; 0xfffff088
  40:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
  44:	61750073 	cmnvs	r5, r3, ror r0
  48:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  4c:	705f6e61 	subsvc	r6, pc, r1, ror #28
  50:	00637475 	rsbeq	r7, r3, r5, ror r4
  54:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  58:	72617500 	rsbvc	r7, r1, #0, 10
  5c:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  60:	5f73695f 	svcpl	0x0073695f
  64:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
  68:	61750079 	cmnvs	r5, r9, ror r0
  6c:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  70:	0074696e 	rsbseq	r6, r4, lr, ror #18
  74:	4f495047 	svcmi	0x00495047
  78:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  7c:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  80:	47003054 	smlsdmi	r0, r4, r0, r3
  84:	5f4f4950 	svcpl	0x004f4950
  88:	434e5546 	movtmi	r5, #58694	; 0xe546
  8c:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  90:	50470031 	subpl	r0, r7, r1, lsr r0
  94:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  98:	5f434e55 	svcpl	0x00434e55
  9c:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  a0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  a4:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  a8:	415f434e 	cmpmi	pc, lr, asr #6
  ac:	0033544c 	eorseq	r5, r3, ip, asr #8
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b8:	61686320 	cmnvs	r8, r0, lsr #6
  bc:	50470072 	subpl	r0, r7, r2, ror r0
  c0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  c4:	5f434e55 	svcpl	0x00434e55
  c8:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	7300746e 	movwvc	r7, #1134	; 0x46e
  e0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  e4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  e8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ec:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  f4:	00323374 	eorseq	r3, r2, r4, ror r3
  f8:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
  fc:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
 100:	61003233 	tstvs	r0, r3, lsr r2
 104:	655f7875 	ldrbvs	r7, [pc, #-2165]	; fffff897 <uart_disable+0xfffff6cb>
 108:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 10c:	75007365 	strvc	r7, [r0, #-869]	; 0xfffffc9b
 110:	5f747261 	svcpl	0x00747261
 114:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
 118:	6f687300 	svcvs	0x00687300
 11c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 120:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 124:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 134:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 138:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 13c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 140:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 144:	6200746e 	andvs	r7, r0, #1845493760	; 0x6e000000
 148:	5f647561 	svcpl	0x00647561
 14c:	006c6176 	rsbeq	r6, ip, r6, ror r1
 150:	6c746e63 	ldclvs	14, cr6, [r4], #-396	; 0xfffffe74
 154:	72617500 	rsbvc	r7, r1, #0, 10
 158:	69645f74 	stmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 15c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 160:	61750065 	cmnvs	r5, r5, rrx
 164:	685f7472 	ldmdavs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 168:	645f7361 	ldrbvs	r7, [pc], #-865	; 170 <.debug_str+0x170>
 16c:	00617461 	rsbeq	r7, r1, r1, ror #8
 170:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 174:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 178:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 17c:	70720074 	rsbsvc	r0, r2, r4, ror r0
 180:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 184:	61686374 	smcvs	34356	; 0x8634
 188:	50470072 	subpl	r0, r7, r2, ror r0
 18c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 190:	5f434e55 	svcpl	0x00434e55
 194:	34544c41 	ldrbcc	r4, [r4], #-3137	; 0xfffff3bf
 198:	73552f00 	cmpvc	r5, #0, 30
 19c:	2f737265 	svccs	0x00737265
 1a0:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 1a4:	6f532f73 	svcvs	0x00532f73
 1a8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 1ac:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 1b0:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b8:	2e006970 			; <UNDEFINED> instruction: 0x2e006970
 1bc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 1c0:	7261752f 	rsbvc	r7, r1, #197132288	; 0xbc00000
 1c4:	00632e74 	rsbeq	r2, r3, r4, ror lr
 1c8:	695f726f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 1cc:	0032336e 	eorseq	r3, r2, lr, ror #6
 1d0:	6b747570 	blvs	1d1d798 <uart_disable+0x1d1d5cc>
 1d4:	72637300 	rsbvc	r7, r3, #0, 6
 1d8:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 1dc:	72617500 	rsbvc	r7, r1, #0, 10
 1e0:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 1e4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1e8:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 1ec:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1f4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1f8:	646e6100 	strbtvs	r6, [lr], #-256	; 0xffffff00
 1fc:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 200:	69730032 	ldmdbvs	r3!, {r1, r4, r5}^
 204:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 208:	61686320 	cmnvs	r8, r0, lsr #6
 20c:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 210:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 214:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 218:	20312e32 	eorscs	r2, r1, r2, lsr lr
 21c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 220:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 224:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 228:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 22c:	5b202965 	blpl	80a7c8 <uart_disable+0x80a5fc>
 230:	2f4d5241 	svccs	0x004d5241
 234:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 238:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 23c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 240:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 244:	6f697369 	svcvs	0x00697369
 248:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 24c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 250:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 254:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 258:	316d7261 	cmncc	sp, r1, ror #4
 25c:	6a363731 	bvs	d8df28 <uart_disable+0xd8dd5c>
 260:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 264:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 268:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 26c:	316d7261 	cmncc	sp, r1, ror #4
 270:	6a363731 	bvs	d8df3c <uart_disable+0xd8dd70>
 274:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 278:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 27c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 280:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 284:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 288:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 28c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 290:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 294:	613d6863 	teqvs	sp, r3, ror #16
 298:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 29c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 2a0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 2a4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 2a8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 2ac:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 2b0:	20393975 	eorscs	r3, r9, r5, ror r9
 2b4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 2b8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 2bc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 2c0:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 2c4:	5f4f4950 	svcpl	0x004f4950
 2c8:	434e5546 	movtmi	r5, #58694	; 0xe546
 2cc:	504e495f 	subpl	r4, lr, pc, asr r9
 2d0:	67005455 	smlsdvs	r0, r5, r4, r5
 2d4:	5f6f6970 	svcpl	0x006f6970
 2d8:	5f746573 	svcpl	0x00746573
 2dc:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 2e0:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 2e4:	72617500 	rsbvc	r7, r1, #0, 10
 2e8:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 2ec:	5f687375 	svcpl	0x00687375
 2f0:	Address 0x00000000000002f0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_disable+0x80a424>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x46264>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	e241c001 	sub	ip, r1, #1, 0
   8:	e3510000 	cmp	r1, #0, 0
   c:	0a000007 	beq	30 <our_crc32_inc+0x30>
  10:	e4d03001 	ldrb	r3, [r0], #1
  14:	e0233002 	eor	r3, r3, r2
  18:	e6ef3073 	uxtb	r3, r3
  1c:	e59f1014 	ldr	r1, [pc, #20]	; 38 <our_crc32_inc+0x38>
  20:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  24:	e0232422 	eor	r2, r3, r2, lsr #8
  28:	e1a0100c 	mov	r1, ip
  2c:	eafffff4 	b	4 <our_crc32_inc+0x4>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0, 0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			; <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	adfep	f6, f6, #4.0
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			; <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	; <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	; 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	; 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	cfldrdvs	mvd14, [sp, #940]	; 0x3ac
  58:	f4d4b551 			; <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	; 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	; 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	; 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	; 0xffffff0c	; <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	; 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	; 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	; 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	; 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	; 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	; 0x8000001c
  90:	3c03e4d1 	cfstrscc	mvf14, [r3], {209}	; 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	; 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	; 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	; 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	; 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			; <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	; 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	; d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	; 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			; <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			; <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			; <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			; <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			; <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	; <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			; <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stfnee	f6, [ip], #-392	; 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	; 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	cfstr32vs	mvfx9, [r6], {237}	; 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	; 0xc1000000
 15c:	f50fc457 			; <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	; 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	; 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	; 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	; 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	; 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	; 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldfmis	f6, [r2, #352]!	; 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			; <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	; 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	cfldr64cc	mvdx9, [r8, #860]	; 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	; 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	; 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	; 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	; 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	; 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	; 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	; 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	; 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	; <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			; <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			; <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	; 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			; <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	; 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	; 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	; 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	; 0x8300000
 220:	e3630b12 	cmn	r3, #18432	; 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	; 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	; 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	; 0x9f9d	; <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	; 0xfffffd3c
 240:	f00f9344 			; <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			; <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			; <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	; <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			; <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			; <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			; <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			; <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	; 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	; 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	; 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	; 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	; 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	; 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	; 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	; 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	; 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	; 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	; 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	sfm	f7, 3, [r3], #-152	; 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	; 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	; 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	; 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	; 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	; 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	; daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	; 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	; 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	; 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	; 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			; <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			; <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			; <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			; <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			; <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			; <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	; 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	; 0xffffff99	; <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			; <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			; <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	lfmlt	f7, 1, [sp, #112]!	; 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			; <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	; 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	; 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	; 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	; 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	; 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	; 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	; 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	; 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	; 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017d 	andeq	r0, r0, sp, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e6 	andeq	r0, r0, r6, ror #1
  10:	00003d0c 	andeq	r3, r0, ip, lsl #26
  14:	00008400 	andeq	r8, r0, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004c00 	andeq	r4, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000000da 	ldrdeq	r0, [r0], -sl
  2c:	be050202 	cdplt	2, 0, cr0, cr5, cr2, {0}
  30:	02000000 	andeq	r0, r0, #0, 0
  34:	00d10504 	sbcseq	r0, r1, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00007605 	andeq	r7, r0, r5, lsl #12
  40:	006e0300 	rsbeq	r0, lr, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	00005218 	andeq	r5, r0, r8, lsl r2
  4c:	00410400 	subeq	r0, r1, r0, lsl #8
  50:	01020000 	mrseq	r0, (UNDEF: 2)
  54:	00000a08 	andeq	r0, r0, r8, lsl #20
  58:	07020200 	streq	r0, [r2, -r0, lsl #4]
  5c:	0000002a 	andeq	r0, r0, sl, lsr #32
  60:	0000c803 	andeq	ip, r0, r3, lsl #16
  64:	19340200 	ldmdbne	r4!, {r9}
  68:	0000006c 	andeq	r0, r0, ip, rrx
  6c:	18070402 	stmdane	r7, {r1, sl}
  70:	02000000 	andeq	r0, r0, #0, 0
  74:	00570708 	subseq	r0, r7, r8, lsl #14
  78:	04050000 	streq	r0, [r5], #-0
  7c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	0000004a 	andeq	r0, r0, sl, asr #32
  88:	00006006 	andeq	r6, r0, r6
  8c:	00009800 	andeq	r9, r0, r0, lsl #16
  90:	00810700 	addeq	r0, r1, r0, lsl #14
  94:	00ff0000 	rscseq	r0, pc, r0
  98:	00000008 	andeq	r0, r0, r8
  9c:	11080100 	mrsne	r0, (UNDEF: 24)
  a0:	00000088 	andeq	r0, r0, r8, lsl #1
  a4:	00000305 	andeq	r0, r0, r5, lsl #6
  a8:	a6090000 	strge	r0, [r9], -r0
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	00600a3f 	rsbeq	r0, r0, pc, lsr sl
  b4:	003c0000 	eorseq	r0, ip, r0
  b8:	00100000 	andseq	r0, r0, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	0000010a 	andeq	r0, r0, sl, lsl #2
  c4:	6675620a 	ldrbtvs	r6, [r5], -sl, lsl #4
  c8:	203f0100 	eorscs	r0, pc, r0, lsl #2
  cc:	0000010a 	andeq	r0, r0, sl, lsl #2
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00019b0b 	andeq	r9, r1, fp, lsl #22
  dc:	2e3f0100 	rsfcse	f0, f7, f0
  e0:	00000081 	andeq	r0, r0, r1, lsl #1
  e4:	00000029 	andeq	r0, r0, r9, lsr #32
  e8:	00000025 	andeq	r0, r0, r5, lsr #32
  ec:	0000480c 	andeq	r4, r0, ip, lsl #16
  f0:	00011100 	andeq	r1, r1, r0, lsl #2
  f4:	50010d00 	andpl	r0, r1, r0, lsl #26
  f8:	5001f303 	andpl	pc, r1, r3, lsl #6
  fc:	0351010d 	cmpeq	r1, #1073741827	; 0x40000003
 100:	0d5101f3 	ldfeqe	f0, [r1, #-972]	; 0xfffffc34
 104:	30015201 	andcc	r5, r1, r1, lsl #4
 108:	040e0000 	streq	r0, [lr], #-0
 10c:	00000110 	andeq	r0, r0, r0, lsl r1
 110:	00b0090f 	adcseq	r0, r0, pc, lsl #18
 114:	36010000 	strcc	r0, [r1], -r0
 118:	0000600a 	andeq	r6, r0, sl
 11c:	00000000 	andeq	r0, r0, r0
 120:	00003c00 	andeq	r3, r0, r0, lsl #24
 124:	7a9c0100 	bvc	fe70052c <our_crc32+0xfe7004f0>
 128:	0a000001 	beq	134 <.debug_info+0x134>
 12c:	00667562 	rsbeq	r7, r6, r2, ror #10
 130:	0a243601 	beq	90d93c <our_crc32+0x90d900>
 134:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
 138:	4a000000 	bmi	8 <.debug_info+0x8>
 13c:	0b000000 	bleq	144 <.debug_info+0x144>
 140:	0000019b 	muleq	r0, fp, r1
 144:	81323601 	teqhi	r2, r1, lsl #12
 148:	73000000 	movwvc	r0, #0
 14c:	6f000000 	svcvs	0x00000000
 150:	0a000000 	beq	158 <.debug_info+0x158>
 154:	00637263 	rsbeq	r7, r3, r3, ror #4
 158:	60413601 	subvs	r3, r1, r1, lsl #12
 15c:	95000000 	strls	r0, [r0, #-0]
 160:	91000000 	mrsls	r0, (UNDEF: 0)
 164:	10000000 	andne	r0, r0, r0
 168:	37010070 	smlsdxcc	r1, r0, r0, r0
 16c:	00017a14 	andeq	r7, r1, r4, lsl sl
 170:	0000b900 	andeq	fp, r0, r0, lsl #18
 174:	0000b300 	andeq	fp, r0, r0, lsl #6
 178:	040e0000 	streq	r0, [lr], #-0
 17c:	0000004d 	andeq	r0, r0, sp, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <our_crc32+0x2c0070>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <our_crc32+0x380bec>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00260400 	eoreq	r0, r6, r0, lsl #8
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	0b002405 	bleq	9050 <our_crc32+0x9014>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	06000008 	streq	r0, [r0], -r8
  40:	13490101 	movtne	r0, #37121	; 0x9101
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  4c:	000b2f13 	andeq	r2, fp, r3, lsl pc
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <our_crc32+0xe8382c>
  58:	0b390b3b 	bleq	e42d4c <our_crc32+0xe42d10>
  5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  60:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  64:	03193f01 	tsteq	r9, #1, 30
  68:	3b0b3a0e 	blcc	2ce8a8 <our_crc32+0x2ce86c>
  6c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  70:	11134919 	tstne	r3, r9, lsl r9
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300050a 	movweq	r0, #1290	; 0x50a
  84:	3b0b3a08 	blcc	2ce8ac <our_crc32+0x2ce870>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	0300050b 	movweq	r0, #1291	; 0x50b
  98:	3b0b3a0e 	blcc	2ce8d8 <our_crc32+0x2ce89c>
  9c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a4:	00001742 	andeq	r1, r0, r2, asr #14
  a8:	0182890c 	orreq	r8, r2, ip, lsl #18
  ac:	31011101 	tstcc	r1, r1, lsl #2
  b0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b4:	0001828a 	andeq	r8, r1, sl, lsl #5
  b8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	0b0b000f 	bleq	2c0104 <our_crc32+0x2c00c8>
  c4:	00001349 	andeq	r1, r0, r9, asr #6
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000003c 	andeq	r0, r0, ip, lsr r0
   8:	00000047 	andeq	r0, r0, r7, asr #32
   c:	47500001 	ldrbmi	r0, [r0, -r1]
  10:	4c000000 	stcmi	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00003c00 	andeq	r3, r0, r0, lsl #24
  2c:	00004700 	andeq	r4, r0, r0, lsl #14
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000047 	andeq	r0, r0, r7, asr #32
  38:	0000004c 	andeq	r0, r0, ip, asr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	01000000 	mrseq	r0, (UNDEF: 0)
  4c:	00000001 	andeq	r0, r0, r1
  50:	00040000 	andeq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000450 	andeq	r0, r0, r0, asr r4
  5c:	00003c00 	andeq	r3, r0, r0, lsl #24
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00085100 	andeq	r5, r8, r0, lsl #2
  80:	003c0000 	eorseq	r0, ip, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	0000005c 	andeq	r0, r0, ip, asr r0
	...
  98:	00000400 	andeq	r0, r0, r0, lsl #8
  9c:	52000100 	andpl	r0, r0, #0
  a0:	00000004 	andeq	r0, r0, r4
  a4:	0000003c 	andeq	r0, r0, ip, lsr r0
  a8:	00520001 	subseq	r0, r2, r1
  ac:	00000000 	andeq	r0, r0, r0
  b0:	02000000 	andeq	r0, r0, #0, 0
  b4:	00000101 	andeq	r0, r0, r1, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00001000 	andeq	r1, r0, r0
  c0:	50000100 	andpl	r0, r0, r0, lsl #2
  c4:	00000010 	andeq	r0, r0, r0, lsl r0
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	01700003 	cmneq	r0, r3
  d0:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  d4:	00003400 	andeq	r3, r0, r0, lsl #8
  d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ed 	andeq	r0, r0, sp, ror #1
   4:	008f0003 	addeq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  48:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  4c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  50:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  54:	37303173 			; <UNDEFINED> instruction: 0x37303173
  58:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  5c:	63672f62 	cmnvs	r7, #392	; 0x188
  60:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  64:	6f6e2d6d 	svcvs	0x006e2d6d
  68:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  6c:	2f696261 	svccs	0x00696261
  70:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  74:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  78:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  7c:	63000065 	movwvs	r0, #101	; 0x65
  80:	632e6372 			; <UNDEFINED> instruction: 0x632e6372
  84:	00000100 	andeq	r0, r0, r0, lsl #2
  88:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  8c:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  90:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  94:	00000200 	andeq	r0, r0, r0, lsl #4
  98:	00460500 	subeq	r0, r6, r0, lsl #10
  9c:	00000205 	andeq	r0, r0, r5, lsl #4
  a0:	35030000 	strcc	r0, [r3, #-0]
  a4:	13050501 	movwne	r0, #21761	; 0x5501
  a8:	06090514 			; <UNDEFINED> instruction: 0x06090514
  ac:	06050501 	streq	r0, [r5], -r1, lsl #10
  b0:	010b052f 	tsteq	fp, pc, lsr #10
  b4:	01061005 	tsteq	r6, r5
  b8:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
  bc:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
  c0:	05010620 	streq	r0, [r1, #-1568]	; 0xfffff9e0
  c4:	26052e1e 			; <UNDEFINED> instruction: 0x26052e1e
  c8:	2e18052e 	cfmul64cs	mvdx0, mvdx8, mvdx14
  cc:	054a0d05 	strbeq	r0, [sl, #-3333]	; 0xfffff2fb
  d0:	05052d10 	streq	r2, [r5, #-3344]	; 0xfffff2f0
  d4:	01054c06 	tsteq	r5, r6, lsl #24
  d8:	052e1306 	streq	r1, [lr, #-774]!	; 0xfffffcfa
  dc:	064c0634 			; <UNDEFINED> instruction: 0x064c0634
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	060c052f 	streq	r0, [ip], -pc, lsr #10
  e8:	4b010501 	blmi	414f4 <our_crc32+0x414b8>
  ec:	01000202 	tsteq	r0, r2, lsl #4
  f0:	Address 0x00000000000000f0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	; 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	6e750062 	cdpvs	0, 7, cr0, cr5, cr2, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	63206465 			; <UNDEFINED> instruction: 0x63206465
  14:	00726168 	rsbseq	r6, r2, r8, ror #2
  18:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  1c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  28:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  2c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  3c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 44 <.debug_str+0x44>
  40:	2f636269 	svccs	0x00636269
  44:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  48:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  70:	5f38746e 	svcpl	0x0038746e
  74:	6f6c0074 	svcvs	0x006c0074
  78:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  88:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffec8 <our_crc32+0xfffffe8c>
  8c:	73656c69 	cmnvc	r5, #26880	; 0x6900
  90:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd69 <our_crc32+0xfffffd2d>
  94:	2f656372 	svccs	0x00656372
  98:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  9c:	2f786c30 	svccs	0x00786c30
  a0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a4:	756f0069 	strbvc	r0, [pc, #-105]!	; 43 <.debug_str+0x43>
  a8:	72635f72 	rsbvc	r5, r3, #456	; 0x1c8
  ac:	00323363 	eorseq	r3, r2, r3, ror #6
  b0:	5f72756f 	svcpl	0x0072756f
  b4:	33637263 	cmncc	r3, #805306374	; 0x30000006
  b8:	6e695f32 	mcrvs	15, 3, r5, cr9, cr2, {1}
  bc:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
  c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  cc:	745f3233 	ldrbvc	r3, [pc], #-563	; d4 <.debug_str+0xd4>
  d0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  d8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e0:	61686320 	cmnvs	r8, r0, lsr #6
  e4:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  e8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  ec:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  f0:	20312e32 	eorscs	r2, r1, r2, lsr lr
  f4:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  f8:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  fc:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 100:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 104:	5b202965 	blpl	80a6a0 <our_crc32+0x80a664>
 108:	2f4d5241 	svccs	0x004d5241
 10c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 110:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 114:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 118:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 11c:	6f697369 	svcvs	0x00697369
 120:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 124:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 128:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 12c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 130:	316d7261 	cmncc	sp, r1, ror #4
 134:	6a363731 	bvs	d8de00 <our_crc32+0xd8ddc4>
 138:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 13c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 140:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 144:	316d7261 	cmncc	sp, r1, ror #4
 148:	6a363731 	bvs	d8de14 <our_crc32+0xd8ddd8>
 14c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 150:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 154:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 158:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 15c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 160:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 164:	206d7261 	rsbcs	r7, sp, r1, ror #4
 168:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 16c:	613d6863 	teqvs	sp, r3, ror #16
 170:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 174:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 178:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 17c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 180:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 184:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 188:	20393975 	eorscs	r3, r9, r5, ror r9
 18c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 190:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 194:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 198:	7300676e 	movwvc	r6, #1902	; 0x76e
 19c:	00657a69 	rsbeq	r7, r5, r9, ror #20

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <our_crc32+0x80a5b4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <our_crc32+0x463f4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


hash.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_hash_inc>:
   0:	e1a0c000 	mov	ip, r0
   4:	e16f0f10 	clz	r0, r0
   8:	e1a002a0 	lsr	r0, r0, #5
   c:	e3510000 	cmp	r1, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e3500000 	cmp	r0, #0, 0
  18:	1a000033 	bne	ec <fast_hash_inc+0xec>
  1c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  20:	e201e003 	and	lr, r1, #3, 0
  24:	e1a01121 	lsr	r1, r1, #2
  28:	e3510000 	cmp	r1, #0, 0
  2c:	0a00000c 	beq	64 <fast_hash_inc+0x64>
  30:	e5dc0001 	ldrb	r0, [ip, #1]
  34:	e5dc3000 	ldrb	r3, [ip]
  38:	e0833400 	add	r3, r3, r0, lsl #8
  3c:	e0833002 	add	r3, r3, r2
  40:	e5dc0003 	ldrb	r0, [ip, #3]
  44:	e5dc2002 	ldrb	r2, [ip, #2]
  48:	e0822400 	add	r2, r2, r0, lsl #8
  4c:	e0232582 	eor	r2, r3, r2, lsl #11
  50:	e0222803 	eor	r2, r2, r3, lsl #16
  54:	e28cc004 	add	ip, ip, #4, 0
  58:	e08225a2 	add	r2, r2, r2, lsr #11
  5c:	e2411001 	sub	r1, r1, #1, 0
  60:	eafffff0 	b	28 <fast_hash_inc+0x28>
  64:	e35e0002 	cmp	lr, #2, 0
  68:	0a000013 	beq	bc <fast_hash_inc+0xbc>
  6c:	e35e0003 	cmp	lr, #3, 0
  70:	0a000008 	beq	98 <fast_hash_inc+0x98>
  74:	e35e0001 	cmp	lr, #1, 0
  78:	0a000016 	beq	d8 <fast_hash_inc+0xd8>
  7c:	e0222182 	eor	r2, r2, r2, lsl #3
  80:	e08202a2 	add	r0, r2, r2, lsr #5
  84:	e0200200 	eor	r0, r0, r0, lsl #4
  88:	e08008a0 	add	r0, r0, r0, lsr #17
  8c:	e0200c80 	eor	r0, r0, r0, lsl #25
  90:	e0800320 	add	r0, r0, r0, lsr #6
  94:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  98:	e5dc1001 	ldrb	r1, [ip, #1]
  9c:	e5dc3000 	ldrb	r3, [ip]
  a0:	e0833401 	add	r3, r3, r1, lsl #8
  a4:	e0832002 	add	r2, r3, r2
  a8:	e0222802 	eor	r2, r2, r2, lsl #16
  ac:	e1dc30d2 	ldrsb	r3, [ip, #2]
  b0:	e0222903 	eor	r2, r2, r3, lsl #18
  b4:	e08225a2 	add	r2, r2, r2, lsr #11
  b8:	eaffffef 	b	7c <fast_hash_inc+0x7c>
  bc:	e5dc1001 	ldrb	r1, [ip, #1]
  c0:	e5dc3000 	ldrb	r3, [ip]
  c4:	e0833401 	add	r3, r3, r1, lsl #8
  c8:	e0832002 	add	r2, r3, r2
  cc:	e0222582 	eor	r2, r2, r2, lsl #11
  d0:	e08228a2 	add	r2, r2, r2, lsr #17
  d4:	eaffffe8 	b	7c <fast_hash_inc+0x7c>
  d8:	e1dc30d0 	ldrsb	r3, [ip]
  dc:	e0832002 	add	r2, r3, r2
  e0:	e0222502 	eor	r2, r2, r2, lsl #10
  e4:	e08220a2 	add	r2, r2, r2, lsr #1
  e8:	eaffffe3 	b	7c <fast_hash_inc+0x7c>
  ec:	e3a00000 	mov	r0, #0, 0
  f0:	e12fff1e 	bx	lr

000000f4 <fast_hash>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	e1a02001 	mov	r2, r1
  fc:	ebfffffe 	bl	0 <fast_hash_inc>
 100:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f5 	strdeq	r0, [r0], -r5
  10:	0000000c 	andeq	r0, r0, ip
  14:	0000a100 	andeq	sl, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00010400 	andeq	r0, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4c070403 	cfstrsmi	mvf0, [r7], {3}
  30:	03000000 	movweq	r0, #0
  34:	00e90601 	rsceq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c305 	andeq	ip, r0, r5, lsl #6
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000db 	ldrdeq	r0, [r0], -fp
  48:	87050803 	strhi	r0, [r5, -r3, lsl #16]
  4c:	04000000 	streq	r0, [r0], #-0
  50:	00000070 	andeq	r0, r0, r0, ror r0
  54:	5b182e02 	blpl	60b864 <fast_hash+0x60b770>
  58:	03000000 	movweq	r0, #0
  5c:	00130801 	andseq	r0, r3, r1, lsl #16
  60:	02030000 	andeq	r0, r3, #0, 0
  64:	00003907 	andeq	r3, r0, r7, lsl #18
  68:	00d20400 	sbcseq	r0, r2, r0, lsl #8
  6c:	34020000 	strcc	r0, [r2], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040300 	streq	r0, [r4, -r0, lsl #6]
  78:	00000021 	andeq	r0, r0, r1, lsr #32
  7c:	59070803 	stmdbpl	r7, {r0, r1, fp}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	95070000 	strls	r0, [r7, #-0]
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	000000e4 	andeq	r0, r0, r4, ror #1
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	00cd0700 	sbceq	r0, sp, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	0a000000 	beq	dc <.debug_info+0xdc>
  d8:	000001aa 	andeq	r0, r0, sl, lsr #3
  dc:	690a1301 	stmdbvs	sl, {r0, r8, r9, ip}
  e0:	00000000 	andeq	r0, r0, r0
  e4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00016a9c 	muleq	r1, ip, sl
  f0:	00330b00 	eorseq	r0, r3, r0, lsl #22
  f4:	13010000 	movwne	r0, #4096	; 0x1000
  f8:	00016a25 	andeq	r6, r1, r5, lsr #20
  fc:	00000800 	andeq	r0, r0, r0, lsl #16
 100:	00000000 	andeq	r0, r0, r0
 104:	656c0c00 	strbvs	r0, [ip, #-3072]!	; 0xfffff400
 108:	1301006e 	movwne	r0, #4206	; 0x106e
 10c:	00006935 	andeq	r6, r0, r5, lsr r9
 110:	00004900 	andeq	r4, r0, r0, lsl #18
 114:	00003f00 	andeq	r3, r0, r0, lsl #30
 118:	00820b00 	addeq	r0, r2, r0, lsl #22
 11c:	13010000 	movwne	r0, #4096	; 0x1000
 120:	00006943 	andeq	r6, r0, r3, asr #18
 124:	00009200 	andeq	r9, r0, r0, lsl #4
 128:	00008800 	andeq	r8, r0, r0, lsl #16
 12c:	000e0d00 	andeq	r0, lr, r0, lsl #26
 130:	14010000 	strne	r0, [r1], #-0
 134:	0000b312 	andeq	fp, r0, r2, lsl r3
 138:	0000d500 	andeq	sp, r0, r0, lsl #10
 13c:	0000d100 	andeq	sp, r0, r0, lsl #2
 140:	6d740e00 	ldclvs	14, cr0, [r4, #-0]
 144:	15010070 	strne	r0, [r1, #-112]	; 0xffffff90
 148:	0000690e 	andeq	r6, r0, lr, lsl #18
 14c:	0000f900 	andeq	pc, r0, r0, lsl #18
 150:	0000f300 	andeq	pc, r0, r0, lsl #6
 154:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 158:	1601006d 	strne	r0, [r1], -sp, rrx
 15c:	00002509 	andeq	r2, r0, r9, lsl #10
 160:	00014600 	andeq	r4, r1, r0, lsl #12
 164:	00014400 	andeq	r4, r1, r0, lsl #8
 168:	04080000 	streq	r0, [r8], #-0
 16c:	00000170 	andeq	r0, r0, r0, ror r1
 170:	0078100f 	rsbseq	r1, r8, pc
 174:	0f010000 	svceq	0x00010000
 178:	0000690a 	andeq	r6, r0, sl, lsl #18
 17c:	0000f400 	andeq	pc, r0, r0, lsl #8
 180:	00001000 	andeq	r1, r0, r0
 184:	0b9c0100 	bleq	fe70058c <fast_hash+0xfe700498>
 188:	00000033 	andeq	r0, r0, r3, lsr r0
 18c:	6a210f01 	bvs	843d98 <fast_hash+0x843ca4>
 190:	5d000001 	stcpl	0, cr0, [r0, #-4]
 194:	59000001 	stmdbpl	r0, {r0}
 198:	0c000001 	stceq	0, cr0, [r0], {1}
 19c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 1a0:	69310f01 	ldmdbvs	r1!, {r0, r8, r9, sl, fp}
 1a4:	82000000 	andhi	r0, r0, #0, 0
 1a8:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
 1ac:	11000001 	tstne	r0, r1
 1b0:	00000100 	andeq	r0, r0, r0, lsl #2
 1b4:	000000d7 	ldrdeq	r0, [r0], -r7
 1b8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 1bc:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 1c0:	f3035101 	vrhadd.u8	d5, d3, d1
 1c4:	01125101 	tsteq	r2, r1, lsl #2
 1c8:	01f30352 	mvnseq	r0, r2, asr r3
 1cc:	00000051 	andeq	r0, r0, r1, asr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_hash+0x2bffb8>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <fast_hash+0xe8374c>
  30:	0b390b3b 	bleq	e42d24 <fast_hash+0xe42c30>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <fast_hash+0x380b60>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <fast_hash+0xec2c70>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  90:	0b3b0b3a 	bleq	ec2d80 <fast_hash+0xec2c8c>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <fast_hash+0xec2ca0>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <fast_hash+0xec2cb4>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <fast_hash+0xec2cc8>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	00000026 	andeq	r0, r0, r6, lsr #32
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <fast_hash+0x380c5c>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	00001942 	andeq	r1, r0, r2, asr #18
  fc:	01828911 	orreq	r8, r2, r1, lsl r9
 100:	31011101 	tstcc	r1, r1, lsl #2
 104:	12000013 	andne	r0, r0, #19, 0
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01000000 	mrseq	r0, (UNDEF: 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000000 	andeq	r0, r0, r0
   c:	00000008 	andeq	r0, r0, r8
  10:	08500001 	ldmdaeq	r0, {r0}^
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	01000000 	mrseq	r0, (UNDEF: 0)
  1c:	00285c00 	eoreq	r5, r8, r0, lsl #24
  20:	00ec0000 	rsceq	r0, ip, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	9f5001f3 	svcls	0x005001f3
  2c:	000000ec 	andeq	r0, r0, ip, ror #1
  30:	000000f4 	strdeq	r0, [r0], -r4
  34:	005c0001 	subseq	r0, ip, r1
	...
  4c:	00002800 	andeq	r2, r0, r0, lsl #16
  50:	51000100 	mrspl	r0, (UNDEF: 16)
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	0000007c 	andeq	r0, r0, ip, ror r0
  5c:	98510001 	ldmdals	r1, {r0}^
  60:	9c000000 	stcls	0, cr0, [r0], {-0}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00bc5100 	adcseq	r5, ip, r0, lsl #2
  6c:	00c00000 	sbceq	r0, r0, r0
  70:	00010000 	andeq	r0, r1, r0
  74:	0000d851 	andeq	sp, r0, r1, asr r8
  78:	0000f400 	andeq	pc, r0, r0, lsl #8
  7c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  94:	00400000 	subeq	r0, r0, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00004052 	andeq	r4, r0, r2, asr r0
  a0:	00005400 	andeq	r5, r0, r0, lsl #8
  a4:	53000100 	movwpl	r0, #256	; 0x100
  a8:	00000054 	andeq	r0, r0, r4, asr r0
  ac:	00000084 	andeq	r0, r0, r4, lsl #1
  b0:	84520001 	ldrbhi	r0, [r2], #-1
  b4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	00985000 	addseq	r5, r8, r0
  c0:	00f40000 	rscseq	r0, r4, r0
  c4:	00010000 	andeq	r0, r1, r0
  c8:	00000052 	andeq	r0, r0, r2, asr r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000200 	andeq	r0, r0, r0, lsl #4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000800 	andeq	r0, r0, r0, lsl #16
  dc:	50000100 	andpl	r0, r0, r0, lsl #2
  e0:	00000008 	andeq	r0, r0, r8
  e4:	000000f4 	strdeq	r0, [r0], -r4
  e8:	005c0001 	subseq	r0, ip, r1
	...
  f8:	00005000 	andeq	r5, r0, r0
  fc:	00005400 	andeq	r5, r0, r0, lsl #8
 100:	52000100 	andpl	r0, r0, #0
 104:	00000054 	andeq	r0, r0, r4, asr r0
 108:	00000058 	andeq	r0, r0, r8, asr r0
 10c:	00700012 	rsbseq	r0, r0, r2, lsl r0
 110:	027c2438 	rsbseq	r2, ip, #56, 8	; 0x38000000
 114:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 118:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 11c:	9f270073 	svcls	0x00270073
 120:	00000058 	andeq	r0, r0, r8, asr r0
 124:	00000064 	andeq	r0, r0, r4, rrx
 128:	00700012 	rsbseq	r0, r0, r2, lsl r0
 12c:	7e7c2438 	mrcvc	4, 3, r2, cr12, cr8, {1}
 130:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 134:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 138:	9f270073 	svcls	0x00270073
	...
 144:	00240000 	eoreq	r0, r4, r0
 148:	00ec0000 	rsceq	r0, ip, r0
 14c:	00010000 	andeq	r0, r1, r0
 150:	0000005e 	andeq	r0, r0, lr, asr r0
	...
 15c:	0000f400 	andeq	pc, r0, r0, lsl #8
 160:	0000ff00 	andeq	pc, r0, r0, lsl #30
 164:	50000100 	andpl	r0, r0, r0, lsl #2
 168:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 16c:	00000104 	andeq	r0, r0, r4, lsl #2
 170:	01f30004 	mvnseq	r0, r4
 174:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 180:	00f40000 	rscseq	r0, r4, r0
 184:	00ff0000 	rscseq	r0, pc, r0
 188:	00010000 	andeq	r0, r1, r0
 18c:	0000ff51 	andeq	pc, r0, r1, asr pc	; <UNPREDICTABLE>
 190:	00010400 	andeq	r0, r1, r0, lsl #8
 194:	f3000400 	vshl.u8	d0, d0, d0
 198:	009f5101 	addseq	r5, pc, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000104 	andeq	r0, r0, r4, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000241 	andeq	r0, r0, r1, asr #4
   4:	00c30003 	sbceq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  48:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  4c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  50:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  54:	37303173 			; <UNDEFINED> instruction: 0x37303173
  58:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  5c:	63672f62 	cmnvs	r7, #392	; 0x188
  60:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  64:	6f6e2d6d 	svcvs	0x006e2d6d
  68:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  6c:	2f696261 	svccs	0x00696261
  70:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  74:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  78:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  7c:	552f0065 	strpl	r0, [pc, #-101]!	; 1f <.debug_line+0x1f>
  80:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  84:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  88:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  8c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  90:	73632f65 	cmnvc	r3, #404	; 0x194
  94:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  98:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  9c:	2f697062 	svccs	0x00697062
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	73616800 	cmnvc	r1, #0, 16
  ac:	00632e68 	rsbeq	r2, r3, r8, ror #28
  b0:	73000001 	movwvc	r0, #1
  b4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  b8:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  bc:	00682e63 	rsbeq	r2, r8, r3, ror #28
  c0:	72000002 	andvc	r0, r0, #2, 0
  c4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c8:	00000300 	andeq	r0, r0, r0, lsl #6
  cc:	00490500 	subeq	r0, r9, r0, lsl #10
  d0:	00000205 	andeq	r0, r0, r5, lsl #4
  d4:	12030000 	andne	r0, r3, #0, 0
  d8:	13050501 	movwne	r0, #21761	; 0x5501
  dc:	05141313 	ldreq	r1, [r4, #-787]	; 0xfffffced
  e0:	4a01061a 	bmi	41950 <fast_hash+0x4185c>
  e4:	052e1205 	streq	r1, [lr, #-517]!	; 0xfffffdfb
  e8:	49054a08 	stmdbmi	r5, {r3, r9, fp, lr}
  ec:	06050545 	streq	r0, [r5], -r5, asr #10
  f0:	06090535 			; <UNDEFINED> instruction: 0x06090535
  f4:	06050501 	streq	r0, [r5], -r1, lsl #10
  f8:	0609052f 	streq	r0, [r9], -pc, lsr #10
  fc:	06050501 	streq	r0, [r5], -r1, lsl #10
 100:	000b0531 	andeq	r0, fp, r1, lsr r5
 104:	01010402 	tsteq	r1, r2, lsl #8
 108:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 10c:	01060104 	tsteq	r6, r4, lsl #2
 110:	02000905 	andeq	r0, r0, #81920	; 0x14000
 114:	4b060204 	blmi	18092c <fast_hash+0x180838>
 118:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 11c:	01060204 	tsteq	r6, r4, lsl #4
 120:	02000f05 	andeq	r0, r0, #5, 30
 124:	05660204 	strbeq	r0, [r6, #-516]!	; 0xfffffdfc
 128:	04020009 	streq	r0, [r2], #-9
 12c:	052f0602 	streq	r0, [pc, #-1538]!	; fffffb32 <fast_hash+0xfffffa3e>
 130:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 134:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 138:	04020010 	streq	r0, [r2], #-16
 13c:	09056602 	stmdbeq	r5, {r1, r9, sl, sp, lr}
 140:	02040200 	andeq	r0, r4, #0, 4
 144:	10052f06 	andne	r2, r5, r6, lsl #30
 148:	02040200 	andeq	r0, r4, #0, 4
 14c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 150:	02040200 	andeq	r0, r4, #0, 4
 154:	0f052f06 	svceq	0x00052f06
 158:	02040200 	andeq	r0, r4, #0, 4
 15c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 160:	02040200 	andeq	r0, r4, #0, 4
 164:	0f052f06 	svceq	0x00052f06
 168:	02040200 	andeq	r0, r4, #0, 4
 16c:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
 170:	02040200 	andeq	r0, r4, #0, 4
 174:	17052906 	strne	r2, [r5, -r6, lsl #18]
 178:	02040200 	andeq	r0, r4, #0, 4
 17c:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 180:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 184:	09030605 	stmdbeq	r3, {r0, r2, r9, sl}
 188:	ba10032e 	blt	400e48 <fast_hash+0x400d54>
 18c:	01060a05 	tsteq	r6, r5, lsl #20
 190:	2f060505 	svccs	0x00060505
 194:	01060a05 	tsteq	r6, r5, lsl #20
 198:	2f060505 	svccs	0x00060505
 19c:	01060a05 	tsteq	r6, r5, lsl #20
 1a0:	2f060505 	svccs	0x00060505
 1a4:	01060a05 	tsteq	r6, r5, lsl #20
 1a8:	2f060505 	svccs	0x00060505
 1ac:	01060a05 	tsteq	r6, r5, lsl #20
 1b0:	2f060505 	svccs	0x00060505
 1b4:	01060a05 	tsteq	r6, r5, lsl #20
 1b8:	30060505 	andcc	r0, r6, r5, lsl #10
 1bc:	13060105 	movwne	r0, #24837	; 0x6105
 1c0:	03061105 	movweq	r1, #24837	; 0x6105
 1c4:	19052e69 	stmdbne	r5, {r0, r3, r5, r6, r9, sl, fp, sp}
 1c8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 1cc:	11054a16 	tstne	r5, r6, lsl sl
 1d0:	16052f06 	strne	r2, [r5], -r6, lsl #30
 1d4:	11050106 	tstne	r5, r6, lsl #2
 1d8:	1a052f06 	bne	14bdf8 <fast_hash+0x14bd04>
 1dc:	16050106 	strne	r0, [r5], -r6, lsl #2
 1e0:	0611052e 	ldreq	r0, [r1], -lr, lsr #10
 1e4:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1e8:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1ec:	19052f2f 	stmdbne	r5, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 1f0:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 1f4:	11054a16 	tstne	r5, r6, lsl sl
 1f8:	16052f06 	strne	r2, [r5], -r6, lsl #30
 1fc:	11050106 	tstne	r5, r6, lsl #2
 200:	16052f06 	strne	r2, [r5], -r6, lsl #30
 204:	11050106 	tstne	r5, r6, lsl #2
 208:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff30a <fast_hash+0xfffff216>
 20c:	05010619 	streq	r0, [r1, #-1561]	; 0xfffff9e7
 210:	11052e16 	tstne	r5, r6, lsl lr
 214:	16052f06 	strne	r2, [r5], -r6, lsl #30
 218:	11050106 	tstne	r5, r6, lsl #2
 21c:	16052f06 	strne	r2, [r5], -r6, lsl #30
 220:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 224:	2e65032a 	cdpcs	3, 6, cr0, cr5, cr10, {1}
 228:	27030105 	strcs	r0, [r3, -r5, lsl #2]
 22c:	0636052e 	ldrteq	r0, [r6], -lr, lsr #10
 230:	062e5003 	strteq	r5, [lr], -r3
 234:	06050501 	streq	r0, [r5], -r1, lsl #10
 238:	060c054b 	streq	r0, [ip], -fp, asr #10
 23c:	2f010501 	svccs	0x00010501
 240:	01000202 	tsteq	r0, r2, lsl #4
 244:	Address 0x0000000000000244 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	682f6362 	stmdavs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
   8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
   c:	61640063 	cmnvs	r4, r3, rrx
  10:	75006174 	strvc	r6, [r0, #-372]	; 0xfffffe8c
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	5f00746e 	svcpl	0x0000746e
  34:	61746164 	cmnvs	r4, r4, ror #2
  38:	6f687300 	svcvs	0x00687300
  3c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  54:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  58:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  5c:	6f6c2067 	svcvs	0x006c2067
  60:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  64:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  68:	2064656e 	rsbcs	r6, r4, lr, ror #10
  6c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  70:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  74:	00745f38 	rsbseq	r5, r4, r8, lsr pc
  78:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  7c:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
  80:	61680068 	cmnvs	r8, r8, rrx
  84:	6c006873 	stcvs	8, cr6, [r0], {115}	; 0x73
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  94:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  98:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  9c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a0:	73552f00 	cmpvc	r5, #0, 30
  a4:	2f737265 	svccs	0x00737265
  a8:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  ac:	6f532f73 	svcvs	0x00532f73
  b0:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  b4:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  b8:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	73006970 	movwvc	r6, #2416	; 0x970
  c4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  cc:	74757000 	ldrbtvc	r7, [r5], #-0
  d0:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
  d4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
  d8:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
  dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  ec:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  f8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  fc:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 100:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 104:	31393130 	teqcc	r9, r0, lsr r1
 108:	20353230 	eorscs	r3, r5, r0, lsr r2
 10c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 110:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 114:	415b2029 	cmpmi	fp, r9, lsr #32
 118:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 11c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 120:	6172622d 	cmnvs	r2, sp, lsr #4
 124:	2068636e 	rsbcs	r6, r8, lr, ror #6
 128:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 12c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 130:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 134:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 138:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 13c:	613d7570 	teqvs	sp, r0, ror r5
 140:	31316d72 	teqcc	r1, r2, ror sp
 144:	7a6a3637 	bvc	1a8da28 <fast_hash+0x1a8d934>
 148:	20732d66 	rsbscs	r2, r3, r6, ror #26
 14c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 150:	613d656e 	teqvs	sp, lr, ror #10
 154:	31316d72 	teqcc	r1, r2, ror sp
 158:	7a6a3637 	bvc	1a8da3c <fast_hash+0x1a8d948>
 15c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 160:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 164:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 168:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 16c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 170:	616d2d20 	cmnvs	sp, r0, lsr #26
 174:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 178:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 17c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 180:	6b36766d 	blvs	d9db3c <fast_hash+0xd9da48>
 184:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 188:	20626467 	rsbcs	r6, r2, r7, ror #8
 18c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 190:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 194:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 198:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 19c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a0:	61747365 	cmnvs	r4, r5, ror #6
 1a4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1a8:	61660067 	cmnvs	r6, r7, rrx
 1ac:	685f7473 	ldmdavs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 1b0:	5f687361 	svcpl	0x00687361
 1b4:	00636e69 	rsbeq	r6, r3, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_hash+0x80a4fc>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000f4 	strdeq	r0, [r0], -r4
  20:	8e040e50 	mcrhi	14, 0, r0, cr4, cr0, {2}
  24:	0e660201 	cdpeq	2, 6, cr0, cr6, cr1, {0}
  28:	0000ce00 	andeq	ip, r0, r0, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	000000f4 	strdeq	r0, [r0], -r4
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_hash+0x12cd738>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_hash+0x4633c>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memchr>:
   0:	e1a03000 	mov	r3, r0
   4:	e3520000 	cmp	r2, #0, 0
   8:	0a000008 	beq	30 <memchr+0x30>
   c:	e1a00003 	mov	r0, r3
  10:	e2833001 	add	r3, r3, #1, 0
  14:	e5d0c000 	ldrb	ip, [r0]
  18:	e15c0001 	cmp	ip, r1
  1c:	012fff1e 	bxeq	lr
  20:	e2522001 	subs	r2, r2, #1, 0
  24:	1afffff8 	bne	c <memchr+0xc>
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr
  30:	e3a00000 	mov	r0, #0, 0
  34:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013f 	andeq	r0, r0, pc, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000da 	ldrdeq	r0, [r0], -sl
  10:	0000410c 	andeq	r4, r0, ip, lsl #2
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	51070404 	tstpl	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00ce0601 	sbceq	r0, lr, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b105 	andeq	fp, r0, r5, lsl #2
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c0 	andeq	r0, r0, r0, asr #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00070801 	andeq	r0, r7, r1, lsl #16
  60:	5b050000 	blpl	140068 <memchr+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00270702 	eoreq	r0, r7, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00001507 	andeq	r1, r0, r7, lsl #10
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000005e 	andeq	r0, r0, lr, asr r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000083 	andeq	r0, r0, r3, lsl #1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000c908 	andeq	ip, r0, r8, lsl #18
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	bb080000 	bllt	200008 <memchr+0x200008>
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	00003a0a 	andeq	r3, r0, sl, lsl #20
  d4:	08260100 	stmdaeq	r6!, {r8}
  d8:	00000133 	andeq	r0, r0, r3, lsr r1
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
  e4:	01339c01 	teqeq	r3, r1, lsl #24
  e8:	730b0000 	movwvc	r0, #45056	; 0xb000
  ec:	1b260100 	blne	9804f4 <memchr+0x9804f4>
  f0:	00000135 	andeq	r0, r0, r5, lsr r1
  f4:	00000008 	andeq	r0, r0, r8
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0100630c 	tsteq	r0, ip, lsl #6
 100:	00252226 	eoreq	r2, r5, r6, lsr #4
 104:	51010000 	mrspl	r0, (UNDEF: 1)
 108:	01006e0b 	tsteq	r0, fp, lsl #28
 10c:	002c2c26 	eoreq	r2, ip, r6, lsr #24
 110:	00450000 	subeq	r0, r5, r0
 114:	003f0000 	eorseq	r0, pc, r0
 118:	000d0000 	andeq	r0, sp, r0
 11c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 120:	28010070 	stmdacs	r1, {r4, r5, r6}
 124:	00013c18 	andeq	r3, r1, r8, lsl ip
 128:	00007200 	andeq	r7, r0, r0, lsl #4
 12c:	00007000 	andeq	r7, r0, r0
 130:	0f000000 	svceq	0x00000000
 134:	3b040904 	blcc	10254c <memchr+0x10254c>
 138:	10000001 	andne	r0, r0, r1
 13c:	00620409 	rsbeq	r0, r2, r9, lsl #8
 140:	Address 0x0000000000000140 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memchr+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memchr+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memchr+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memchr+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memchr+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memchr+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memchr+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memchr+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memchr+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
  b4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  bc:	0b3b0b3a 	bleq	ec2dac <memchr+0xec2dac>
  c0:	13490b39 	movtne	r0, #39737	; 0x9b39
  c4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c8:	0f000017 	svceq	0x00000017
  cc:	0b0b000f 	bleq	2c0110 <memchr+0x2c0110>
  d0:	26100000 	ldrcs	r0, [r0], -r0
  d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	0000000c 	andeq	r0, r0, ip
  10:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  14:	30000000 	andcc	r0, r0, r0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	00003400 	andeq	r3, r0, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000034 	andeq	r0, r0, r4, lsr r0
  30:	00000038 	andeq	r0, r0, r8, lsr r0
  34:	00530001 	subseq	r0, r3, r1
	...
  40:	00000101 	andeq	r0, r0, r1, lsl #2
  44:	00000000 	andeq	r0, r0, r0
  48:	00002000 	andeq	r2, r0, r0
  4c:	52000100 	andpl	r0, r0, #0
  50:	00000020 	andeq	r0, r0, r0, lsr #32
  54:	00000024 	andeq	r0, r0, r4, lsr #32
  58:	7f720003 	svcvc	0x00720003
  5c:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  60:	00003800 	andeq	r3, r0, r0, lsl #16
  64:	52000100 	andpl	r0, r0, #0
	...
  70:	000c0000 	andeq	r0, ip, r0
  74:	00300000 	eorseq	r0, r0, r0
  78:	00010000 	andeq	r0, r1, r0
  7c:	00000053 	andeq	r0, r0, r3, asr r0
  80:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	00000028 	andeq	r0, r0, r8, lsr #32
   8:	0000002c 	andeq	r0, r0, ip, lsr #32
   c:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000104 	andeq	r0, r0, r4, lsl #2
   4:	00c10003 	sbceq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memchr+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  70:	2f747365 	svccs	0x00747365
  74:	30322d39 	eorscc	r2, r2, r9, lsr sp
  78:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  7c:	3173632d 	cmncc	r3, sp, lsr #6
  80:	2f653730 	svccs	0x00653730
  84:	2f62696c 	svccs	0x0062696c
  88:	2f636367 	svccs	0x00636367
  8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  98:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  9c:	2f312e32 	svccs	0x00312e32
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  ac:	2e726863 	cdpcs	8, 7, cr6, cr2, cr3, {3}
  b0:	00010063 	andeq	r0, r1, r3, rrx
  b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	74730000 	ldrbtvc	r0, [r3], #-0
  c0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  c4:	0300682e 	movweq	r6, #2094	; 0x82e
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	0205002f 	andeq	r0, r5, #47, 0	; 0x2f
  d0:	00000000 	andeq	r0, r0, r0
  d4:	06012503 	streq	r2, [r1], -r3, lsl #10
  d8:	06020501 	streq	r0, [r2], -r1, lsl #10
  dc:	0605052f 	streq	r0, [r5], -pc, lsr #10
  e0:	03052e01 	movweq	r2, #24065	; 0x5e01
  e4:	04053106 	streq	r3, [r5], #-262	; 0xfffffefa
  e8:	060a0513 			; <UNDEFINED> instruction: 0x060a0513
  ec:	2e08052e 	cfsh32cs	mvfx0, mvfx8, #30
  f0:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
  f4:	054c060b 	strbeq	r0, [ip, #-1547]	; 0xfffff9f5
  f8:	2e010603 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx3
  fc:	4a300905 	bmi	c02518 <memchr+0xc02518>
 100:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
 104:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  3c:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  4c:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	6f6c0074 	svcvs	0x006c0074
  60:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  98:	2f73656c 	svccs	0x0073656c
  9c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  a0:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  a4:	30343273 	eorscc	r3, r4, r3, ror r2
  a8:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff00 <memchr+0xffffff00>
  ac:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	7000746e 	andvc	r7, r0, lr, ror #8
  bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d4:	61686320 	cmnvs	r8, r0, lsr #6
  d8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  dc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e4:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  ec:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  f0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f8:	5b202965 	blpl	80a694 <memchr+0x80a694>
  fc:	2f4d5241 	svccs	0x004d5241
 100:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 104:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 108:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 110:	6f697369 	svcvs	0x00697369
 114:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 118:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 11c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 120:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <memchr+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 134:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 138:	316d7261 	cmncc	sp, r1, ror #4
 13c:	6a363731 	bvs	d8de08 <memchr+0xd8de08>
 140:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 144:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 148:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 14c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 150:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 154:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 158:	206d7261 	rsbcs	r7, sp, r1, ror #4
 15c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 160:	613d6863 	teqvs	sp, r3, ror #16
 164:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 168:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 16c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 170:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 174:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 178:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 17c:	20393975 	eorscs	r3, r9, r5, ror r9
 180:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 184:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 188:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 18c:	Address 0x000000000000018c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e1a0e000 	mov	lr, r0
   8:	e3a03000 	mov	r3, #0, 0
   c:	e1530002 	cmp	r3, r2
  10:	2a000005 	bcs	2c <memcmp+0x2c>
  14:	e7dec003 	ldrb	ip, [lr, r3]
  18:	e7d10003 	ldrb	r0, [r1, r3]
  1c:	e05c0000 	subs	r0, ip, r0
  20:	149df004 	popne	{pc}		; (ldrne pc, [sp], #4)
  24:	e2833001 	add	r3, r3, #1, 0
  28:	eafffff7 	b	c <memcmp+0xc>
  2c:	e3a00000 	mov	r0, #0, 0
  30:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000183 	andeq	r0, r0, r3, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000da 	ldrdeq	r0, [r0], -sl
  10:	0000650c 	andeq	r6, r0, ip, lsl #10
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	41070404 	tstmi	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00ce0601 	sbceq	r0, lr, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b105 	andeq	fp, r0, r5, lsl #2
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c0 	andeq	r0, r0, r0, asr #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	000e0801 	andeq	r0, lr, r1, lsl #16
  60:	5b050000 	blpl	140068 <memcmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	002e0702 	eoreq	r0, lr, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00001c07 	andeq	r1, r0, r7, lsl #24
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000004e 	andeq	r0, r0, lr, asr #32
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000083 	andeq	r0, r0, r3, lsl #1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000c908 	andeq	ip, r0, r8, lsl #18
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	bb080000 	bllt	200008 <memcmp+0x200008>
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000070a 	andeq	r0, r0, sl, lsl #14
  d4:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000034 	andeq	r0, r0, r4, lsr r0
  e4:	01799c01 	cmneq	r9, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	01791803 	cmneq	r9, r3, lsl #16
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0c0000 	svcpl	0x000c0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	01792903 	cmneq	r9, r3, lsl #18
 108:	51010000 	mrspl	r0, (UNDEF: 1)
 10c:	00018f0d 	andeq	r8, r1, sp, lsl #30
 110:	35030100 	strcc	r0, [r3, #-256]	; 0xffffff00
 114:	0000002c 	andeq	r0, r0, ip, lsr #32
 118:	730e5201 	movwvc	r5, #57857	; 0xe201
 11c:	04010031 	streq	r0, [r1], #-49	; 0xffffffcf
 120:	0001801a 	andeq	r8, r1, sl, lsl r0
 124:	00002600 	andeq	r2, r0, r0, lsl #12
 128:	00002200 	andeq	r2, r0, r0, lsl #4
 12c:	32730e00 	rsbscc	r0, r3, #0, 28
 130:	25040100 	strcs	r0, [r4, #-256]	; 0xffffff00
 134:	00000180 	andeq	r0, r0, r0, lsl #3
 138:	00000046 	andeq	r0, r0, r6, asr #32
 13c:	00000044 	andeq	r0, r0, r4, asr #32
 140:	0000080f 	andeq	r0, r0, pc, lsl #16
 144:	00002400 	andeq	r2, r0, r0, lsl #8
 148:	00690e00 	rsbeq	r0, r9, r0, lsl #28
 14c:	250d0601 	strcs	r0, [sp, #-1537]	; 0xfffff9ff
 150:	5d000000 	stcpl	0, cr0, [r0, #-0]
 154:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 158:	0f000000 	svceq	0x00000000
 15c:	00000014 	andeq	r0, r0, r4, lsl r0
 160:	00000010 	andeq	r0, r0, r0, lsl r0
 164:	0100760e 	tsteq	r0, lr, lsl #12
 168:	00250d07 	eoreq	r0, r5, r7, lsl #26
 16c:	00800000 	addeq	r0, r0, r0
 170:	007c0000 	rsbseq	r0, ip, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	7f040900 	svcvc	0x00040900
 17c:	10000001 	andne	r0, r0, r1
 180:	00620409 	rsbeq	r0, r2, r9, lsl #8
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memcmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memcmp+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	00180213 	andseq	r0, r8, r3, lsl r2
  c0:	00340e00 	eorseq	r0, r4, r0, lsl #28
  c4:	0b3a0803 	bleq	e820d8 <memcmp+0xe820d8>
  c8:	0b390b3b 	bleq	e42dbc <memcmp+0xe42dbc>
  cc:	17021349 	strne	r1, [r2, -r9, asr #6]
  d0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  d4:	010b0f00 	tsteq	fp, r0, lsl #30
  d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  dc:	26100000 	ldrcs	r0, [r0], -r0
  e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000c 	andeq	r0, r0, ip
   c:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005e00 	andeq	r5, r0, r0, lsl #28
  1c:	00000000 	andeq	r0, r0, r0
  20:	00010000 	andeq	r0, r1, r0
  24:	00080000 	andeq	r0, r8, r0
  28:	000c0000 	andeq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00000c50 	andeq	r0, r0, r0, asr ip
  34:	00003400 	andeq	r3, r0, r0, lsl #8
  38:	5e000100 	adfpls	f0, f0, f0
	...
  44:	00080001 	andeq	r0, r8, r1
  48:	00340000 	eorseq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000300 	andeq	r0, r0, r0, lsl #6
  5c:	00000800 	andeq	r0, r0, r0, lsl #16
  60:	00000c00 	andeq	r0, r0, r0, lsl #24
  64:	30000200 	andcc	r0, r0, r0, lsl #4
  68:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  6c:	00003400 	andeq	r3, r0, r0, lsl #8
  70:	53000100 	movwpl	r0, #256	; 0x100
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	007c0006 	rsbseq	r0, ip, r6
  8c:	9f1c0070 	svcls	0x001c0070
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	00500001 	subseq	r0, r0, r1
  9c:	00000000 	andeq	r0, r0, r0
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000128 	andeq	r0, r0, r8, lsr #2
   4:	00c10003 	sbceq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memcmp+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  70:	2f747365 	svccs	0x00747365
  74:	30322d39 	eorscc	r2, r2, r9, lsr sp
  78:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  7c:	3173632d 	cmncc	r3, sp, lsr #6
  80:	2f653730 	svccs	0x00653730
  84:	2f62696c 	svccs	0x0062696c
  88:	2f636367 	svccs	0x00636367
  8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  98:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  9c:	2f312e32 	svccs	0x00312e32
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  ac:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  b0:	00010063 	andeq	r0, r1, r3, rrx
  b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	74730000 	ldrbtvc	r0, [r3], #-0
  c0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  c4:	0300682e 	movweq	r6, #2094	; 0x82e
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	0205003d 	andeq	r0, r5, #61, 0	; 0x3d
  d0:	00000000 	andeq	r0, r0, r0
  d4:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  d8:	144b0605 	strbne	r0, [fp], #-1541	; 0xfffff9fb
  dc:	05010905 	streq	r0, [r1, #-2309]	; 0xfffff6fb
  e0:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
  e4:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
  e8:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  ec:	04020005 	streq	r0, [r2], #-5
  f0:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  f4:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
  f8:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  fc:	09052e1b 	stmdbeq	r5, {r0, r1, r3, r4, r9, sl, fp, sp}
 100:	0b052f06 	bleq	14bd20 <memcmp+0x14bd20>
 104:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 108:	04020020 	streq	r0, [r2], #-32	; 0xffffffe0
 10c:	052c0602 	streq	r0, [ip, #-1538]!	; 0xfffff9fe
 110:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
 114:	00010602 	andeq	r0, r1, r2, lsl #12
 118:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 11c:	02040200 	andeq	r0, r4, #0, 4
 120:	170c052e 	strne	r0, [ip, -lr, lsr #10]
 124:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
 128:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
   8:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	; 0xfffffe6c
   c:	6e750070 	mrcvs	0, 3, r0, cr5, cr0, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	736e7500 	cmnvc	lr, #0, 10
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	6f6c0074 	svcvs	0x006c0074
  50:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 6c <.debug_str+0x6c>
  68:	2f636269 	svccs	0x00636269
  6c:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  70:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  98:	2f73656c 	svccs	0x0073656c
  9c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  a0:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  a4:	30343273 	eorscc	r3, r4, r3, ror r2
  a8:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff00 <memcmp+0xffffff00>
  ac:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	7000746e 	andvc	r7, r0, lr, ror #8
  bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d4:	61686320 	cmnvs	r8, r0, lsr #6
  d8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  dc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e4:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  ec:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  f0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f8:	5b202965 	blpl	80a694 <memcmp+0x80a694>
  fc:	2f4d5241 	svccs	0x004d5241
 100:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 104:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 108:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 110:	6f697369 	svcvs	0x00697369
 114:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 118:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 11c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 120:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <memcmp+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 134:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 138:	316d7261 	cmncc	sp, r1, ror #4
 13c:	6a363731 	bvs	d8de08 <memcmp+0xd8de08>
 140:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 144:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 148:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 14c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 150:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 154:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 158:	206d7261 	rsbcs	r7, sp, r1, ror #4
 15c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 160:	613d6863 	teqvs	sp, r3, ror #16
 164:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 168:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 16c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 170:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 174:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 178:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 17c:	20393975 	eorscs	r3, r9, r5, ror r9
 180:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 184:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 188:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 18c:	6e00676e 	cdpvs	7, 0, cr6, cr0, cr14, {3}
 190:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 194:	Address 0x0000000000000194 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	00000001 	andeq	r0, r0, r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e2103003 	ands	r3, r0, #3, 0
   4:	1a000011 	bne	50 <memcpy+0x50>
   8:	e211c003 	ands	ip, r1, #3, 0
   c:	1a00000c 	bne	44 <memcpy+0x44>
  10:	e2123003 	ands	r3, r2, #3, 0
  14:	1a00000f 	bne	58 <memcpy+0x58>
  18:	e1a02122 	lsr	r2, r2, #2
  1c:	ea000002 	b	2c <memcpy+0x2c>
  20:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  24:	e780c103 	str	ip, [r0, r3, lsl #2]
  28:	e2833001 	add	r3, r3, #1, 0
  2c:	e1530002 	cmp	r3, r2
  30:	3afffffa 	bcc	20 <memcpy+0x20>
  34:	e12fff1e 	bx	lr
  38:	e7d1c003 	ldrb	ip, [r1, r3]
  3c:	e7c0c003 	strb	ip, [r0, r3]
  40:	e2833001 	add	r3, r3, #1, 0
  44:	e1530002 	cmp	r3, r2
  48:	3afffffa 	bcc	38 <memcpy+0x38>
  4c:	e12fff1e 	bx	lr
  50:	e3a03000 	mov	r3, #0, 0
  54:	eafffffa 	b	44 <memcpy+0x44>
  58:	e1a0300c 	mov	r3, ip
  5c:	eafffff8 	b	44 <memcpy+0x44>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e7 	andeq	r0, r0, r7, ror #1
  10:	00006b0c 	andeq	r6, r0, ip, lsl #22
  14:	00009500 	andeq	r9, r0, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	47070404 	strmi	r0, [r7, -r4, lsl #8]
  3c:	05000000 	streq	r0, [r0, #-0]
  40:	00000038 	andeq	r0, r0, r8, lsr r0
  44:	db060104 	blle	180418 <memcpy+0x180418>
  48:	04000000 	streq	r0, [r0], #-0
  4c:	00be0502 	adcseq	r0, lr, r2, lsl #10
  50:	04040000 	streq	r0, [r4], #-0
  54:	0000cd05 	andeq	ip, r0, r5, lsl #26
  58:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  5c:	0000007b 	andeq	r0, r0, fp, ror r0
  60:	07080104 	streq	r0, [r8, -r4, lsl #2]
  64:	05000000 	streq	r0, [r0, #-0]
  68:	00000060 	andeq	r0, r0, r0, rrx
  6c:	27070204 	strcs	r0, [r7, -r4, lsl #4]
  70:	04000000 	streq	r0, [r0], #-0
  74:	00150704 	andseq	r0, r5, r4, lsl #14
  78:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  7c:	00005407 	andeq	r5, r0, r7, lsl #8
  80:	00250600 	eoreq	r0, r5, r0, lsl #12
  84:	00900000 	addseq	r0, r0, r0
  88:	25070000 	strcs	r0, [r7, #-0]
  8c:	00000000 	andeq	r0, r0, r0
  90:	00008908 	andeq	r8, r0, r8, lsl #18
  94:	0e1c0200 	cdpeq	2, 1, cr0, cr12, cr0, {0}
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00810409 	addeq	r0, r1, r9, lsl #8
  a0:	25060000 	strcs	r0, [r6, #-0]
  a4:	b1000000 	mrslt	r0, (UNDEF: 0)
  a8:	07000000 	streq	r0, [r0, -r0]
  ac:	000000b1 	strheq	r0, [r0], -r1
  b0:	be040900 	vmlalt.f16	s0, s8, s0	; <UNPREDICTABLE>
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	00d60801 	sbcseq	r0, r6, r1, lsl #16
  bc:	b7050000 	strlt	r0, [r5, -r0]
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	000000c8 	andeq	r0, r0, r8, asr #1
  c8:	cf0e2102 	svcgt	0x000e2102
  cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  d0:	0000a204 	andeq	sl, r0, r4, lsl #4
  d4:	00b70a00 	adcseq	r0, r7, r0, lsl #20
  d8:	06010000 	streq	r0, [r1], -r0
  dc:	0001c707 	andeq	ip, r1, r7, lsl #14
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00006000 	andeq	r6, r0, r0
  e8:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
  ec:	0b000001 	bleq	f8 <.debug_info+0xf8>
  f0:	00747364 	rsbseq	r7, r4, r4, ror #6
  f4:	c7140601 	ldrgt	r0, [r4, -r1, lsl #12]
  f8:	01000001 	tsteq	r0, r1
  fc:	72730b50 	rsbsvc	r0, r3, #80, 22	; 0x14000
 100:	06010063 	streq	r0, [r1], -r3, rrx
 104:	0001c925 	andeq	ip, r1, r5, lsr #18
 108:	0c510100 	ldfeqe	f0, [r1], {-0}
 10c:	0000019c 	muleq	r0, ip, r1
 110:	2c310601 	ldccs	6, cr0, [r1], #-4
 114:	06000000 	streq	r0, [r0], -r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	0000003a 	andeq	r0, r0, sl, lsr r0
 124:	000001e0 	andeq	r0, r0, r0, ror #3
 128:	000000b7 	strheq	r0, [r0], -r7
 12c:	0000180e 	andeq	r1, r0, lr, lsl #16
 130:	00002000 	andeq	r2, r0, r0
 134:	00018c00 	andeq	r8, r1, r0, lsl #24
 138:	006e0f00 	rsbeq	r0, lr, r0, lsl #30
 13c:	38120d01 	ldmdacc	r2, {r0, r8, sl, fp}
 140:	34000000 	strcc	r0, [r0], #-0
 144:	32000000 	andcc	r0, r0, #0, 0
 148:	0f000000 	svceq	0x00000000
 14c:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
 150:	0001e513 	andeq	lr, r1, r3, lsl r5
 154:	00004900 	andeq	r4, r0, r0, lsl #18
 158:	00004700 	andeq	r4, r0, r0, lsl #14
 15c:	00730f00 	rsbseq	r0, r3, r0, lsl #30
 160:	eb190f01 	bl	643d6c <memcpy+0x643d6c>
 164:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
 168:	5c000000 	stcpl	0, cr0, [r0], {-0}
 16c:	10000000 	andne	r0, r0, r0
 170:	0000001c 	andeq	r0, r0, ip, lsl r0
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	0100690f 	tsteq	r0, pc, lsl #18
 17c:	00381611 	eorseq	r1, r8, r1, lsl r6
 180:	00750000 	rsbseq	r0, r5, r0
 184:	00710000 	rsbseq	r0, r1, r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	00003810 	andeq	r3, r0, r0, lsl r8
 190:	00001800 	andeq	r1, r0, r0, lsl #16
 194:	00641100 	rsbeq	r1, r4, r0, lsl #2
 198:	f1181401 			; <UNDEFINED> instruction: 0xf1181401
 19c:	11000001 	tstne	r0, r1
 1a0:	15010073 	strne	r0, [r1, #-115]	; 0xffffff8d
 1a4:	0001f71e 	andeq	pc, r1, lr, lsl r7	; <UNPREDICTABLE>
 1a8:	00381000 	eorseq	r1, r8, r0
 1ac:	00180000 	andseq	r0, r8, r0
 1b0:	690f0000 	stmdbvs	pc, {}	; <UNPREDICTABLE>
 1b4:	16160100 	ldrne	r0, [r6], -r0, lsl #2
 1b8:	00000038 	andeq	r0, r0, r8, lsr r0
 1bc:	00000096 	muleq	r0, r6, r0
 1c0:	00000094 	muleq	r0, r4, r0
 1c4:	12000000 	andne	r0, r0, #0, 0
 1c8:	cf040904 	svcgt	0x00040904
 1cc:	13000001 	movwne	r0, #1
 1d0:	0000be14 	andeq	fp, r0, r4, lsl lr
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	00381500 	eorseq	r1, r8, r0, lsl #10
 1dc:	00060000 	andeq	r0, r6, r0
 1e0:	0001d005 	andeq	sp, r1, r5
 1e4:	38040900 	stmdacc	r4, {r8, fp}
 1e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1ec:	00003f04 	andeq	r3, r0, r4, lsl #30
 1f0:	60040900 	andvs	r0, r4, r0, lsl #18
 1f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1f8:	00006704 	andeq	r6, r0, r4, lsl #14
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcpy+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcpy+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcpy+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcpy+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcpy+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcpy+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcpy+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a0e 	blcc	2ce8e0 <memcpy+0x2ce8e0>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  b8:	000e1c19 	andeq	r1, lr, r9, lsl ip
  bc:	010b0e00 	tsteq	fp, r0, lsl #28
  c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0300340f 	movweq	r3, #1039	; 0x40f
  cc:	3b0b3a08 	blcc	2ce8f4 <memcpy+0x2ce8f4>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d8:	00001742 	andeq	r1, r0, r2, asr #14
  dc:	11010b10 	tstne	r1, r0, lsl fp
  e0:	00061201 	andeq	r1, r6, r1, lsl #4
  e4:	00341100 	eorseq	r1, r4, r0, lsl #2
  e8:	0b3a0803 	bleq	e820fc <memcpy+0xe820fc>
  ec:	0b390b3b 	bleq	e42de0 <memcpy+0xe42de0>
  f0:	00001349 	andeq	r1, r0, r9, asr #6
  f4:	0b000f12 	bleq	3d44 <memcpy+0x3d44>
  f8:	1300000b 	movwne	r0, #11
  fc:	00000026 	andeq	r0, r0, r6, lsr #32
 100:	49010114 	stmdbmi	r1, {r2, r4, r8}
 104:	00130113 	andseq	r0, r3, r3, lsl r1
 108:	00211500 	eoreq	r1, r1, r0, lsl #10
 10c:	0b2f1349 	bleq	bc4e38 <memcpy+0xbc4e38>
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	001c0000 	andseq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001c52 	andeq	r1, r0, r2, asr ip
  14:	00003800 	andeq	r3, r0, r0, lsl #16
  18:	f3000400 	vshl.u8	d0, d0, d0
  1c:	389f5201 	ldmcc	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
  20:	60000000 	andvs	r0, r0, r0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00005200 	andeq	r5, r0, r0, lsl #4
	...
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00520001 	subseq	r0, r2, r1
  40:	00000000 	andeq	r0, r0, r0
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	00001c00 	andeq	r1, r0, r0, lsl #24
  4c:	00003800 	andeq	r3, r0, r0, lsl #16
  50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  5c:	001c0002 	andseq	r0, ip, r2
  60:	00380000 	eorseq	r0, r8, r0
  64:	00010000 	andeq	r0, r1, r0
  68:	00000051 	andeq	r0, r0, r1, asr r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000400 	andeq	r0, r0, r0, lsl #8
  74:	00001c00 	andeq	r1, r0, r0, lsl #24
  78:	00002000 	andeq	r2, r0, r0
  7c:	30000200 	andcc	r0, r0, r0, lsl #4
  80:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  84:	00003800 	andeq	r3, r0, r0, lsl #16
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00380000 	eorseq	r0, r8, r0
  98:	00500000 	subseq	r0, r0, r0
  9c:	00010000 	andeq	r0, r1, r0
  a0:	00000053 	andeq	r0, r0, r3, asr r0
  a4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001a8 	andeq	r0, r0, r8, lsr #3
   4:	00c10003 	sbceq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memcpy+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  70:	2f747365 	svccs	0x00747365
  74:	30322d39 	eorscc	r2, r2, r9, lsr sp
  78:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  7c:	3173632d 	cmncc	r3, sp, lsr #6
  80:	2f653730 	svccs	0x00653730
  84:	2f62696c 	svccs	0x0062696c
  88:	2f636367 	svccs	0x00636367
  8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  98:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  9c:	2f312e32 	svccs	0x00312e32
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  ac:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  b0:	00010063 	andeq	r0, r1, r3, rrx
  b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	74730000 	ldrbtvc	r0, [r3], #-0
  c0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  c4:	0300682e 	movweq	r6, #2094	; 0x82e
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  d0:	00000000 	andeq	r0, r0, r0
  d4:	17050517 	smladne	r5, r7, r5, r0
  d8:	01060705 	tsteq	r6, r5, lsl #14
  dc:	02001605 	andeq	r1, r0, #5242880	; 0x500000
  e0:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
  e4:	04020027 	streq	r0, [r2], #-39	; 0xffffffd9
  e8:	09054a02 	stmdbeq	r5, {r1, r9, fp, lr}
  ec:	02040200 	andeq	r0, r4, #0, 4
  f0:	02004b06 	andeq	r4, r0, #6144	; 0x1800
  f4:	00010204 	andeq	r0, r1, r4, lsl #4
  f8:	01020402 	tsteq	r2, r2, lsl #8
  fc:	02040200 	andeq	r0, r4, #0, 4
 100:	04020001 	streq	r0, [r2], #-1
 104:	12051302 	andne	r1, r5, #134217728	; 0x8000000
 108:	02040200 	andeq	r0, r4, #0, 4
 10c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 110:	02040200 	andeq	r0, r4, #0, 4
 114:	02002f06 	andeq	r2, r0, #6, 30
 118:	00130204 	andseq	r0, r3, r4, lsl #4
 11c:	14020402 	strne	r0, [r2], #-1026	; 0xfffffbfe
 120:	02000d05 	andeq	r0, r0, #320	; 0x140
 124:	05010204 	streq	r0, [r1, #-516]	; 0xfffffdfc
 128:	04020009 	streq	r0, [r2], #-9
 12c:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 130:	0402000d 	streq	r0, [r2], #-13
 134:	052f0603 	streq	r0, [pc, #-1539]!	; fffffb39 <memcpy+0xfffffb39>
 138:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 13c:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
 140:	04020012 	streq	r0, [r2], #-18	; 0xffffffee
 144:	24052e03 	strcs	r2, [r5], #-3587	; 0xfffff1fd
 148:	03040200 	movweq	r0, #16896	; 0x4200
 14c:	25052d06 	strcs	r2, [r5, #-3334]	; 0xfffff2fa
 150:	03040200 	movweq	r0, #16896	; 0x4200
 154:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
 158:	01040200 	mrseq	r0, R12_usr
 15c:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 160:	01040200 	mrseq	r0, R12_usr
 164:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 168:	05660104 	strbeq	r0, [r6, #-260]!	; 0xfffffefc
 16c:	0402000d 	streq	r0, [r2], #-13
 170:	05180603 	ldreq	r0, [r8, #-1539]	; 0xfffff9fd
 174:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 178:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
 17c:	04020012 	streq	r0, [r2], #-18	; 0xffffffee
 180:	29052e03 	stmdbcs	r5, {r0, r1, r9, sl, fp, sp}
 184:	03040200 	movweq	r0, #16896	; 0x4200
 188:	2a052d06 	bcs	14b5a8 <memcpy+0x14b5a8>
 18c:	03040200 	movweq	r0, #16896	; 0x4200
 190:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
 194:	01040200 	mrseq	r0, R12_usr
 198:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 19c:	01040200 	mrseq	r0, R12_usr
 1a0:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 1a4:	02660104 	rsbeq	r0, r6, #1
 1a8:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	5f5f0074 	svcpl	0x005f0074
  3c:	434e5546 	movtmi	r5, #58694	; 0xe546
  40:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  44:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  58:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  5c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  6c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  70:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
  74:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  78:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  8c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  90:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  94:	73552f00 	cmpvc	r5, #0, 30
  98:	2f737265 	svccs	0x00737265
  9c:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  a0:	6f532f73 	svcvs	0x00532f73
  a4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  a8:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  ac:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  b0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  b4:	6d006970 	vstrvs.16	s12, [r0, #-224]	; 0xffffff20	; <UNPREDICTABLE>
  b8:	70636d65 	rsbvc	r6, r3, r5, ror #26
  bc:	68730079 	ldmdavs	r3!, {r0, r3, r4, r5, r6}^
  c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	6b747570 	blvs	1d1d690 <memcpy+0x1d1d690>
  cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  d4:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  d8:	73007261 	movwvc	r7, #609	; 0x261
  dc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  e0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  e4:	47007261 	strmi	r7, [r0, -r1, ror #4]
  e8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  ec:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  f0:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  f4:	31303220 	teqcc	r0, r0, lsr #4
  f8:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  fc:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 100:	61656c65 	cmnvs	r5, r5, ror #24
 104:	20296573 	eorcs	r6, r9, r3, ror r5
 108:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 10c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 110:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 114:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 118:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 11c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 120:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 124:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 128:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 12c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 130:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 134:	36373131 			; <UNDEFINED> instruction: 0x36373131
 138:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 13c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 140:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	36373131 			; <UNDEFINED> instruction: 0x36373131
 14c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 150:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 154:	616f6c66 	cmnvs	pc, r6, ror #24
 158:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 15c:	6f733d69 	svcvs	0x00733d69
 160:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 164:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 168:	616d2d20 	cmnvs	sp, r0, lsr #26
 16c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 170:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 174:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 178:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 17c:	4f2d2062 	svcmi	0x002d2062
 180:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 184:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 188:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 18c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 190:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 194:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 198:	00676e69 	rsbeq	r6, r7, r9, ror #28
 19c:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0, 0
   4:	e1530001 	cmp	r3, r1
   8:	2a000004 	bcs	20 <memiszero+0x20>
   c:	e7d02003 	ldrb	r2, [r0, r3]
  10:	e3520000 	cmp	r2, #0, 0
  14:	1a000003 	bne	28 <memiszero+0x28>
  18:	e2833001 	add	r3, r3, #1, 0
  1c:	eafffff8 	b	4 <memiszero+0x4>
  20:	e3a00001 	mov	r0, #1, 0
  24:	e12fff1e 	bx	lr
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000127 	andeq	r0, r0, r7, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d9 	ldrdeq	r0, [r0], -r9
  10:	00000e0c 	andeq	r0, r0, ip, lsl #28
  14:	00008e00 	andeq	r8, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	46070403 	strmi	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00cd0601 	sbceq	r0, sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000b005 	andeq	fp, r0, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  48:	74050803 	strvc	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003307 	andeq	r3, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000021 	andeq	r0, r0, r1, lsr #32
  64:	53070803 	movwpl	r0, #30723	; 0x7803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	82060000 	andhi	r0, r6, #0, 0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c8 	andeq	r0, r0, r8, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ba0600 	adcseq	r0, sl, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000006a 	andeq	r0, r0, sl, rrx
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	30000000 	andcc	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001239c 	muleq	r1, ip, r3
  d8:	705f0a00 	subsvc	r0, pc, r0, lsl #20
  dc:	1b030100 	blne	c04e4 <memiszero+0xc04e4>
  e0:	00000123 	andeq	r0, r0, r3, lsr #2
  e4:	00000008 	andeq	r0, r0, r8
  e8:	00000000 	andeq	r0, r0, r0
  ec:	01006e0b 	tsteq	r0, fp, lsl #28
  f0:	002c2803 	eoreq	r2, ip, r3, lsl #16
  f4:	51010000 	mrspl	r0, (UNDEF: 1)
  f8:	0100700c 	tsteq	r0, ip
  fc:	009b1104 	addseq	r1, fp, r4, lsl #2
 100:	004a0000 	subeq	r0, sl, r0
 104:	00420000 	subeq	r0, r2, r0
 108:	000d0000 	andeq	r0, sp, r0
 10c:	0c000000 	stceq	0, cr0, [r0], {-0}
 110:	05010069 	streq	r0, [r1, #-105]	; 0xffffff97
 114:	0000250d 	andeq	r2, r0, sp, lsl #10
 118:	00008800 	andeq	r8, r0, r0, lsl #16
 11c:	00008400 	andeq	r8, r0, r0, lsl #8
 120:	07000000 	streq	r0, [r0, -r0]
 124:	00012904 	andeq	r2, r1, r4, lsl #18
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memiszero+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <memiszero+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <memiszero+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <memiszero+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300050b 	movweq	r0, #1291	; 0x50b
  94:	3b0b3a08 	blcc	2ce8bc <memiszero+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	00180213 	andseq	r0, r8, r3, lsl r2
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <memiszero+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <memiszero+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b4:	010b0d00 	tsteq	fp, r0, lsl #26
  b8:	00001755 	andeq	r1, r0, r5, asr r7
  bc:	0000260e 	andeq	r2, r0, lr, lsl #12
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	24500001 	ldrbcs	r0, [r0], #-1
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00002c00 	andeq	r2, r0, r0, lsl #24
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00020000 	andeq	r0, r2, r0
	...
  4c:	00240000 	eoreq	r0, r4, r0
  50:	00010000 	andeq	r0, r1, r0
  54:	00002450 	andeq	r2, r0, r0, asr r4
  58:	00002800 	andeq	r2, r0, r0, lsl #16
  5c:	f3000400 	vshl.u8	d0, d0, d0
  60:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	002c5000 	eoreq	r5, ip, r0
  70:	00300000 	eorseq	r0, r0, r0
  74:	00040000 	andeq	r0, r4, r0
  78:	9f5001f3 	svcls	0x005001f3
	...
  84:	00000004 	andeq	r0, r0, r4
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000004 	andeq	r0, r0, r4
  90:	9f300002 	svcls	0x00300002
  94:	00000004 	andeq	r0, r0, r4
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	00530001 	subseq	r0, r3, r1
  a0:	00000000 	andeq	r0, r0, r0
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
   8:	00000024 	andeq	r0, r0, r4, lsr #32
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000bc 	strheq	r0, [r0], -ip
   4:	005c0003 	subseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memiszero+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  50:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  54:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
  58:	00000100 	andeq	r0, r0, r0, lsl #2
  5c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	2b050000 	blcs	14006c <memiszero+0x14006c>
  68:	00020500 	andeq	r0, r2, r0, lsl #10
  6c:	14000000 	strne	r0, [r0], #-0
  70:	13130505 	tstne	r3, #20971520	; 0x1400000
  74:	05010905 	streq	r0, [r1, #-2309]	; 0xfffff6fb
  78:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
  7c:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
  80:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  84:	04020005 	streq	r0, [r2], #-5
  88:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  8c:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
  90:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
  94:	1b052e0b 	blne	14b8c8 <memiszero+0x14b8c8>
  98:	02040200 	andeq	r0, r4, #0, 4
  9c:	1c054906 			; <UNDEFINED> instruction: 0x1c054906
  a0:	02040200 	andeq	r0, r4, #0, 4
  a4:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
  a8:	002e0204 	eoreq	r0, lr, r4, lsl #4
  ac:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  b0:	2e150c05 	cdpcs	12, 1, cr0, cr5, cr5, {0}
  b4:	2e2d1405 	cdpcs	4, 2, cr1, cr13, cr5, {0}
  b8:	02140105 	andseq	r0, r4, #1073741825	; 0x40000001
  bc:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  18:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  1c:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  6c:	7a73696d 	bvc	1cda628 <memiszero+0x1cda628>
  70:	006f7265 	rsbeq	r7, pc, r5, ror #4
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  7c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  80:	70720074 	rsbsvc	r0, r2, r4, ror r0
  84:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  88:	61686374 	smcvs	34356	; 0x8634
  8c:	552f0072 	strpl	r0, [pc, #-114]!	; 22 <.debug_str+0x22>
  90:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  94:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  98:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  9c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  a0:	73632f65 	cmnvc	r3, #404	; 0x194
  a4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  a8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  ac:	00697062 	rsbeq	r7, r9, r2, rrx
  b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  bc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  cc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  d0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  dc:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  e0:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  e4:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  e8:	31393130 	teqcc	r9, r0, lsr r1
  ec:	20353230 	eorscs	r3, r5, r0, lsr r2
  f0:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  f4:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  f8:	415b2029 	cmpmi	fp, r9, lsr #32
  fc:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 100:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 104:	6172622d 	cmnvs	r2, sp, lsr #4
 108:	2068636e 	rsbcs	r6, r8, lr, ror #6
 10c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 110:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 114:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 118:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 11c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 120:	613d7570 	teqvs	sp, r0, ror r5
 124:	31316d72 	teqcc	r1, r2, ror sp
 128:	7a6a3637 	bvc	1a8da0c <memiszero+0x1a8da0c>
 12c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 130:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 134:	613d656e 	teqvs	sp, lr, ror #10
 138:	31316d72 	teqcc	r1, r2, ror sp
 13c:	7a6a3637 	bvc	1a8da20 <memiszero+0x1a8da20>
 140:	20732d66 	rsbscs	r2, r3, r6, ror #26
 144:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 148:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 14c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 150:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 154:	616d2d20 	cmnvs	sp, r0, lsr #26
 158:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 15c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 160:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 164:	6b36766d 	blvs	d9db20 <memiszero+0xd9db20>
 168:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 16c:	20626467 	rsbcs	r6, r2, r7, ror #8
 170:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 174:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 178:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 17c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 180:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 184:	61747365 	cmnvs	r4, r5, ror #6
 188:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 18c:	Address 0x000000000000018c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memiszero+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memiszero+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	3a00000a 	bcc	38 <memmove+0x38>
   c:	e242c001 	sub	ip, r2, #1, 0
  10:	e080300c 	add	r3, r0, ip
  14:	e081100c 	add	r1, r1, ip
  18:	ea00000b 	b	4c <memmove+0x4c>
  1c:	e4d12001 	ldrb	r2, [r1], #1
  20:	e4c32001 	strb	r2, [r3], #1
  24:	e1a0200c 	mov	r2, ip
  28:	e242c001 	sub	ip, r2, #1, 0
  2c:	e3520000 	cmp	r2, #0, 0
  30:	1afffff9 	bne	1c <memmove+0x1c>
  34:	e12fff1e 	bx	lr
  38:	e1a03000 	mov	r3, r0
  3c:	eafffff9 	b	28 <memmove+0x28>
  40:	e4512001 	ldrb	r2, [r1], #-1
  44:	e4432001 	strb	r2, [r3], #-1
  48:	e1a0200c 	mov	r2, ip
  4c:	e242c001 	sub	ip, r2, #1, 0
  50:	e3520000 	cmp	r2, #0, 0
  54:	1afffff9 	bne	40 <memmove+0x40>
  58:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014c 	andeq	r0, r0, ip, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d1 	ldrdeq	r0, [r0], -r1
  10:	0001860c 	andeq	r8, r1, ip, lsl #12
  14:	00008000 	andeq	r8, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000803 	andeq	r0, r0, r3, lsl #16
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	42070404 	andmi	r0, r7, #4, 8	; 0x4000000
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00c50601 	sbceq	r0, r5, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000a805 	andeq	sl, r0, r5, lsl #16
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000b7 	strheq	r0, [r0], -r7
  54:	66050804 	strvs	r0, [r5], -r4, lsl #16
  58:	04000000 	streq	r0, [r0], #-0
  5c:	000f0801 	andeq	r0, pc, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002f07 	andeq	r2, r0, r7, lsl #30
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	0000001d 	andeq	r0, r0, sp, lsl r0
  70:	4f070804 	svcmi	0x00070804
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	74070000 	strvc	r0, [r7], #-0
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000c0 	andeq	r0, r0, r0, asr #1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00b20700 	adcseq	r0, r2, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40070301 	andmi	r0, r7, r1, lsl #6
  d4:	00000001 	andeq	r0, r0, r1
  d8:	5c000000 	stcpl	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001409c 	muleq	r1, ip, r0
  e4:	73640b00 	cmnvc	r4, #0, 22
  e8:	03010074 	movweq	r0, #4212	; 0x1074
  ec:	00014015 	andeq	r4, r1, r5, lsl r0
  f0:	0c500100 	ldfeqe	f0, [r0], {-0}
  f4:	00637273 	rsbeq	r7, r3, r3, ror r2
  f8:	42260301 	eormi	r0, r6, #67108864	; 0x4000000
  fc:	08000001 	stmdaeq	r0, {r0}
 100:	00000000 	andeq	r0, r0, r0
 104:	0d000000 	stceq	0, cr0, [r0, #-0]
 108:	000000a2 	andeq	r0, r0, r2, lsr #1
 10c:	2c320301 	ldccs	3, cr0, [r2], #-4
 110:	52000000 	andpl	r0, r0, #0, 0
 114:	42000000 	andmi	r0, r0, #0, 0
 118:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 11c:	04010061 	streq	r0, [r1], #-97	; 0xffffff9f
 120:	00014909 	andeq	r4, r1, r9, lsl #18
 124:	0000c200 	andeq	ip, r0, r0, lsl #4
 128:	0000b200 	andeq	fp, r0, r0, lsl #4
 12c:	00620e00 	rsbeq	r0, r2, r0, lsl #28
 130:	a70f0501 	strge	r0, [pc, -r1, lsl #10]
 134:	30000000 	andcc	r0, r0, r0
 138:	26000001 	strcs	r0, [r0], -r1
 13c:	00000001 	andeq	r0, r0, r1
 140:	0408040f 	streq	r0, [r8], #-1039	; 0xfffffbf1
 144:	00000148 	andeq	r0, r0, r8, asr #2
 148:	ad040810 	stcge	8, cr0, [r4, #-64]	; 0xffffffc0
 14c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memmove+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memmove+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memmove+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memmove+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memmove+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memmove+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memmove+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memmove+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0300340e 	movweq	r3, #1038	; 0x40e
  c8:	3b0b3a08 	blcc	2ce8f0 <memmove+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d4:	00001742 	andeq	r1, r0, r2, asr #14
  d8:	0b000f0f 	bleq	3d1c <memmove+0x3d1c>
  dc:	1000000b 	andne	r0, r0, fp
  e0:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	18510001 	ldmdane	r1, {r0}^
  14:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  20:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00004000 	andeq	r4, r0, r0
  28:	51000100 	mrspl	r0, (UNDEF: 16)
  2c:	00000040 	andeq	r0, r0, r0, asr #32
  30:	0000005c 	andeq	r0, r0, ip, asr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  54:	001c0000 	andseq	r0, ip, r0
  58:	00010000 	andeq	r0, r1, r0
  5c:	00001c52 	andeq	r1, r0, r2, asr ip
  60:	00002800 	andeq	r2, r0, r0, lsl #16
  64:	5c000100 	stfpls	f0, [r0], {-0}
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	0000002c 	andeq	r0, r0, ip, lsr #32
  70:	2c520001 	mrrccs	0, 0, r0, r2, cr1
  74:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00385c00 	eorseq	r5, r8, r0, lsl #24
  80:	00400000 	subeq	r0, r0, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	00004052 	andeq	r4, r0, r2, asr r0
  8c:	00004c00 	andeq	r4, r0, r0, lsl #24
  90:	5c000100 	stfpls	f0, [r0], {-0}
  94:	0000004c 	andeq	r0, r0, ip, asr #32
  98:	00000050 	andeq	r0, r0, r0, asr r0
  9c:	50520001 	subspl	r0, r2, r1
  a0:	5c000000 	stcpl	0, cr0, [r0], {-0}
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	00005c00 	andeq	r5, r0, r0, lsl #24
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00020000 	andeq	r0, r2, r0
  b4:	00010100 	andeq	r0, r1, r0, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00010100 	andeq	r0, r1, r0, lsl #2
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00140000 	andseq	r0, r4, r0
  c8:	00010000 	andeq	r0, r1, r0
  cc:	00001450 	andeq	r1, r0, r0, asr r4
  d0:	00001c00 	andeq	r1, r0, r0, lsl #24
  d4:	53000100 	movwpl	r0, #256	; 0x100
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
  dc:	00000024 	andeq	r0, r0, r4, lsr #32
  e0:	01730003 	cmneq	r3, r3
  e4:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  e8:	00003800 	andeq	r3, r0, r0, lsl #16
  ec:	53000100 	movwpl	r0, #256	; 0x100
  f0:	00000038 	andeq	r0, r0, r8, lsr r0
  f4:	00000040 	andeq	r0, r0, r0, asr #32
  f8:	40500001 	subsmi	r0, r0, r1
  fc:	40000000 	andmi	r0, r0, r0
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00405300 	subeq	r5, r0, r0, lsl #6
 108:	00480000 	subeq	r0, r8, r0
 10c:	00030000 	andeq	r0, r3, r0
 110:	489f7f73 	ldmmi	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 114:	5c000000 	stcpl	0, cr0, [r0], {-0}
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	00005300 	andeq	r5, r0, r0, lsl #6
 120:	00000000 	andeq	r0, r0, r0
 124:	01030000 	mrseq	r0, (UNDEF: 3)
 128:	01000001 	tsteq	r0, r1
 12c:	00000001 	andeq	r0, r0, r1
 130:	00000000 	andeq	r0, r0, r0
 134:	0000001c 	andeq	r0, r0, ip, lsl r0
 138:	1c510001 	mrrcne	0, 0, r0, r1, cr1
 13c:	20000000 	andcs	r0, r0, r0
 140:	03000000 	movweq	r0, #0
 144:	9f017100 	svcls	0x00017100
 148:	00000020 	andeq	r0, r0, r0, lsr #32
 14c:	00000040 	andeq	r0, r0, r0, asr #32
 150:	40510001 	subsmi	r0, r1, r1
 154:	44000000 	strmi	r0, [r0], #-0
 158:	03000000 	movweq	r0, #0
 15c:	9f7f7100 	svcls	0x007f7100
 160:	00000044 	andeq	r0, r0, r4, asr #32
 164:	0000005c 	andeq	r0, r0, ip, asr r0
 168:	00510001 	subseq	r0, r1, r1
 16c:	00000000 	andeq	r0, r0, r0
 170:	Address 0x0000000000000170 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000017b 	andeq	r0, r0, fp, ror r1
   4:	00c20003 	sbceq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memmove+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memmove+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  70:	2f747365 	svccs	0x00747365
  74:	30322d39 	eorscc	r2, r2, r9, lsr sp
  78:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  7c:	3173632d 	cmncc	r3, sp, lsr #6
  80:	2f653730 	svccs	0x00653730
  84:	2f62696c 	svccs	0x0062696c
  88:	2f636367 	svccs	0x00636367
  8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  98:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  9c:	2f312e32 	svccs	0x00312e32
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  ac:	65766f6d 	ldrbvs	r6, [r6, #-3949]!	; 0xfffff093
  b0:	0100632e 	tsteq	r0, lr, lsr #6
  b4:	70720000 	rsbsvc	r0, r2, r0
  b8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  bc:	73000002 	movwvc	r0, #2
  c0:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c4:	00682e66 	rsbeq	r2, r8, r6, ror #28
  c8:	00000003 	andeq	r0, r0, r3
  cc:	05003905 	streq	r3, [r0, #-2309]	; 0xfffff6fb
  d0:	00000002 	andeq	r0, r0, r2
  d4:	03051400 	movweq	r1, #21504	; 0x5400
  d8:	05141313 	ldreq	r1, [r4, #-787]	; 0xfffffced
  dc:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
  e0:	054d0603 	strbeq	r0, [sp, #-1539]	; 0xfffff9fd
  e4:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
  e8:	05310605 	ldreq	r0, [r1, #-1541]!	; 0xfffff9fb
  ec:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
  f0:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
  f4:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
  f8:	052f0605 	streq	r0, [pc, #-1541]!	; fffffafb <memmove+0xfffffafb>
  fc:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 100:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 104:	052a0602 	streq	r0, [sl, #-1538]!	; 0xfffff9fe
 108:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
 10c:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 110:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
 114:	11052e02 	tstne	r5, r2, lsl #28
 118:	02040200 	andeq	r0, r4, #0, 4
 11c:	000b052e 	andeq	r0, fp, lr, lsr #10
 120:	06010402 	streq	r0, [r1], -r2, lsl #8
 124:	0011052e 	andseq	r0, r1, lr, lsr #10
 128:	06010402 	streq	r0, [r1], -r2, lsl #8
 12c:	000b0501 	andeq	r0, fp, r1, lsl #10
 130:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 134:	01040200 	mrseq	r0, R12_usr
 138:	0309054a 	movweq	r0, #38218	; 0x954a
 13c:	15052e79 	strne	r2, [r5, #-3705]	; 0xfffff187
 140:	02040200 	andeq	r0, r4, #0, 4
 144:	4a0b0306 	bmi	2c0d64 <memmove+0x2c0d64>
 148:	02001c05 	andeq	r1, r0, #1280	; 0x500
 14c:	01060204 	tsteq	r6, r4, lsl #4
 150:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 154:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 158:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 15c:	0b052e02 	bleq	14b96c <memmove+0x14b96c>
 160:	01040200 	mrseq	r0, R12_usr
 164:	11052e06 	tstne	r5, r6, lsl #28
 168:	01040200 	mrseq	r0, R12_usr
 16c:	0b050106 	bleq	14058c <memmove+0x14058c>
 170:	01040200 	mrseq	r0, R12_usr
 174:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 178:	02024a01 	andeq	r4, r2, #4096	; 0x1000
 17c:	Address 0x000000000000017c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
   4:	0065766f 	rsbeq	r7, r5, pc, ror #12
   8:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   c:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
  10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  14:	2064656e 	rsbcs	r6, r4, lr, ror #10
  18:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  1c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  20:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	7300746e 	movwvc	r7, #1134	; 0x46e
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6f6c0074 	svcvs	0x006c0074
  68:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	5f697072 	svcpl	0x00697072
  78:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  7c:	00726168 	rsbseq	r6, r2, r8, ror #2
  80:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  84:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffec4 <memmove+0xfffffec4>
  88:	73656c69 	cmnvc	r5, #26880	; 0x6900
  8c:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd65 <memmove+0xfffffd65>
  90:	2f656372 	svccs	0x00656372
  94:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  98:	2f786c30 	svccs	0x00786c30
  9c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a0:	6f630069 	svcvs	0x00630069
  a4:	00746e75 	rsbseq	r6, r4, r5, ror lr
  a8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  ac:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  b4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  c8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  cc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d4:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d8:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  dc:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  e0:	31393130 	teqcc	r9, r0, lsr r1
  e4:	20353230 	eorscs	r3, r5, r0, lsr r2
  e8:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  ec:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  f0:	415b2029 	cmpmi	fp, r9, lsr #32
  f4:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  f8:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  fc:	6172622d 	cmnvs	r2, sp, lsr #4
 100:	2068636e 	rsbcs	r6, r8, lr, ror #6
 104:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 108:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 10c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 110:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 114:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 118:	613d7570 	teqvs	sp, r0, ror r5
 11c:	31316d72 	teqcc	r1, r2, ror sp
 120:	7a6a3637 	bvc	1a8da04 <memmove+0x1a8da04>
 124:	20732d66 	rsbscs	r2, r3, r6, ror #26
 128:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 12c:	613d656e 	teqvs	sp, lr, ror #10
 130:	31316d72 	teqcc	r1, r2, ror sp
 134:	7a6a3637 	bvc	1a8da18 <memmove+0x1a8da18>
 138:	20732d66 	rsbscs	r2, r3, r6, ror #26
 13c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 140:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 144:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 148:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 14c:	616d2d20 	cmnvs	sp, r0, lsr #26
 150:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 154:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 158:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 15c:	6b36766d 	blvs	d9db18 <memmove+0xd9db18>
 160:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 164:	20626467 	rsbcs	r6, r2, r7, ror #8
 168:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 16c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 170:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 174:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 178:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 17c:	61747365 	cmnvs	r4, r5, ror #6
 180:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 184:	2f2e0067 	svccs	0x002e0067
 188:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 18c:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
 190:	65766f6d 	ldrbvs	r6, [r6, #-3949]!	; 0xfffff093
 194:	Address 0x0000000000000194 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memmove+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memmove+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e0802002 	add	r2, r0, r2
   4:	e1a03000 	mov	r3, r0
   8:	e1530002 	cmp	r3, r2
   c:	212fff1e 	bxcs	lr
  10:	e4c31001 	strb	r1, [r3], #1
  14:	eafffffb 	b	8 <memset+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013a 	andeq	r0, r0, sl, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000da 	ldrdeq	r0, [r0], -sl
  10:	0000410c 	andeq	r4, r0, ip, lsl #2
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	51070404 	tstpl	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00ce0601 	sbceq	r0, lr, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b105 	andeq	fp, r0, r5, lsl #2
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c0 	andeq	r0, r0, r0, asr #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00070801 	andeq	r0, r7, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002707 	andeq	r2, r0, r7, lsl #14
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000015 	andeq	r0, r0, r5, lsl r0
  70:	5e070804 	cdppl	8, 0, cr0, cr7, cr4, {0}
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	83070000 	movwhi	r0, #28672	; 0x7000
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000c9 	andeq	r0, r0, r9, asr #1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00bb0700 	adcseq	r0, fp, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	0000003a 	andeq	r0, r0, sl, lsr r0
  d0:	35070401 	strcc	r0, [r7, #-1025]	; 0xfffffbff
  d4:	00000001 	andeq	r0, r0, r1
  d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001359c 	muleq	r1, ip, r5
  e4:	705f0b00 	subsvc	r0, pc, r0, lsl #22
  e8:	14040100 	strne	r0, [r4], #-256	; 0xffffff00
  ec:	00000135 	andeq	r0, r0, r5, lsr r1
  f0:	630b5001 	movwvs	r5, #45057	; 0xb001
  f4:	1c040100 	stfnes	f0, [r4], {-0}
  f8:	00000025 	andeq	r0, r0, r5, lsr #32
  fc:	6e0c5101 	adfvse	f5, f4, f1
 100:	26040100 	strcs	r0, [r4], -r0, lsl #2
 104:	0000002c 	andeq	r0, r0, ip, lsr #32
 108:	00000004 	andeq	r0, r0, r4
 10c:	00000000 	andeq	r0, r0, r0
 110:	0100700d 	tsteq	r0, sp
 114:	01370b05 	teqeq	r7, r5, lsl #22
 118:	002d0000 	eoreq	r0, sp, r0
 11c:	00250000 	eoreq	r0, r5, r0
 120:	650d0000 	strvs	r0, [sp, #-0]
 124:	14050100 	strne	r0, [r5], #-256	; 0xffffff00
 128:	00000137 	andeq	r0, r0, r7, lsr r1
 12c:	00000065 	andeq	r0, r0, r5, rrx
 130:	00000063 	andeq	r0, r0, r3, rrx
 134:	08040e00 	stmdaeq	r4, {r9, sl, fp}
 138:	0000ad04 	andeq	sl, r0, r4, lsl #26
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memset+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memset+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memset+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memset+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memset+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memset+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memset+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memset+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3b0b3a08 	blcc	2ce8dc <memset+0x2ce8dc>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0b000f0e 	bleq	3d04 <memset+0x3d04>
  c8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04520001 	ldrbeq	r0, [r2], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	04000000 	streq	r0, [r0], #-0
  18:	5201f300 	andpl	pc, r1, #0, 6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	00000101 	andeq	r0, r0, r1, lsl #2
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000800 	andeq	r0, r0, r0, lsl #16
  34:	50000100 	andpl	r0, r0, r0, lsl #2
  38:	00000008 	andeq	r0, r0, r8
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	10530001 	subsne	r0, r3, r1
  44:	14000000 	strne	r0, [r0], #-0
  48:	03000000 	movweq	r0, #0
  4c:	9f017300 	svcls	0x00017300
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00530001 	subseq	r0, r3, r1
	...
  64:	00000400 	andeq	r0, r0, r0, lsl #8
  68:	00001800 	andeq	r1, r0, r0, lsl #16
  6c:	52000100 	andpl	r0, r0, #0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f1 	strdeq	r0, [r0], -r1
   4:	00c10003 	sbceq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memset+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memset+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  70:	2f747365 	svccs	0x00747365
  74:	30322d39 	eorscc	r2, r2, r9, lsr sp
  78:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  7c:	3173632d 	cmncc	r3, sp, lsr #6
  80:	2f653730 	svccs	0x00653730
  84:	2f62696c 	svccs	0x0062696c
  88:	2f636367 	svccs	0x00636367
  8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  98:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  9c:	2f312e32 	svccs	0x00312e32
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  ac:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  b0:	00010063 	andeq	r0, r1, r3, rrx
  b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	74730000 	ldrbtvc	r0, [r3], #-0
  c0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  c4:	0300682e 	movweq	r6, #2094	; 0x82e
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	02050029 	andeq	r0, r5, #41, 0	; 0x29
  d0:	00000000 	andeq	r0, r0, r0
  d4:	13050515 	movwne	r0, #21781	; 0x5515
  d8:	01061405 	tsteq	r6, r5, lsl #8
  dc:	30060505 	andcc	r0, r6, r5, lsl #10
  e0:	10060b05 	andne	r0, r6, r5, lsl #22
  e4:	30060a05 	andcc	r0, r6, r5, lsl #20
  e8:	054b0905 	strbeq	r0, [fp, #-2309]	; 0xfffff6fb
  ec:	2e01060e 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx14
  f0:	01000202 	tsteq	r0, r2, lsl #4
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  3c:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  4c:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	6f6c0074 	svcvs	0x006c0074
  60:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  98:	2f73656c 	svccs	0x0073656c
  9c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  a0:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  a4:	30343273 	eorscc	r3, r4, r3, ror r2
  a8:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff00 <memset+0xffffff00>
  ac:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	7000746e 	andvc	r7, r0, lr, ror #8
  bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d4:	61686320 	cmnvs	r8, r0, lsr #6
  d8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  dc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e4:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  ec:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  f0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f8:	5b202965 	blpl	80a694 <memset+0x80a694>
  fc:	2f4d5241 	svccs	0x004d5241
 100:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 104:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 108:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 110:	6f697369 	svcvs	0x00697369
 114:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 118:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 11c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 120:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <memset+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 134:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 138:	316d7261 	cmncc	sp, r1, ror #4
 13c:	6a363731 	bvs	d8de08 <memset+0xd8de08>
 140:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 144:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 148:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 14c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 150:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 154:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 158:	206d7261 	rsbcs	r7, sp, r1, ror #4
 15c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 160:	613d6863 	teqvs	sp, r3, ror #16
 164:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 168:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 16c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 170:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 174:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 178:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 17c:	20393975 	eorscs	r3, r9, r5, ror r9
 180:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 184:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 188:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 18c:	Address 0x000000000000018c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memset+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e92d4030 	push	{r4, r5, lr}
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d301c 	add	r3, sp, #28, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59f5034 	ldr	r5, [pc, #52]	; 50 <printk+0x50>
  18:	e59d2018 	ldr	r2, [sp, #24]
  1c:	e3a01b01 	mov	r1, #1024	; 0x400
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <va_printk>
  28:	e1a04000 	mov	r4, r0
  2c:	e59f3020 	ldr	r3, [pc, #32]	; 54 <printk+0x54>
  30:	e5933000 	ldr	r3, [r3]
  34:	e1a00005 	mov	r0, r5
  38:	e12fff33 	blx	r3
  3c:	e1a00004 	mov	r0, r4
  40:	e28dd00c 	add	sp, sp, #12, 0
  44:	e8bd4030 	pop	{r4, r5, lr}
  48:	e28dd010 	add	sp, sp, #16, 0
  4c:	e12fff1e 	bx	lr
	...

Disassembly of section .bss:

00000000 <buf.3940>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000019d 	muleq	r0, sp, r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000108 	andeq	r0, r0, r8, lsl #2
  10:	0000820c 	andeq	r8, r0, ip, lsl #4
  14:	0000b600 	andeq	fp, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005800 	andeq	r5, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	000f0200 	andeq	r0, pc, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00920300 	addseq	r0, r2, r0, lsl #6
  34:	04040000 	streq	r0, [r4], #-0
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	007d0400 	rsbseq	r0, sp, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	51020405 	tstpl	r2, r5, lsl #8
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	07040700 	streq	r0, [r4, -r0, lsl #14]
  60:	00000059 	andeq	r0, r0, r9, asr r0
  64:	fc060107 	stc2	1, cr0, [r6], {7}
  68:	07000000 	streq	r0, [r0, -r0]
  6c:	00d80502 	sbcseq	r0, r8, r2, lsl #10
  70:	04070000 	streq	r0, [r7], #-0
  74:	0000ee05 	andeq	lr, r0, r5, lsl #28
  78:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  7c:	0000009c 	muleq	r0, ip, r0
  80:	1e080107 	adfnee	f0, f0, f7
  84:	07000000 	streq	r0, [r0, -r0]
  88:	003e0702 	eorseq	r0, lr, r2, lsl #14
  8c:	04070000 	streq	r0, [r7], #-0
  90:	00002c07 	andeq	r2, r0, r7, lsl #24
  94:	07080700 	streq	r0, [r8, -r0, lsl #14]
  98:	00000066 	andeq	r0, r0, r6, rrx
  9c:	00005608 	andeq	r5, r0, r8, lsl #12
  a0:	0000ab00 	andeq	sl, r0, r0, lsl #22
  a4:	00560900 	subseq	r0, r6, r0, lsl #18
  a8:	0a000000 	beq	b0 <.debug_info+0xb0>
  ac:	000000aa 	andeq	r0, r0, sl, lsr #1
  b0:	b70e1c03 	strlt	r1, [lr, -r3, lsl #24]
  b4:	0b000000 	bleq	bc <.debug_info+0xbc>
  b8:	00009c04 	andeq	r9, r0, r4, lsl #24
  bc:	00560800 	subseq	r0, r6, r0, lsl #16
  c0:	00cc0000 	sbceq	r0, ip, r0
  c4:	cc090000 	stcgt	0, cr0, [r9], {-0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00d9040b 	sbcseq	r0, r9, fp, lsl #8
  d0:	01070000 	mrseq	r0, (UNDEF: 7)
  d4:	0000f708 	andeq	pc, r0, r8, lsl #14
  d8:	00d20c00 	sbcseq	r0, r2, r0, lsl #24
  dc:	e90a0000 	stmdb	sl, {}	; <UNPREDICTABLE>
  e0:	03000000 	movweq	r0, #0
  e4:	00ea0e21 	rsceq	r0, sl, r1, lsr #28
  e8:	040b0000 	streq	r0, [fp], #-0
  ec:	000000bd 	strheq	r0, [r0], -sp
  f0:	0000e20d 	andeq	lr, r0, sp, lsl #4
  f4:	05060100 	streq	r0, [r6, #-256]	; 0xffffff00
  f8:	00000056 	andeq	r0, r0, r6, asr r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000058 	andeq	r0, r0, r8, asr r0
 104:	01839c01 	orreq	r9, r3, r1, lsl #24
 108:	660e0000 	strvs	r0, [lr], -r0
 10c:	0100746d 	tsteq	r0, sp, ror #8
 110:	00cc1806 	sbceq	r1, ip, r6, lsl #16
 114:	91020000 	mrsls	r0, (UNDEF: 2)
 118:	62100f70 	andsvs	r0, r0, #112, 30	; 0x1c0
 11c:	01006675 	tsteq	r0, r5, ror r6
 120:	01831108 	orreq	r1, r3, r8, lsl #2
 124:	03050000 	movweq	r0, #20480	; 0x5000
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000011 	andeq	r0, r0, r1, lsl r0
 130:	0d090100 	stfeqs	f0, [r9, #-0]
 134:	0000004a 	andeq	r0, r0, sl, asr #32
 138:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
 13c:	01007a73 	tsteq	r0, r3, ror sl
 140:	00560d0c 	subseq	r0, r6, ip, lsl #26
 144:	00060000 	andeq	r0, r6, r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
 150:	94000000 	strls	r0, [r0], #-0
 154:	76000001 	strvc	r0, [r0], -r1
 158:	14000001 	strne	r0, [r0], #-1
 15c:	75025001 	strvc	r5, [r2, #-1]
 160:	51011400 	tstpl	r1, r0, lsl #8
 164:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
 168:	03520114 	cmpeq	r2, #5
 16c:	14064891 	strne	r4, [r6], #-2193	; 0xfffff76f
 170:	91025301 	tstls	r2, r1, lsl #6
 174:	3c15004c 	ldccc	0, cr0, [r5], {76}	; 0x4c
 178:	14000000 	strne	r0, [r0], #-0
 17c:	75025001 	strvc	r5, [r2, #-1]
 180:	16000000 	strne	r0, [r0], -r0
 184:	000000d2 	ldrdeq	r0, [r0], -r2
 188:	00000194 	muleq	r0, r4, r1
 18c:	00005d17 	andeq	r5, r0, r7, lsl sp
 190:	0003ff00 	andeq	pc, r3, r0, lsl #30
 194:	00000518 	andeq	r0, r0, r8, lsl r5
 198:	00000500 	andeq	r0, r0, r0, lsl #10
 19c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <printk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <printk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <printk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <printk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <printk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <printk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <printk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <printk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <printk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <printk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	0f000018 	svceq	0x00000018
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
  c4:	03003410 	movweq	r3, #1040	; 0x410
  c8:	3b0b3a08 	blcc	2ce8f0 <printk+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	00180213 	andseq	r0, r8, r3, lsl r2
  d4:	00341100 	eorseq	r1, r4, r0, lsl #2
  d8:	0b3a0e03 	bleq	e838ec <printk+0xe838ec>
  dc:	0b390b3b 	bleq	e42dd0 <printk+0xe42dd0>
  e0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  e4:	34120000 	ldrcc	r0, [r2], #-0
  e8:	3a080300 	bcc	200cf0 <printk+0x200cf0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f4:	1742b717 	smlaldne	fp, r2, r7, r7
  f8:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	01133101 	tsteq	r3, r1, lsl #2
 104:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
 114:	01018289 	smlabbeq	r1, r9, r2, r8
 118:	00000111 	andeq	r0, r0, r1, lsl r1
 11c:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	00211700 	eoreq	r1, r1, r0, lsl #14
 128:	052f1349 	streq	r1, [pc, #-841]!	; fffffde7 <printk+0xfffffde7>
 12c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 130:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 134:	030e6e19 	movweq	r6, #60953	; 0xee19
 138:	3b0b3a0e 	blcc	2ce978 <printk+0x2ce978>
 13c:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	002c0000 	eoreq	r0, ip, r0
   8:	00380000 	eorseq	r0, r8, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00003850 	andeq	r3, r0, r0, asr r8
  14:	00004800 	andeq	r4, r0, r0, lsl #16
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000058 	andeq	r0, r0, r8, asr r0
  24:	00500001 	subseq	r0, r0, r1
  28:	00000000 	andeq	r0, r0, r0
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000110 	andeq	r0, r0, r0, lsl r1
   4:	00de0003 	sbcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  48:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  4c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  50:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  54:	37303173 			; <UNDEFINED> instruction: 0x37303173
  58:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  5c:	63672f62 	cmnvs	r7, #392	; 0x188
  60:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  64:	6f6e2d6d 	svcvs	0x006e2d6d
  68:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  6c:	2f696261 	svccs	0x00696261
  70:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  74:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  78:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  7c:	552f0065 	strpl	r0, [pc, #-101]!	; 1f <.debug_line+0x1f>
  80:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  84:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  88:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  8c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  90:	73632f65 	cmnvc	r3, #404	; 0x194
  94:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  98:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  9c:	2f697062 	svccs	0x00697062
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  ac:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  b0:	00010063 	andeq	r0, r1, r3, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b8:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
  bc:	00020068 	andeq	r0, r2, r8, rrx
  c0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c4:	0300682e 	movweq	r6, #2094	; 0x82e
  c8:	623c0000 	eorsvs	r0, ip, #0, 0
  cc:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
  d0:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	702d6176 	eorvc	r6, sp, r6, ror r1
  dc:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  e0:	00682e6b 	rsbeq	r2, r8, fp, ror #28
  e4:	00000001 	andeq	r0, r0, r1
  e8:	05002205 	streq	r2, [r0, #-517]	; 0xfffffdfb
  ec:	00000002 	andeq	r0, r0, r2
  f0:	01061700 	tsteq	r6, r0, lsl #14
  f4:	68060505 	stmdavs	r6, {r0, r2, r8, sl}
  f8:	09051413 	stmdbeq	r5, {r0, r1, r4, sl, ip}
  fc:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 100:	06050501 	streq	r0, [r5], -r1, lsl #10
 104:	660616bb 			; <UNDEFINED> instruction: 0x660616bb
 108:	01053406 	tsteq	r5, r6, lsl #8
 10c:	02661306 	rsbeq	r1, r6, #402653184	; 0x18000000
 110:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	; 0x10000006
   4:	5f617600 	svcpl	0x00617600
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	5f006b74 	svcpl	0x00006b74
  10:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
  14:	61765f63 	cmnvs	r6, r3, ror #30
  18:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  1c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  40:	2074726f 	rsbscs	r7, r4, pc, ror #4
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	5f617600 	svcpl	0x00617600
  54:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  58:	736e7500 	cmnvc	lr, #0, 10
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6f6c0074 	svcvs	0x006c0074
  68:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	615f5f00 	cmpvs	pc, r0, lsl #30
  80:	2f2e0070 	svccs	0x002e0070
  84:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  88:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
  8c:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  90:	5f5f0063 	svcpl	0x005f0063
  94:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  98:	00747369 	rsbseq	r7, r4, r9, ror #6
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  a8:	70720074 	rsbsvc	r0, r2, r4, ror r0
  ac:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  b0:	61686374 	smcvs	34356	; 0x8634
  b4:	552f0072 	strpl	r0, [pc, #-114]!	; 4a <.debug_str+0x4a>
  b8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  bc:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  c0:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  c4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  c8:	73632f65 	cmnvc	r3, #404	; 0x194
  cc:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  d0:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  d4:	00697062 	rsbeq	r7, r9, r2, rrx
  d8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  dc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  e0:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  e4:	6b746e69 	blvs	1d1ba90 <printk+0x1d1ba90>
  e8:	74757000 	ldrbtvc	r7, [r5], #-0
  ec:	6f6c006b 	svcvs	0x006c006b
  f0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f4:	6300746e 	movwvs	r7, #1134	; 0x46e
  f8:	00726168 	rsbseq	r6, r2, r8, ror #2
  fc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 100:	63206465 			; <UNDEFINED> instruction: 0x63206465
 104:	00726168 	rsbseq	r6, r2, r8, ror #2
 108:	20554e47 	subscs	r4, r5, r7, asr #28
 10c:	20393943 	eorscs	r3, r9, r3, asr #18
 110:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 114:	30322031 	eorscc	r2, r2, r1, lsr r0
 118:	30313931 	eorscc	r3, r1, r1, lsr r9
 11c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 120:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 124:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 128:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 12c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 130:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 134:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 138:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 13c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 140:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 144:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 148:	205d3939 	subscs	r3, sp, r9, lsr r9
 14c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 150:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 154:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 158:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 15c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 160:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 164:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6f6c666d 	svcvs	0x006c666d
 178:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 17c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 180:	2074666f 	rsbscs	r6, r4, pc, ror #12
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 18c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 190:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 194:	7a6b3676 	bvc	1acdb74 <printk+0x1acdb74>
 198:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 19c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <printk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #1
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	07841c0e 	streq	r1, [r4, lr, lsl #24]
  30:	058e0685 	streq	r0, [lr, #1669]	; 0x685
  34:	5c280e42 	stcpl	14, cr0, [r8], #-264	; 0xfffffef8
  38:	ce421c0e 	cdpgt	12, 4, cr1, cr2, cr14, {0}
  3c:	100ec4c5 	andne	ip, lr, r5, asr #9
  40:	c1c2c342 	bicgt	ip, r2, r2, asr #6
  44:	00000ec0 	andeq	r0, r0, r0, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <printk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <printk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

00000014 <rpi_reset_putc>:
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <rpi_reset_putc+0x10>
  18:	e59f2008 	ldr	r2, [pc, #8]	; 28 <rpi_reset_putc+0x14>
  1c:	e5832000 	str	r2, [r3]
  20:	e12fff1e 	bx	lr
	...

0000002c <rpi_set_putc>:
  2c:	e59f3004 	ldr	r3, [pc, #4]	; 38 <rpi_set_putc+0xc>
  30:	e5830000 	str	r0, [r3]
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f5 	strdeq	r0, [r0], -r5
  10:	0000bb0c 	andeq	fp, r0, ip, lsl #22
  14:	00008200 	andeq	r8, r0, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	44070403 	strmi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	00e90601 	rsceq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000b105 	andeq	fp, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000db 	ldrdeq	r0, [r0], -fp
  48:	68050803 	stmdavs	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00110801 	andseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003107 	andeq	r3, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001f 	andeq	r0, r0, pc, lsl r0
  64:	51070803 	tstpl	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	76060000 	strvc	r0, [r6], -r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e4 	andeq	r0, r0, r4, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00cc0600 	sbceq	r0, ip, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000007a 	andeq	r0, r0, sl, ror r0
  c4:	05070601 	streq	r0, [r7, #-1537]	; 0xfffff9ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00a40a00 	adceq	r0, r4, r0, lsl #20
  d0:	0b010000 	bleq	400d8 <rpi_set_putc+0x400ac>
  d4:	00002c06 	andeq	r2, r0, r6, lsl #24
  d8:	00001000 	andeq	r1, r0, r0
  dc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
  e0:	0b000000 	bleq	e8 <.debug_info+0xe8>
  e4:	01007066 	tsteq	r0, r6, rrx
  e8:	0086190b 	addeq	r1, r6, fp, lsl #18
  ec:	50010000 	andpl	r0, r1, r0
  f0:	01aa0c00 			; <UNDEFINED> instruction: 0x01aa0c00
  f4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  f8:	00001406 	andeq	r1, r0, r6, lsl #8
  fc:	00001800 	andeq	r1, r0, r0, lsl #16
 100:	0d9c0100 	ldfeqs	f0, [ip]
 104:	00000000 	andeq	r0, r0, r0
 108:	250c0301 	strcs	r0, [ip, #-769]	; 0xfffffcff
 10c:	00000000 	andeq	r0, r0, r0
 110:	14000000 	strne	r0, [r0], #-0
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	0001409c 	muleq	r1, ip, r0
 11c:	00630e00 	rsbeq	r0, r3, r0, lsl #28
 120:	25210301 	strcs	r0, [r1, #-769]!	; 0xfffffcff
 124:	04000000 	streq	r0, [r0], #-0
 128:	00000000 	andeq	r0, r0, r0
 12c:	0f000000 	svceq	0x00000000
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000140 	andeq	r0, r0, r0, asr #2
 138:	02500110 	subseq	r0, r0, #4
 13c:	00000074 	andeq	r0, r0, r4, ror r0
 140:	0000d111 	andeq	sp, r0, r1, lsl r1
 144:	0000d100 	andeq	sp, r0, r0, lsl #2
 148:	06420200 	strbeq	r0, [r2], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_set_putc+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_set_putc+0xec2d04>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <rpi_set_putc+0x4d1c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_set_putc+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <rpi_set_putc+0xe82074>
  90:	0b390b3b 	bleq	e42d84 <rpi_set_putc+0xe42d58>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <rpi_set_putc+0x2ce8b4>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  ac:	97184006 	ldrls	r4, [r8, -r6]
  b0:	00001942 	andeq	r1, r0, r2, asr #18
  b4:	03012e0d 	movweq	r2, #7693	; 0x1e0d
  b8:	3b0b3a0e 	blcc	2ce8f8 <rpi_set_putc+0x2ce8cc>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	0300050e 	movweq	r0, #1294	; 0x50e
  d4:	3b0b3a08 	blcc	2ce8fc <rpi_set_putc+0x2ce8d0>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	0182890f 	orreq	r8, r2, pc, lsl #18
  e8:	31011101 	tstcc	r1, r1, lsl #2
  ec:	10000013 	andne	r0, r0, r3, lsl r0
  f0:	0001828a 	andeq	r8, r1, sl, lsl #5
  f4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  f8:	11000018 	tstne	r0, r8, lsl r0
  fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 100:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 104:	0b3a0e03 	bleq	e83918 <rpi_set_putc+0xe838ec>
 108:	0b390b3b 	bleq	e42dfc <rpi_set_putc+0xe42dd0>
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000b 	andeq	r0, r0, fp
   c:	0b500001 	bleq	1400018 <rpi_set_putc+0x13fffec>
  10:	14000000 	strne	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000098 	muleq	r0, r8, r0
   4:	005a0003 	subseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_set_putc+0xffffff99>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74757000 	ldrbtvc	r7, [r5], #-0
  50:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  54:	0100632e 	tsteq	r0, lr, lsr #6
  58:	70720000 	rsbsvc	r0, r2, r0
  5c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  60:	00000002 	andeq	r0, r0, r2
  64:	05002405 	streq	r2, [r0, #-1029]	; 0xfffffbfb
  68:	00000002 	andeq	r0, r0, r2
  6c:	01061400 	tsteq	r6, r0, lsl #8
  70:	4a062605 	bmi	18988c <rpi_set_putc+0x189860>
  74:	052e3405 	streq	r3, [lr, #-1029]!	; 0xfffffbfb
  78:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  7c:	054f061b 	strbeq	r0, [pc, #-1563]	; fffffa69 <rpi_set_putc+0xfffffa3d>
  80:	11051305 	tstne	r5, r5, lsl #6
  84:	01050106 	tsteq	r5, r6, lsl #2
  88:	06230567 	strteq	r0, [r3], -r7, ror #10
  8c:	13050567 	movwne	r0, #21863	; 0x5567
  90:	01061105 	tsteq	r6, r5, lsl #2
  94:	024b0105 	subeq	r0, fp, #1073741825	; 0x40000001
  98:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
   8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  10:	736e7500 	cmnvc	lr, #0, 10
  14:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  18:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  1c:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  20:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  30:	6f687300 	svcvs	0x00687300
  34:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  54:	6f6c2067 	svcvs	0x006c2067
  58:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  6c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  70:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  74:	70720074 	rsbsvc	r0, r2, r4, ror r0
  78:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  7c:	61686374 	smcvs	34356	; 0x8634
  80:	552f0072 	strpl	r0, [pc, #-114]!	; 16 <.debug_str+0x16>
  84:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  88:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  8c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  90:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  94:	73632f65 	cmnvc	r3, #404	; 0x194
  98:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  9c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  a0:	00697062 	rsbeq	r7, r9, r2, rrx
  a4:	5f697072 	svcpl	0x00697072
  a8:	5f746573 	svcpl	0x00746573
  ac:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	75702f63 	ldrbvc	r2, [r0, #-3939]!	; 0xfffff09d
  c4:	61686374 	smcvs	34356	; 0x8634
  c8:	00632e72 	rsbeq	r2, r3, r2, ror lr
  cc:	6b747570 	blvs	1d1d694 <rpi_set_putc+0x1d1d668>
  d0:	72617500 	rsbvc	r7, r1, #0, 10
  d4:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  d8:	6c006374 	stcvs	3, cr6, [r0], {116}	; 0x74
  dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  ec:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  f8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  fc:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 100:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 104:	31393130 	teqcc	r9, r0, lsr r1
 108:	20353230 	eorscs	r3, r5, r0, lsr r2
 10c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 110:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 114:	415b2029 	cmpmi	fp, r9, lsr #32
 118:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 11c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 120:	6172622d 	cmnvs	r2, sp, lsr #4
 124:	2068636e 	rsbcs	r6, r8, lr, ror #6
 128:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 12c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 130:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 134:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 138:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 13c:	613d7570 	teqvs	sp, r0, ror r5
 140:	31316d72 	teqcc	r1, r2, ror sp
 144:	7a6a3637 	bvc	1a8da28 <rpi_set_putc+0x1a8d9fc>
 148:	20732d66 	rsbscs	r2, r3, r6, ror #26
 14c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 150:	613d656e 	teqvs	sp, lr, ror #10
 154:	31316d72 	teqcc	r1, r2, ror sp
 158:	7a6a3637 	bvc	1a8da3c <rpi_set_putc+0x1a8da10>
 15c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 160:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 164:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 168:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 16c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 170:	616d2d20 	cmnvs	sp, r0, lsr #26
 174:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 178:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 17c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 180:	6b36766d 	blvs	d9db3c <rpi_set_putc+0xd9db10>
 184:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 188:	20626467 	rsbcs	r6, r2, r7, ror #8
 18c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 190:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 194:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 198:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 19c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a0:	61747365 	cmnvs	r4, r5, ror #6
 1a4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1a8:	70720067 	rsbsvc	r0, r2, r7, rrx
 1ac:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
 1b0:	5f746573 	svcpl	0x00746573
 1b4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_set_putc+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_set_putc+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_set_putc+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e5d40000 	ldrb	r0, [r4]
   c:	e3500000 	cmp	r0, #0, 0
  10:	0a000004 	beq	28 <internal_putk+0x28>
  14:	e59f3014 	ldr	r3, [pc, #20]	; 30 <internal_putk+0x30>
  18:	e5933000 	ldr	r3, [r3]
  1c:	e12fff33 	blx	r3
  20:	e2844001 	add	r4, r4, #1, 0
  24:	eafffff7 	b	8 <internal_putk+0x8>
  28:	e3a00001 	mov	r0, #1, 0
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <putk>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f3 	strdeq	r0, [r0], -r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d8 	ldrdeq	r0, [r0], -r8
  10:	0000b00c 	andeq	fp, r0, ip
  14:	00007f00 	andeq	r7, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	41070403 	tstmi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00cc0601 	sbceq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a105 	andeq	sl, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000be 	strheq	r0, [r0], -lr
  48:	65050803 	strvs	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	4e070803 	cdpmi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	73060000 	movwvc	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c7 	andeq	r0, r0, r7, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ab0600 	adceq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ad 	andeq	r0, r0, sp, lsr #1
  c4:	05070c01 	streq	r0, [r7, #-3073]	; 0xfffff3ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00330a00 	eorseq	r0, r3, r0, lsl #20
  d0:	04010000 	streq	r0, [r1], #-0
  d4:	00002505 	andeq	r2, r0, r5, lsl #10
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00003400 	andeq	r3, r0, r0, lsl #8
  e0:	0b9c0100 	bleq	fe7004e8 <internal_putk+0xfe7004e8>
  e4:	04010070 	streq	r0, [r1], #-112	; 0xffffff90
  e8:	00009b1f 	andeq	r9, r0, pc, lsl fp
  ec:	00000400 	andeq	r0, r0, r0, lsl #8
  f0:	00000000 	andeq	r0, r0, r0
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <internal_putk+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <internal_putk+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <internal_putk+0x4d1c68>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <internal_putk+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194296 	mulseq	r9, r6, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <internal_putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <internal_putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00000000 	andeq	r0, r0, r0
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a5 	andeq	r0, r0, r5, lsr #1
   4:	00570003 	subseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <internal_putk+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74757000 	ldrbtvc	r7, [r5], #-0
  50:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  54:	72000001 	andvc	r0, r0, #1, 0
  58:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	00220500 	eoreq	r0, r2, r0, lsl #10
  64:	00000205 	andeq	r0, r0, r5, lsl #4
  68:	06150000 	ldreq	r0, [r5], -r0
  6c:	06050501 	streq	r0, [r5], -r1, lsl #10
  70:	000b054b 	andeq	r0, fp, fp, asr #10
  74:	01010402 	tsteq	r1, r2, lsl #8
  78:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  7c:	2e060104 	adfcss	f0, f6, f4
  80:	02000905 	andeq	r0, r0, #81920	; 0x14000
  84:	4b060204 	blmi	18089c <internal_putk+0x18089c>
  88:	02000f05 	andeq	r0, r0, #5, 30
  8c:	05650204 	strbeq	r0, [r5, #-516]!	; 0xfffffdfc
  90:	04020010 	streq	r0, [r2], #-16
  94:	00010602 	andeq	r0, r1, r2, lsl #12
  98:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  9c:	32060505 	andcc	r0, r6, #20971520	; 0x1400000
  a0:	13060105 	movwne	r0, #24837	; 0x6105
  a4:	01000602 	tsteq	r0, r2, lsl #12
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	6900746e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  34:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  38:	5f6c616e 	svcpl	0x006c616e
  3c:	6b747570 	blvs	1d1d604 <internal_putk+0x1d1d604>
  40:	736e7500 	cmnvc	lr, #0, 10
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	6f6c0074 	svcvs	0x006c0074
  50:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  68:	6f6c2067 	svcvs	0x006c2067
  6c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  70:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  74:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  78:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  7c:	2f007261 	svccs	0x00007261
  80:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  84:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  88:	2f73656c 	svccs	0x0073656c
  8c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  90:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  94:	30343273 	eorscc	r3, r4, r3, ror r2
  98:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffef0 <internal_putk+0xfffffef0>
  9c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  a0:	6f687300 	svcvs	0x00687300
  a4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  a8:	7000746e 	andvc	r7, r0, lr, ror #8
  ac:	006b7475 	rsbeq	r7, fp, r5, ror r4
  b0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  b4:	702f6362 	eorvc	r6, pc, r2, ror #6
  b8:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
  bc:	6f6c0063 	svcvs	0x006c0063
  c0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c4:	6300746e 	movwvs	r7, #1134	; 0x46e
  c8:	00726168 	rsbseq	r6, r2, r8, ror #2
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d4:	00726168 	rsbseq	r6, r2, r8, ror #2
  d8:	20554e47 	subscs	r4, r5, r7, asr #28
  dc:	20393943 	eorscs	r3, r9, r3, asr #18
  e0:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e4:	30322031 	eorscc	r2, r2, r1, lsr r0
  e8:	30313931 	eorscc	r3, r1, r1, lsr r9
  ec:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f0:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f4:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f8:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  fc:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 100:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 104:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 108:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 10c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 110:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 114:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 118:	205d3939 	subscs	r3, sp, r9, lsr r9
 11c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 120:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 124:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 128:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 12c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 130:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 134:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 138:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 13c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 140:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 144:	6f6c666d 	svcvs	0x006c666d
 148:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 14c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 150:	2074666f 	rsbscs	r6, r4, pc, ror #12
 154:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 158:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 15c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 160:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 164:	7a6b3676 	bvc	1acdb44 <internal_putk+0x1acdb44>
 168:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 16c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 170:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 174:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 178:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 17c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 180:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 184:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 188:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <internal_putk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <internal_putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <internal_putk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


rpi-rand.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_rand16>:
   0:	e59f2020 	ldr	r2, [pc, #32]	; 28 <rpi_rand16+0x28>
   4:	e1d230b0 	ldrh	r3, [r2]
   8:	e0230123 	eor	r0, r3, r3, lsr #2
   c:	e02001a3 	eor	r0, r0, r3, lsr #3
  10:	e02002a3 	eor	r0, r0, r3, lsr #5
  14:	e2000001 	and	r0, r0, #1, 0
  18:	e1a030a3 	lsr	r3, r3, #1
  1c:	e1830780 	orr	r0, r3, r0, lsl #15
  20:	e1c200b0 	strh	r0, [r2]
  24:	e12fff1e 	bx	lr
  28:	00000000 	andeq	r0, r0, r0

0000002c <rpi_rand32>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <rpi_rand16>
  34:	e1a04800 	lsl	r4, r0, #16
  38:	ebfffffe 	bl	0 <rpi_rand16>
  3c:	e1840000 	orr	r0, r4, r0
  40:	e8bd8010 	pop	{r4, pc}

00000044 <rpi_reset>:
  44:	e59f3008 	ldr	r3, [pc, #8]	; 54 <rpi_reset+0x10>
  48:	e59f2008 	ldr	r2, [pc, #8]	; 58 <rpi_reset+0x14>
  4c:	e1c320b0 	strh	r2, [r3]
  50:	e12fff1e 	bx	lr
  54:	00000000 	andeq	r0, r0, r0
  58:	fffface1 			; <UNDEFINED> instruction: 0xfffface1

Disassembly of section .data:

00000000 <lfsr>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000142 	andeq	r0, r0, r2, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f8 	strdeq	r0, [r0], -r8
  10:	0000bd0c 	andeq	fp, r0, ip, lsl #26
  14:	00009b00 	andeq	r9, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5d070403 	cfstrspl	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00ec0601 	rsceq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000cf05 	andeq	ip, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000de 	ldrdeq	r0, [r0], -lr
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002507 	andeq	r2, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000013 	andeq	r0, r0, r3, lsl r0
  64:	6a070803 	bvs	1c2014 <rpi_reset+0x1c1fd0>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8f060000 	svchi	0x00060000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e7 	andeq	r0, r0, r7, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d90600 	sbcseq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	56170801 	ldrpl	r0, [r7], -r1, lsl #16
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000003 	andeq	r0, r0, r3
  d0:	69620a00 	stmdbvs	r2!, {r9, fp}^
  d4:	09010074 	stmdbeq	r1, {r2, r4, r5, r6}
  d8:	00002c11 	andeq	r2, r0, r1, lsl ip
  dc:	00380b00 	eorseq	r0, r8, r0, lsl #22
  e0:	16010000 	strne	r0, [r1], -r0
  e4:	00004406 	andeq	r4, r0, r6, lsl #8
  e8:	00001800 	andeq	r1, r0, r0, lsl #16
  ec:	029c0100 	addseq	r0, ip, #0
  f0:	0c000001 	stceq	0, cr0, [r0], {1}
  f4:	00000058 	andeq	r0, r0, r8, asr r0
  f8:	2c191601 	ldccs	6, cr1, [r9], {1}
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	4d0d0050 	stcmi	0, cr0, [sp, #-320]	; 0xfffffec0
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	005d0f11 	subseq	r0, sp, r1, lsl pc
 10c:	002c0000 	eoreq	r0, ip, r0
 110:	00180000 	andseq	r0, r8, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	0000012f 	andeq	r0, r0, pc, lsr #2
 11c:	0000340e 	andeq	r3, r0, lr, lsl #8
 120:	00012f00 	andeq	r2, r1, r0, lsl #30
 124:	003c0e00 	eorseq	r0, ip, r0, lsl #28
 128:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 12c:	0f000000 	svceq	0x00000000
 130:	00000042 	andeq	r0, r0, r2, asr #32
 134:	56100b01 	ldrpl	r0, [r0], -r1, lsl #22
 138:	00000000 	andeq	r0, r0, r0
 13c:	2c000000 	stccs	0, cr0, [r0], {-0}
 140:	01000000 	mrseq	r0, (UNDEF: 0)
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reset+0x2c0068>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_reset+0xec2cec>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reset+0x380c24>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	0a000018 	beq	d4 <.debug_abbrev+0xd4>
  70:	08030034 	stmdaeq	r3, {r2, r4, r5}
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reset+0xec2d20>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <rpi_reset+0x2ce880>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050c0000 	streq	r0, [ip, #-0]
  9c:	3a0e0300 	bcc	380ca4 <rpi_reset+0x380c60>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <rpi_reset+0xe83880>
  b4:	0b390b3b 	bleq	e42da8 <rpi_reset+0xe42d64>
  b8:	13491927 	movtne	r1, #39207	; 0x9927
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	82890e00 	addhi	r0, r9, #0, 28
  cc:	01110001 	tsteq	r1, r1
  d0:	00001331 	andeq	r1, r0, r1, lsr r3
  d4:	3f002e0f 	svccc	0x00002e0f
  d8:	3a0e0319 	bcc	380d44 <rpi_reset+0x380d00>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  e8:	97184006 	ldrls	r4, [r8, -r6]
  ec:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b7 	strheq	r0, [r0], -r7
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_reset+0xffffff81>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  50:	6e61722d 	cdpvs	2, 6, cr7, cr1, cr13, {1}
  54:	00632e64 	rsbeq	r2, r3, r4, ror #28
  58:	72000001 	andvc	r0, r0, #1, 0
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	00210500 	eoreq	r0, r1, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	0a030000 	beq	c0074 <rpi_reset+0xc0030>
  70:	13050501 	movwne	r0, #21761	; 0x5501
  74:	01061905 	tsteq	r6, r5, lsl #18
  78:	05662705 	strbeq	r2, [r6, #-1797]!	; 0xfffff8fb
  7c:	05052e35 	streq	r2, [r5, #-3637]	; 0xfffff1cb
  80:	20052f06 	andcs	r2, r5, r6, lsl #30
  84:	19050106 	stmdbne	r5, {r1, r2, r8}
  88:	4a0a052e 	bmi	281548 <rpi_reset+0x281504>
  8c:	2f060505 	svccs	0x00060505
  90:	13060105 	movwne	r0, #24837	; 0x6105
  94:	4c062005 	stcmi	0, cr2, [r6], {5}
  98:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb9b <rpi_reset+0xfffffb57>
  9c:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
  a0:	23052e1a 	movwcs	r2, #24090	; 0x5e1a
  a4:	2f01052e 	svccs	0x0001052e
  a8:	4d061f05 	stcmi	15, cr1, [r6, #-20]	; 0xffffffec
  ac:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  b0:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
  b4:	06026701 	streq	r6, [r2], -r1, lsl #14
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	666c0072 			; <UNDEFINED> instruction: 0x666c0072
  10:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	5f697072 	svcpl	0x00697072
  3c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  40:	70720074 	rsbsvc	r0, r2, r4, ror r0
  44:	61725f69 	cmnvs	r2, r9, ror #30
  48:	3631646e 	ldrtcc	r6, [r1], -lr, ror #8
  4c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  50:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
  54:	00323364 	eorseq	r3, r2, r4, ror #6
  58:	64656573 	strbtvs	r6, [r5], #-1395	; 0xfffffa8d
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	2f007261 	svccs	0x00007261
  9c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  a0:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  a4:	2f73656c 	svccs	0x0073656c
  a8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  ac:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  b0:	30343273 	eorscc	r3, r4, r3, ror r2
  b4:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff0c <rpi_reset+0xfffffec8>
  b8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  bc:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; c4 <.debug_str+0xc4>
  c0:	2f636269 	svccs	0x00636269
  c4:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  c8:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
  cc:	7300632e 	movwvc	r6, #814	; 0x32e
  d0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  d4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d8:	74757000 	ldrbtvc	r7, [r5], #-0
  dc:	6f6c006b 	svcvs	0x006c006b
  e0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  e4:	6300746e 	movwvs	r7, #1134	; 0x46e
  e8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ec:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  f4:	00726168 	rsbseq	r6, r2, r8, ror #2
  f8:	20554e47 	subscs	r4, r5, r7, asr #28
  fc:	20393943 	eorscs	r3, r9, r3, asr #18
 100:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 104:	30322031 	eorscc	r2, r2, r1, lsr r0
 108:	30313931 	eorscc	r3, r1, r1, lsr r9
 10c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 110:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 114:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 118:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 11c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 120:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 124:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 128:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 12c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 130:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 134:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 138:	205d3939 	subscs	r3, sp, r9, lsr r9
 13c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 140:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 144:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 148:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 14c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 150:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 154:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 158:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 15c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 160:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 164:	6f6c666d 	svcvs	0x006c666d
 168:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 16c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 170:	2074666f 	rsbscs	r6, r4, pc, ror #12
 174:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 178:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 17c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 180:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 184:	7a6b3676 	bvc	1acdb64 <rpi_reset+0x1acdb20>
 188:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 18c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 190:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 194:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 198:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 19c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1a0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1a4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1a8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reset+0x80a5ac>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000002c 	andeq	r0, r0, ip, lsr #32
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000044 	andeq	r0, r0, r4, asr #32
  44:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reset+0x12cd7e8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reset+0x463ec>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


snprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <snprintk>:
   0:	e92d000c 	push	{r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d3014 	add	r3, sp, #20, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59d2010 	ldr	r2, [sp, #16]
  18:	ebfffffe 	bl	0 <va_printk>
  1c:	e28dd00c 	add	sp, sp, #12, 0
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd008 	add	sp, sp, #8, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001a3 	andeq	r0, r0, r3, lsr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000113 	andeq	r0, r0, r3, lsl r1
  10:	0000640c 	andeq	r6, r0, ip, lsl #8
  14:	0000c300 	andeq	ip, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	001a0200 	andseq	r0, sl, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	009f0300 	addseq	r0, pc, r0, lsl #6
  34:	05040000 	streq	r0, [r4, #-0]
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	009a0400 	addseq	r0, sl, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	5c020405 	cfstrspl	mvf0, [r2], {5}
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	d1030000 	mrsle	r0, (UNDEF: 3)
  64:	00006917 	andeq	r6, r0, r7, lsl r9
  68:	07040700 	streq	r0, [r4, -r0, lsl #14]
  6c:	00000076 	andeq	r0, r0, r6, ror r0
  70:	07060107 	streq	r0, [r6, -r7, lsl #2]
  74:	07000001 	streq	r0, [r0, -r1]
  78:	00e50502 	rsceq	r0, r5, r2, lsl #10
  7c:	04070000 	streq	r0, [r7], #-0
  80:	0000f905 	andeq	pc, r0, r5, lsl #18
  84:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  88:	000000a9 	andeq	r0, r0, r9, lsr #1
  8c:	29080107 	stmdbcs	r8, {r0, r1, r2, r8}
  90:	07000000 	streq	r0, [r0, -r0]
  94:	00490702 	subeq	r0, r9, r2, lsl #14
  98:	04070000 	streq	r0, [r7], #-0
  9c:	00003707 	andeq	r3, r0, r7, lsl #14
  a0:	07080700 	streq	r0, [r8, -r0, lsl #14]
  a4:	00000083 	andeq	r0, r0, r3, lsl #1
  a8:	00005608 	andeq	r5, r0, r8, lsl #12
  ac:	0000b700 	andeq	fp, r0, r0, lsl #14
  b0:	00560900 	subseq	r0, r6, r0, lsl #18
  b4:	0a000000 	beq	bc <.debug_info+0xbc>
  b8:	000000b7 	strheq	r0, [r0], -r7
  bc:	c30e1c04 	movwgt	r1, #60420	; 0xec04
  c0:	0b000000 	bleq	c8 <.debug_info+0xc8>
  c4:	0000a804 	andeq	sl, r0, r4, lsl #16
  c8:	00560800 	subseq	r0, r6, r0, lsl #16
  cc:	00d80000 	sbcseq	r0, r8, r0
  d0:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00e5040b 	rsceq	r0, r5, fp, lsl #8
  dc:	01070000 	mrseq	r0, (UNDEF: 7)
  e0:	00010208 	andeq	r0, r1, r8, lsl #4
  e4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
  e8:	f40a0000 	vst4.8	{d0-d3}, [sl], r0
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	00f60e21 	rscseq	r0, r6, r1, lsr #28
  f4:	040b0000 	streq	r0, [fp], #-0
  f8:	000000c9 	andeq	r0, r0, r9, asr #1
  fc:	0000070d 	andeq	r0, r0, sp, lsl #14
 100:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 104:	00000056 	andeq	r0, r0, r6, asr r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	01949c01 	orrseq	r9, r4, r1, lsl #24
 114:	620e0000 	andvs	r0, lr, #0, 0
 118:	01006675 	tsteq	r0, r5, ror r6
 11c:	01941405 	orrseq	r1, r4, r5, lsl #8
 120:	00040000 	andeq	r0, r4, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 12c:	20050100 	andcs	r0, r5, r0, lsl #2
 130:	0000005d 	andeq	r0, r0, sp, asr r0
 134:	00000029 	andeq	r0, r0, r9, lsr #32
 138:	00000025 	andeq	r0, r0, r5, lsr #32
 13c:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
 140:	2f050100 	svccs	0x00050100
 144:	000000d8 	ldrdeq	r0, [r0], -r8
 148:	10789102 	rsbsne	r9, r8, r2, lsl #2
 14c:	0000ef11 	andeq	lr, r0, r1, lsl pc
 150:	0d060100 	stfeqs	f0, [r6, #-0]
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 15c:	01007a73 	tsteq	r0, r3, ror sl
 160:	00560d08 	subseq	r0, r6, r8, lsl #26
 164:	004c0000 	subeq	r0, ip, r0
 168:	004a0000 	subeq	r0, sl, r0
 16c:	1c130000 	ldcne	0, cr0, [r3], {-0}
 170:	9a000000 	bls	178 <.debug_info+0x178>
 174:	14000001 	strne	r0, [r0], #-1
 178:	f3035001 	vhadd.u8	d5, d3, d1
 17c:	01145001 	tsteq	r4, r1
 180:	01f30351 	mvnseq	r0, r1, asr r3
 184:	52011451 	andpl	r1, r1, #1358954496	; 0x51000000
 188:	06609103 	strbteq	r9, [r0], -r3, lsl #2
 18c:	02530114 	subseq	r0, r3, #5
 190:	00006491 	muleq	r0, r1, r4
 194:	00de040b 	sbcseq	r0, lr, fp, lsl #8
 198:	10150000 	andsne	r0, r5, r0
 19c:	10000000 	andne	r0, r0, r0
 1a0:	06000000 	streq	r0, [r0], -r0
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <snprintk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <snprintk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <snprintk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <snprintk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <snprintk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <snprintk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <snprintk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <snprintk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <snprintk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <snprintk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a080300 	bcc	200ccc <snprintk+0x200ccc>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
  d8:	03003411 	movweq	r3, #1041	; 0x411
  dc:	3b0b3a0e 	blcc	2ce91c <snprintk+0x2ce91c>
  e0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  e4:	00180213 	andseq	r0, r8, r3, lsl r2
  e8:	00341200 	eorseq	r1, r4, r0, lsl #4
  ec:	0b3a0803 	bleq	e82100 <snprintk+0xe82100>
  f0:	0b390b3b 	bleq	e42de4 <snprintk+0xe42de4>
  f4:	17021349 	strne	r1, [r2, -r9, asr #6]
  f8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  fc:	82891300 	addhi	r1, r9, #0, 6
 100:	01110101 	tsteq	r1, r1, lsl #2
 104:	00001331 	andeq	r1, r0, r1, lsr r3
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	3f002e15 	svccc	0x00002e15
 118:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 11c:	3a0e030e 	bcc	380d5c <snprintk+0x380d5c>
 120:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001b 	andeq	r0, r0, fp, lsl r0
   c:	1b500001 	blne	1400018 <snprintk+0x1400018>
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00001b00 	andeq	r1, r0, r0, lsl #22
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	0000001b 	andeq	r0, r0, fp, lsl r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	00500001 	subseq	r0, r0, r1
  58:	00000000 	andeq	r0, r0, r0
  5c:	Address 0x000000000000005c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000118 	andeq	r0, r0, r8, lsl r1
   4:	00ec0003 	rsceq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  48:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  4c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  50:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  54:	37303173 			; <UNDEFINED> instruction: 0x37303173
  58:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  5c:	63672f62 	cmnvs	r7, #392	; 0x188
  60:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  64:	6f6e2d6d 	svcvs	0x006e2d6d
  68:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  6c:	2f696261 	svccs	0x00696261
  70:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  74:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  78:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  7c:	552f0065 	strpl	r0, [pc, #-101]!	; 1f <.debug_line+0x1f>
  80:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  84:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  88:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  8c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  90:	73632f65 	cmnvc	r3, #404	; 0x194
  94:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  98:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  9c:	2f697062 	svccs	0x00697062
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	706e7300 	rsbvc	r7, lr, r0, lsl #6
  ac:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  b0:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  b4:	73000001 	movwvc	r0, #1
  b8:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
  bc:	00682e67 	rsbeq	r2, r8, r7, ror #28
  c0:	73000002 	movwvc	r0, #2
  c4:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c8:	00682e66 	rsbeq	r2, r8, r6, ror #28
  cc:	72000002 	andvc	r0, r0, #2, 0
  d0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  d4:	00000300 	andeq	r0, r0, r0, lsl #6
  d8:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
  dc:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
  e0:	00003e6e 	andeq	r3, r0, lr, ror #28
  e4:	61760000 	cmnvs	r6, r0
  e8:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  ec:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  f0:	00010068 	andeq	r0, r1, r8, rrx
  f4:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
  f8:	00020500 	andeq	r0, r2, r0, lsl #10
  fc:	16000000 	strne	r0, [r0], -r0
 100:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 104:	05136706 	ldreq	r6, [r3, #-1798]	; 0xfffff8fa
 108:	12054b09 	andne	r4, r5, #9216	; 0x2400
 10c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 110:	05134b06 	ldreq	r4, [r3, #-2822]	; 0xfffff4fa
 114:	02130601 	andseq	r0, r3, #1048576	; 0x100000
 118:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
   c:	006b746e 	rsbeq	r7, fp, lr, ror #8
  10:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  14:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  18:	5f5f006b 	svcpl	0x005f006b
  1c:	63756e67 	cmnvs	r5, #1648	; 0x670
  20:	5f61765f 	svcpl	0x0061765f
  24:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  60:	00747369 	rsbseq	r7, r4, r9, ror #6
  64:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  68:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  6c:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
  70:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  74:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  84:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  88:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  8c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  94:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  98:	5f5f0074 	svcpl	0x005f0074
  9c:	5f007061 	svcpl	0x00007061
  a0:	5f61765f 	svcpl	0x0061765f
  a4:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ac:	6f6c2067 	svcvs	0x006c2067
  b0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  bc:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  c0:	2f007261 	svccs	0x00007261
  c4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  c8:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  cc:	2f73656c 	svccs	0x0073656c
  d0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  d4:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  d8:	30343273 	eorscc	r3, r4, r3, ror r2
  dc:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff34 <snprintk+0xffffff34>
  e0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  e4:	6f687300 	svcvs	0x00687300
  e8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  ec:	6100746e 	tstvs	r0, lr, ror #8
  f0:	00736772 	rsbseq	r6, r3, r2, ror r7
  f4:	6b747570 	blvs	1d1d6bc <snprintk+0x1d1d6bc>
  f8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  fc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 100:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 104:	73007261 	movwvc	r7, #609	; 0x261
 108:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 10c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 110:	47007261 	strmi	r7, [r0, -r1, ror #4]
 114:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 118:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 11c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 120:	31303220 	teqcc	r0, r0, lsr #4
 124:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 128:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 12c:	61656c65 	cmnvs	r5, r5, ror #24
 130:	20296573 	eorcs	r6, r9, r3, ror r5
 134:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 138:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 13c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 140:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 144:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 148:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 14c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 150:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 154:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 158:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	36373131 			; <UNDEFINED> instruction: 0x36373131
 164:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 168:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 16c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 170:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 174:	36373131 			; <UNDEFINED> instruction: 0x36373131
 178:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 17c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 180:	616f6c66 	cmnvs	pc, r6, ror #24
 184:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 188:	6f733d69 	svcvs	0x00733d69
 18c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 190:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 194:	616d2d20 	cmnvs	sp, r0, lsr #26
 198:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 19c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1a0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1a4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1a8:	4f2d2062 	svcmi	0x002d2062
 1ac:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1b0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1b4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1b8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1bc:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1c0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1c4:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <snprintk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	82080e42 	andhi	r0, r8, #1056	; 0x420
  24:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  28:	038e0c0e 	orreq	r0, lr, #3584	; 0xe00
  2c:	4a180e42 	bmi	60393c <snprintk+0x60393c>
  30:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  34:	c342080e 	movtgt	r0, #10254	; 0x280e
  38:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <snprintk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1, 0
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0, 0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1, 0
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1, 0
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0, 0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d8 	ldrdeq	r0, [r0], -r8
  10:	00003f0c 	andeq	r3, r0, ip, lsl #30
  14:	00008d00 	andeq	r8, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4f070403 	svcmi	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	00cc0601 	sbceq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000af05 	andeq	sl, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000be 	strheq	r0, [r0], -lr
  48:	73050803 	movwvc	r0, #22531	; 0x5803
  4c:	03000000 	movweq	r0, #0
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002507 	andeq	r2, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000013 	andeq	r0, r0, r3, lsl r0
  64:	5c070803 	stcpl	8, cr0, [r7], {3}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	81060000 	mrshi	r0, (UNDEF: 6)
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c7 	andeq	r0, r0, r7, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b90600 	adcseq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000038 	andeq	r0, r0, r8, lsr r0
  c4:	34070401 	strcc	r0, [r7], #-1025	; 0xfffffbff
  c8:	00000001 	andeq	r0, r0, r1
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001349c 	muleq	r1, ip, r4
  d8:	00000a00 	andeq	r0, r0, r0, lsl #20
  dc:	04010000 	streq	r0, [r1], #-0
  e0:	00013415 	andeq	r3, r1, r5, lsl r4
  e4:	0b500100 	bleq	14004ec <strcat+0x14004ec>
  e8:	00637273 	rsbeq	r7, r3, r3, ror r2
  ec:	9b270401 	blls	9c10f8 <strcat+0x9c10f8>
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	0c000000 	stceq	0, cr0, [r0], {-0}
  fc:	01003173 	tsteq	r0, r3, ror r1
 100:	01340b05 	teqeq	r4, r5, lsl #22
 104:	002f0000 	eoreq	r0, pc, r0
 108:	00250000 	eoreq	r0, r5, r0
 10c:	730c0000 	movwvc	r0, #49152	; 0xc000
 110:	06010032 			; <UNDEFINED> instruction: 0x06010032
 114:	00009b11 	andeq	r9, r0, r1, lsl fp
 118:	00007400 	andeq	r7, r0, r0, lsl #8
 11c:	00007000 	andeq	r7, r0, r0
 120:	00630c00 	rsbeq	r0, r3, r0, lsl #24
 124:	a10a0701 	tstge	sl, r1, lsl #14
 128:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 12c:	94000000 	strls	r0, [r0], #-0
 130:	00000000 	andeq	r0, r0, r0
 134:	00a10407 	adceq	r0, r1, r7, lsl #8
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcat+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcat+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcat+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a0e 	blcc	2ce8c0 <strcat+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcat+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcat+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcat+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcat+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c510001 	mrrcne	0, 0, r0, r1, cr1
  10:	34000000 	strcc	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	00000000 	andeq	r0, r0, r0
  30:	04000000 	streq	r0, [r0], #-0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00045000 	andeq	r5, r4, r0
  3c:	001c0000 	andseq	r0, ip, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00001c52 	andeq	r1, r0, r2, asr ip
  48:	00002400 	andeq	r2, r0, r0, lsl #8
  4c:	53000100 	movwpl	r0, #256	; 0x100
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	01730003 	cmneq	r3, r3
  5c:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  60:	00003400 	andeq	r3, r0, r0, lsl #8
  64:	53000100 	movwpl	r0, #256	; 0x100
	...
  70:	00000003 	andeq	r0, r0, r3
  74:	00000000 	andeq	r0, r0, r0
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	24510001 	ldrbcs	r0, [r1], #-1
  80:	34000000 	strcc	r0, [r0], #-0
  84:	03000000 	movweq	r0, #0
  88:	9f7f7100 	svcls	0x007f7100
	...
  98:	00000010 	andeq	r0, r0, r0, lsl r0
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	245c0001 	ldrbcs	r0, [ip], #-1
  a4:	34000000 	strcc	r0, [r0], #-0
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00005200 	andeq	r5, r0, r0, lsl #4
  b0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e4 	andeq	r0, r0, r4, ror #1
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcat+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e746163 	rpwcssz	f6, f4, f3
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002c 	andeq	r0, r5, #44, 0	; 0x2c
  68:	00000000 	andeq	r0, r0, r0
  6c:	13050515 	movwne	r0, #21781	; 0x5515
  70:	060b0513 			; <UNDEFINED> instruction: 0x060b0513
  74:	00050511 	andeq	r0, r5, r1, lsl r5
  78:	06010402 	streq	r0, [r1], -r2, lsl #8
  7c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
  80:	09051501 	stmdbeq	r5, {r0, r8, sl, ip}
  84:	01040200 	mrseq	r0, R12_usr
  88:	00100513 	andseq	r0, r0, r3, lsl r5
  8c:	06010402 	streq	r0, [r1], -r2, lsl #8
  90:	000b052e 	andeq	r0, fp, lr, lsr #10
  94:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  98:	01040200 	mrseq	r0, R12_usr
  9c:	05052f06 	streq	r2, [r5, #-3846]	; 0xfffff0fa
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	4e060106 	adfmis	f0, f6, f6
  a8:	01060805 	tsteq	r6, r5, lsl #16
  ac:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  b0:	2f060104 	svccs	0x00060104
  b4:	02000905 	andeq	r0, r0, #81920	; 0x14000
  b8:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
  bc:	0402000b 	streq	r0, [r2], #-11
  c0:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  c4:	04020009 	streq	r0, [r2], #-9
  c8:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
  cc:	0402000f 	streq	r0, [r2], #-15
  d0:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  d4:	0402000d 	streq	r0, [r2], #-13
  d8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffadf <strcat+0xfffffadf>
  dc:	04020005 	streq	r0, [r2], #-5
  e0:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  e4:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0xfffffa9c
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  10:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  3c:	2e007461 	cdpcs	4, 0, cr7, cr0, cr1, {3}
  40:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  44:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  48:	74616372 	strbtvc	r6, [r1], #-882	; 0xfffffc8e
  4c:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  64:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  70:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  84:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  88:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  8c:	73552f00 	cmpvc	r5, #0, 30
  90:	2f737265 	svccs	0x00737265
  94:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  98:	6f532f73 	svcvs	0x00532f73
  9c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  a0:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  a4:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  a8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  ac:	73006970 	movwvc	r6, #2416	; 0x970
  b0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	74757000 	ldrbtvc	r7, [r5], #-0
  bc:	6f6c006b 	svcvs	0x006c006b
  c0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c4:	6300746e 	movwvs	r7, #1134	; 0x46e
  c8:	00726168 	rsbseq	r6, r2, r8, ror #2
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d4:	00726168 	rsbseq	r6, r2, r8, ror #2
  d8:	20554e47 	subscs	r4, r5, r7, asr #28
  dc:	20393943 	eorscs	r3, r9, r3, asr #18
  e0:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e4:	30322031 	eorscc	r2, r2, r1, lsr r0
  e8:	30313931 	eorscc	r3, r1, r1, lsr r9
  ec:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f0:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f4:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f8:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  fc:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 100:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 104:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 108:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 10c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 110:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 114:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 118:	205d3939 	subscs	r3, sp, r9, lsr r9
 11c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 120:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 124:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 128:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 12c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 130:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 134:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 138:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 13c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 140:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 144:	6f6c666d 	svcvs	0x006c666d
 148:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 14c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 150:	2074666f 	rsbscs	r6, r4, pc, ror #12
 154:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 158:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 15c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 160:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 164:	7a6b3676 	bvc	1acdb44 <strcat+0x1acdb44>
 168:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 16c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 170:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 174:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 178:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 17c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 180:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 184:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 188:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcat+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcat+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1, 0
  14:	e3530000 	cmp	r3, #0, 0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0, 0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d3 	ldrdeq	r0, [r0], -r3
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00008800 	andeq	r8, r0, r0, lsl #16
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4a070403 	bmi	1c1014 <strchr+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	00c70601 	sbceq	r0, r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000aa05 	andeq	sl, r0, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b9 	strheq	r0, [r0], -r9
  48:	6e050803 	cdpvs	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00170801 	andseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003707 	andeq	r3, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000025 	andeq	r0, r0, r5, lsr #32
  64:	57070803 	strpl	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	7c060000 	stcvc	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c2 	andeq	r0, r0, r2, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b40600 	adcseq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	fe070401 	cdp2	4, 0, cr0, cr7, cr1, {0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	24000000 	strcs	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0000fe9c 	muleq	r0, ip, lr
  d8:	00730a00 	rsbseq	r0, r3, r0, lsl #20
  dc:	9b230401 	blls	8c10e8 <strchr+0x8c10e8>
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0a000000 	beq	f0 <.debug_info+0xf0>
  ec:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
  f0:	0000252a 	andeq	r2, r0, sl, lsr #10
  f4:	00004600 	andeq	r4, r0, r0, lsl #12
  f8:	00004400 	andeq	r4, r0, r0, lsl #8
  fc:	04070000 	streq	r0, [r7], #-0
 100:	000000a1 	andeq	r0, r0, r1, lsr #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strchr+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strchr+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strchr+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010101 	andeq	r0, r1, r1, lsl #2
	...
  10:	00500001 	subseq	r0, r0, r1
  14:	14000000 	strne	r0, [r0], #-0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  24:	00002000 	andeq	r2, r0, r0
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	01f30006 	mvnseq	r0, r6
  38:	9f012350 	svcls	0x00012350
	...
  44:	00000001 	andeq	r0, r0, r1
  48:	00240000 	eoreq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008f 	andeq	r0, r0, pc, lsl #1
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e726863 	cdpcs	8, 7, cr6, cr2, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002d 	andeq	r0, r5, #45, 0	; 0x2d
  68:	00000000 	andeq	r0, r0, r0
  6c:	13050515 	movwne	r0, #21781	; 0x5515
  70:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
  74:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
  78:	0c052e10 	stceq	14, cr2, [r5], {16}
  7c:	060d052e 	streq	r0, [sp], -lr, lsr #10
  80:	0610054d 	ldreq	r0, [r0], -sp, asr #10
  84:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
  88:	054c0c05 	strbeq	r0, [ip, #-3077]	; 0xfffff3fb
  8c:	02022f01 	andeq	r2, r2, #1, 30
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
   4:	2e007268 	cdpcs	2, 0, cr7, cr0, cr8, {3}
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	72686372 	rsbvc	r6, r8, #-939524095	; 0xc8000001
  14:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	6f6c0074 	svcvs	0x006c0074
  70:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	5f697072 	svcpl	0x00697072
  80:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  84:	00726168 	rsbseq	r6, r2, r8, ror #2
  88:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  8c:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffecc <strchr+0xfffffecc>
  90:	73656c69 	cmnvc	r5, #26880	; 0x6900
  94:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd6d <strchr+0xfffffd6d>
  98:	2f656372 	svccs	0x00656372
  9c:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  a0:	2f786c30 	svccs	0x00786c30
  a4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a8:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	6b747570 	blvs	1d1d67c <strchr+0x1d1d67c>
  b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  bc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c0:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  c4:	73007261 	movwvc	r7, #609	; 0x261
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  d4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d8:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  dc:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e0:	31303220 	teqcc	r0, r0, lsr #4
  e4:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  e8:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  ec:	61656c65 	cmnvs	r5, r5, ror #24
  f0:	20296573 	eorcs	r6, r9, r3, ror r5
  f4:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  f8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  fc:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 100:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 104:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 108:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 10c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 110:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 114:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 118:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 11c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 120:	36373131 			; <UNDEFINED> instruction: 0x36373131
 124:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 128:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 12c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 130:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 134:	36373131 			; <UNDEFINED> instruction: 0x36373131
 138:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 13c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 140:	616f6c66 	cmnvs	pc, r6, ror #24
 144:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 148:	6f733d69 	svcvs	0x00733d69
 14c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 150:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 154:	616d2d20 	cmnvs	sp, r0, lsr #26
 158:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 15c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 160:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 164:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 168:	4f2d2062 	svcmi	0x002d2062
 16c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 170:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 174:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 178:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 17c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 180:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 184:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0, 0
   8:	0a000004 	beq	20 <strcmp+0x20>
   c:	e5d12000 	ldrb	r2, [r1]
  10:	e1530002 	cmp	r3, r2
  14:	02800001 	addeq	r0, r0, #1, 0
  18:	02811001 	addeq	r1, r1, #1, 0
  1c:	0afffff7 	beq	0 <strcmp>
  20:	e5d10000 	ldrb	r0, [r1]
  24:	e0430000 	sub	r0, r3, r0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d3 	ldrdeq	r0, [r0], -r3
  10:	0000400c 	andeq	r4, r0, ip
  14:	00008800 	andeq	r8, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	00c70601 	sbceq	r0, r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000aa05 	andeq	sl, r0, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b9 	strheq	r0, [r0], -r9
  48:	6e050803 	cdpvs	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	50070803 	andpl	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	7c060000 	stcvc	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c2 	andeq	r0, r0, r2, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b40600 	adcseq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000067 	andeq	r0, r0, r7, rrx
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2c000000 	stccs	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00610a9c 	mlseq	r1, ip, sl, r0
  d8:	9b180301 	blls	600ce4 <strcmp+0x600ce4>
  dc:	04000000 	streq	r0, [r0], #-0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0a000000 	beq	ec <.debug_info+0xec>
  e8:	03010062 	movweq	r0, #4194	; 0x1062
  ec:	00009b27 	andeq	r9, r0, r7, lsr #22
  f0:	00002600 	andeq	r2, r0, r0, lsl #12
  f4:	00002200 	andeq	r2, r0, r0, lsl #4
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcmp+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcmp+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <strcmp+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000018 	andeq	r0, r0, r8, lsl r0
   c:	18500001 	ldmdane	r0, {r0}^
  10:	24000000 	strcs	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005000 	andeq	r5, r0, r0
	...
  28:	001c0000 	andseq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001c51 	andeq	r1, r0, r1, asr ip
  34:	00002c00 	andeq	r2, r0, r0, lsl #24
  38:	51000100 	mrspl	r0, (UNDEF: 16)
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009d 	muleq	r0, sp, r0
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002a 	andeq	r0, r5, #42, 0	; 0x2a
  68:	00000000 	andeq	r0, r0, r0
  6c:	13090514 	movwne	r0, #38164	; 0x9514
  70:	05010f05 	streq	r0, [r1, #-3845]	; 0xfffff0fb
  74:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  78:	1c052e0f 	stcne	14, cr2, [r5], {15}
  7c:	01040200 	mrseq	r0, R12_usr
  80:	0013054a 	andseq	r0, r3, sl, asr #10
  84:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  88:	2f061105 	svccs	0x00061105
  8c:	2e061605 	cfmadd32cs	mvax0, mvfx1, mvfx6, mvfx5
  90:	0609052e 	streq	r0, [r9], -lr, lsr #10
  94:	0615052f 	ldreq	r0, [r5], -pc, lsr #10
  98:	2f010501 	svccs	0x00010501
  9c:	01000402 	tsteq	r0, r2, lsl #8
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  44:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  48:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  4c:	00632e70 	rsbeq	r2, r3, r0, ror lr
  50:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  54:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  58:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7300746e 	movwvc	r7, #1134	; 0x46e
  68:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  6c:	6f6c0070 	svcvs	0x006c0070
  70:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	5f697072 	svcpl	0x00697072
  80:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  84:	00726168 	rsbseq	r6, r2, r8, ror #2
  88:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  8c:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffecc <strcmp+0xfffffecc>
  90:	73656c69 	cmnvc	r5, #26880	; 0x6900
  94:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd6d <strcmp+0xfffffd6d>
  98:	2f656372 	svccs	0x00656372
  9c:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  a0:	2f786c30 	svccs	0x00786c30
  a4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a8:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	6b747570 	blvs	1d1d67c <strcmp+0x1d1d67c>
  b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  bc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c0:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  c4:	73007261 	movwvc	r7, #609	; 0x261
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  d4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d8:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  dc:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e0:	31303220 	teqcc	r0, r0, lsr #4
  e4:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  e8:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  ec:	61656c65 	cmnvs	r5, r5, ror #24
  f0:	20296573 	eorcs	r6, r9, r3, ror r5
  f4:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  f8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  fc:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 100:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 104:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 108:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 10c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 110:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 114:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 118:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 11c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 120:	36373131 			; <UNDEFINED> instruction: 0x36373131
 124:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 128:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 12c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 130:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 134:	36373131 			; <UNDEFINED> instruction: 0x36373131
 138:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 13c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 140:	616f6c66 	cmnvs	pc, r6, ror #24
 144:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 148:	6f733d69 	svcvs	0x00733d69
 14c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 150:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 154:	616d2d20 	cmnvs	sp, r0, lsr #26
 158:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 15c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 160:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 164:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 168:	4f2d2062 	svcmi	0x002d2062
 16c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 170:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 174:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 178:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 17c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 180:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 184:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1, 0
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1, 0
  14:	e3520000 	cmp	r2, #0, 0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d3 	ldrdeq	r0, [r0], -r3
  10:	00000e0c 	andeq	r0, r0, ip, lsl #28
  14:	00008800 	andeq	r8, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002000 	andeq	r2, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4a070403 	bmi	1c1014 <strcpy+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	00c70601 	sbceq	r0, r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000aa05 	andeq	sl, r0, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b9 	strheq	r0, [r0], -r9
  48:	6e050803 	cdpvs	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003707 	andeq	r3, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000025 	andeq	r0, r0, r5, lsr #32
  64:	57070803 	strpl	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	7c060000 	stcvc	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c2 	andeq	r0, r0, r2, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b40600 	adcseq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000001e 	andeq	r0, r0, lr, lsl r0
  c4:	0c070301 	stceq	3, cr0, [r7], {1}
  c8:	00000001 	andeq	r0, r0, r1
  cc:	20000000 	andcs	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00010c9c 	muleq	r1, ip, ip
  d8:	31730a00 	cmncc	r3, r0, lsl #20
  dc:	15030100 	strne	r0, [r3, #-256]	; 0xffffff00
  e0:	0000010c 	andeq	r0, r0, ip, lsl #2
  e4:	730b5001 	movwvc	r5, #45057	; 0xb001
  e8:	03010032 	movweq	r0, #4146	; 0x1032
  ec:	00009b26 	andeq	r9, r0, r6, lsr #22
  f0:	00000600 	andeq	r0, r0, r0, lsl #12
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00730c00 	rsbseq	r0, r3, r0, lsl #24
  fc:	0c140401 	cfldrseq	mvf0, [r4], {1}
 100:	37000001 	strcc	r0, [r0, -r1]
 104:	31000000 	mrscc	r0, (UNDEF: 0)
 108:	00000000 	andeq	r0, r0, r0
 10c:	00a10407 	adceq	r0, r1, r7, lsl #8
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcpy+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcpy+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strcpy+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcpy+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcpy+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcpy+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcpy+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00040000 	andeq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000451 	andeq	r0, r0, r1, asr r4
  14:	00000c00 	andeq	r0, r0, r0, lsl #24
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000020 	andeq	r0, r0, r0, lsr #32
  24:	7f710003 	svcvc	0x00710003
  28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000200 	andeq	r0, r0, r0, lsl #4
  34:	00000000 	andeq	r0, r0, r0
  38:	04000000 	streq	r0, [r0], #-0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00045000 	andeq	r5, r4, r0
  44:	00140000 	andseq	r0, r4, r0
  48:	00010000 	andeq	r0, r1, r0
  4c:	0000145c 	andeq	r1, r0, ip, asr r4
  50:	00002000 	andeq	r2, r0, r0
  54:	7c000300 	stcvc	3, cr0, [r0], {-0}
  58:	00009f7f 	andeq	r9, r0, pc, ror pc
  5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009b 	muleq	r0, fp, r0
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002a 	andeq	r0, r5, #42, 0	; 0x2a
  68:	00000000 	andeq	r0, r0, r0
  6c:	13050514 	movwne	r0, #21780	; 0x5514
  70:	06140513 			; <UNDEFINED> instruction: 0x06140513
  74:	00220511 	eoreq	r0, r2, r1, lsl r5
  78:	06010402 	streq	r0, [r1], -r2, lsl #8
  7c:	000b052f 	andeq	r0, fp, pc, lsr #10
  80:	01010402 	tsteq	r1, r2, lsl #8
  84:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
  88:	01060104 	tsteq	r6, r4, lsl #2
  8c:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
  90:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
  94:	0402000b 	streq	r0, [r2], #-11
  98:	06024a01 	streq	r4, [r2], -r1, lsl #20
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
  18:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  1c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
  20:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	6f6c0074 	svcvs	0x006c0074
  70:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	5f697072 	svcpl	0x00697072
  80:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  84:	00726168 	rsbseq	r6, r2, r8, ror #2
  88:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  8c:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffecc <strcpy+0xfffffecc>
  90:	73656c69 	cmnvc	r5, #26880	; 0x6900
  94:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd6d <strcpy+0xfffffd6d>
  98:	2f656372 	svccs	0x00656372
  9c:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  a0:	2f786c30 	svccs	0x00786c30
  a4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a8:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	6b747570 	blvs	1d1d67c <strcpy+0x1d1d67c>
  b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  bc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c0:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  c4:	73007261 	movwvc	r7, #609	; 0x261
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  d4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d8:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  dc:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e0:	31303220 	teqcc	r0, r0, lsr #4
  e4:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  e8:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  ec:	61656c65 	cmnvs	r5, r5, ror #24
  f0:	20296573 	eorcs	r6, r9, r3, ror r5
  f4:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  f8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  fc:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 100:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 104:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 108:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 10c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 110:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 114:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 118:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 11c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 120:	36373131 			; <UNDEFINED> instruction: 0x36373131
 124:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 128:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 12c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 130:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 134:	36373131 			; <UNDEFINED> instruction: 0x36373131
 138:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 13c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 140:	616f6c66 	cmnvs	pc, r6, ror #24
 144:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 148:	6f733d69 	svcvs	0x00733d69
 14c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 150:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 154:	616d2d20 	cmnvs	sp, r0, lsr #26
 158:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 15c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 160:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 164:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 168:	4f2d2062 	svcmi	0x002d2062
 16c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 170:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 174:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 178:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 17c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 180:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 184:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0, 0
   8:	e7d23000 	ldrb	r3, [r2, r0]
   c:	e3530000 	cmp	r3, #0, 0
  10:	012fff1e 	bxeq	lr
  14:	e2800001 	add	r0, r0, #1, 0
  18:	eafffffa 	b	8 <strlen+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000105 	andeq	r0, r0, r5, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000da 	ldrdeq	r0, [r0], -sl
  10:	0000410c 	andeq	r4, r0, ip, lsl #2
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	51070404 	tstpl	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00ce0601 	sbceq	r0, lr, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b105 	andeq	fp, r0, r5, lsl #2
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c0 	andeq	r0, r0, r0, asr #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	000e0801 	andeq	r0, lr, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002e07 	andeq	r2, r0, r7, lsl #28
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	5e070804 	cdppl	8, 0, cr0, cr7, cr4, {0}
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	83070000 	movwhi	r0, #28672	; 0x7000
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000c9 	andeq	r0, r0, r9, asr #1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00bb0700 	adcseq	r0, fp, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000007 	andeq	r0, r0, r7
  d0:	2c080301 	stccs	3, cr0, [r8], {1}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	1c000000 	stcne	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00700b9c 			; <UNDEFINED> instruction: 0x00700b9c
  e4:	a71b0301 	ldrge	r0, [fp, -r1, lsl #6]
  e8:	04000000 	streq	r0, [r0], #-0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0c000000 	stceq	0, cr0, [r0], {-0}
  f4:	00746572 	rsbseq	r6, r4, r2, ror r5
  f8:	2c0c0401 	cfstrscs	mvf0, [ip], {1}
  fc:	26000000 	strcs	r0, [r0], -r0
 100:	22000000 	andcs	r0, r0, #0, 0
 104:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strlen+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strlen+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strlen+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <strlen+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strlen+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194297 	mulseq	r9, r7, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <strlen+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <strlen+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0803 	bleq	e820b4 <strlen+0xe820b4>
  a4:	0b390b3b 	bleq	e42d98 <strlen+0xe42d98>
  a8:	17021349 	strne	r1, [r2, -r9, asr #6]
  ac:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	1c000000 	stcne	0, cr0, [r0], {-0}
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005200 	andeq	r5, r0, r0, lsl #4
  1c:	00000000 	andeq	r0, r0, r0
  20:	00020000 	andeq	r0, r2, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	00080000 	andeq	r0, r8, r0
  2c:	00020000 	andeq	r0, r2, r0
  30:	00089f30 	andeq	r9, r8, r0, lsr pc
  34:	001c0000 	andseq	r0, ip, r0
  38:	00010000 	andeq	r0, r1, r0
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000010d 	andeq	r0, r0, sp, lsl #2
   4:	00c10003 	sbceq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strlen+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <strlen+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  70:	2f747365 	svccs	0x00747365
  74:	30322d39 	eorscc	r2, r2, r9, lsr sp
  78:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  7c:	3173632d 	cmncc	r3, sp, lsr #6
  80:	2f653730 	svccs	0x00653730
  84:	2f62696c 	svccs	0x0062696c
  88:	2f636367 	svccs	0x00636367
  8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  98:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  9c:	2f312e32 	svccs	0x00312e32
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	72747300 	rsbsvc	r7, r4, #0, 6
  ac:	2e6e656c 	cdpcs	5, 6, cr6, cr14, cr12, {3}
  b0:	00010063 	andeq	r0, r1, r3, rrx
  b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	74730000 	ldrbtvc	r0, [r3], #-0
  c0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  c4:	0300682e 	movweq	r6, #2094	; 0x82e
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	0205001e 	andeq	r0, r5, #30, 0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  d8:	132f0605 			; <UNDEFINED> instruction: 0x132f0605
  dc:	01060e05 	tsteq	r6, r5, lsl #28
  e0:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
  e4:	2e060104 	adfcss	f0, f6, f4
  e8:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
  ec:	01060104 	tsteq	r6, r4, lsl #2
  f0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  f4:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
  f8:	04020009 	streq	r0, [r2], #-9
  fc:	054b0603 	strbeq	r0, [fp, #-1539]	; 0xfffff9fd
 100:	0402001b 	streq	r0, [r2], #-27	; 0xffffffe5
 104:	02001103 	andeq	r1, r0, #-1073741824	; 0xc0000000
 108:	2e060304 	cdpcs	3, 0, cr0, cr6, cr4, {0}
 10c:	01000202 	tsteq	r0, r2, lsl #4
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
   c:	6e75006e 	cdpvs	0, 7, cr0, cr5, cr14, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  4c:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	6f6c0074 	svcvs	0x006c0074
  60:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  98:	2f73656c 	svccs	0x0073656c
  9c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  a0:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  a4:	30343273 	eorscc	r3, r4, r3, ror r2
  a8:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff00 <strlen+0xffffff00>
  ac:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	7000746e 	andvc	r7, r0, lr, ror #8
  bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d4:	61686320 	cmnvs	r8, r0, lsr #6
  d8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  dc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e4:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  ec:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  f0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f8:	5b202965 	blpl	80a694 <strlen+0x80a694>
  fc:	2f4d5241 	svccs	0x004d5241
 100:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 104:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 108:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 110:	6f697369 	svcvs	0x00697369
 114:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 118:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 11c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 120:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <strlen+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 134:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 138:	316d7261 	cmncc	sp, r1, ror #4
 13c:	6a363731 	bvs	d8de08 <strlen+0xd8de08>
 140:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 144:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 148:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 14c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 150:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 154:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 158:	206d7261 	rsbcs	r7, sp, r1, ror #4
 15c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 160:	613d6863 	teqvs	sp, r3, ror #16
 164:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 168:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 16c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 170:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 174:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 178:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 17c:	20393975 	eorscs	r3, r9, r5, ror r9
 180:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 184:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 188:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 18c:	Address 0x000000000000018c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strlen+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strlen+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0, 0
   4:	e2422001 	sub	r2, r2, #1, 0
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014e 	andeq	r0, r0, lr, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000dc 	ldrdeq	r0, [r0], -ip
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00008900 	andeq	r8, r0, r0, lsl #18
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	4b070404 	blmi	1c1018 <strncmp+0x1c1018>
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00d00601 	sbcseq	r0, r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b305 	andeq	fp, r0, r5, lsl #6
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c2 	andeq	r0, r0, r2, asr #1
  54:	6f050804 	svcvs	0x00050804
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00180801 	andseq	r0, r8, r1, lsl #16
  60:	5b050000 	blpl	140068 <strncmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00380702 	eorseq	r0, r8, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00002607 	andeq	r2, r0, r7, lsl #12
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000058 	andeq	r0, r0, r8, asr r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000007d 	andeq	r0, r0, sp, ror r0
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000cb08 	andeq	ip, r0, r8, lsl #22
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	bd080000 	stclt	0, cr0, [r8, #-0]
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000ab0a 	andeq	sl, r0, sl, lsl #22
  d4:	05040100 	streq	r0, [r4, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000002c 	andeq	r0, r0, ip, lsr #32
  e4:	014b9c01 	cmpeq	fp, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	00ac1904 	adceq	r1, ip, r4, lsl #18
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0b0000 	svcpl	0x000b0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	00ac2a04 	adceq	r2, ip, r4, lsl #20
 108:	00290000 	eoreq	r0, r9, r0
 10c:	00250000 	eoreq	r0, r5, r0
 110:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
 114:	36040100 	strcc	r0, [r4], -r0, lsl #2
 118:	0000002c 	andeq	r0, r0, ip, lsr #32
 11c:	00000050 	andeq	r0, r0, r0, asr r0
 120:	0000004a 	andeq	r0, r0, sl, asr #32
 124:	0031730c 	eorseq	r7, r1, ip, lsl #6
 128:	4b1a0501 	blmi	681534 <strncmp+0x681534>
 12c:	83000001 	movwhi	r0, #1
 130:	7b000000 	blvc	8 <.debug_info+0x8>
 134:	0c000000 	stceq	0, cr0, [r0], {-0}
 138:	01003273 	tsteq	r0, r3, ror r2
 13c:	014b2c05 	cmpeq	fp, r5, lsl #24
 140:	00bf0000 	adcseq	r0, pc, r0
 144:	00b90000 	adcseq	r0, r9, r0
 148:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 14c:	00006204 	andeq	r6, r0, r4, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strncmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strncmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strncmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <strncmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strncmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <strncmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strncmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <strncmp+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <strncmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <strncmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00030300 	andeq	r0, r3, r0, lsl #6
	...
   c:	00500001 	subseq	r0, r0, r1
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	03030000 	movweq	r0, #12288	; 0x3000
	...
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	03000000 	movweq	r0, #0
  4c:	00000003 	andeq	r0, r0, r3
	...
  58:	00520001 	subseq	r0, r2, r1
  5c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00085200 	andeq	r5, r8, r0, lsl #4
  68:	002c0000 	eoreq	r0, ip, r0
  6c:	00030000 	andeq	r0, r3, r0
  70:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
  74:	00000000 	andeq	r0, r0, r0
  78:	02000000 	andeq	r0, r0, #0, 0
  7c:	00000101 	andeq	r0, r0, r1, lsl #2
  80:	00000000 	andeq	r0, r0, r0
  84:	0c000000 	stceq	0, cr0, [r0], {-0}
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	000c5000 	andeq	r5, ip, r0
  90:	00100000 	andseq	r0, r0, r0
  94:	00030000 	andeq	r0, r3, r0
  98:	109f0170 	addsne	r0, pc, r0, ror r1	; <UNPREDICTABLE>
  9c:	20000000 	andcs	r0, r0, r0
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	00245000 	eoreq	r5, r4, r0
  a8:	00280000 	eoreq	r0, r8, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00000050 	andeq	r0, r0, r0, asr r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000200 	andeq	r0, r0, r0, lsl #4
  bc:	00000000 	andeq	r0, r0, r0
  c0:	10000000 	andne	r0, r0, r0
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	00105100 	andseq	r5, r0, r0, lsl #2
  cc:	00140000 	andseq	r0, r4, r0
  d0:	00030000 	andeq	r0, r3, r0
  d4:	149f0171 	ldrne	r0, [pc], #369	; 8 <.debug_loc+0x8>
  d8:	2c000000 	stccs	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00005100 	andeq	r5, r0, r0, lsl #2
  e4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fe 	strdeq	r0, [r0], -lr
   4:	00c20003 	sbceq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strncmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <strncmp+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  70:	2f747365 	svccs	0x00747365
  74:	30322d39 	eorscc	r2, r2, r9, lsr sp
  78:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  7c:	3173632d 	cmncc	r3, sp, lsr #6
  80:	2f653730 	svccs	0x00653730
  84:	2f62696c 	svccs	0x0062696c
  88:	2f636367 	svccs	0x00636367
  8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  98:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  9c:	2f312e32 	svccs	0x00312e32
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	72747300 	rsbsvc	r7, r4, #0, 6
  ac:	706d636e 	rsbvc	r6, sp, lr, ror #6
  b0:	0100632e 	tsteq	r0, lr, lsr #6
  b4:	70720000 	rsbsvc	r0, r2, r0
  b8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  bc:	73000002 	movwvc	r0, #2
  c0:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c4:	00682e66 	rsbeq	r2, r8, r6, ror #28
  c8:	00000003 	andeq	r0, r0, r3
  cc:	05003905 	streq	r3, [r0, #-2309]	; 0xfffff6fb
  d0:	00000002 	andeq	r0, r0, r2
  d4:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  d8:	0a051313 	beq	144d2c <strncmp+0x144d2c>
  dc:	4a010601 	bmi	418e8 <strncmp+0x418e8>
  e0:	2f060905 	svccs	0x00060905
  e4:	01060c05 	tsteq	r6, r5, lsl #24
  e8:	052e1305 	streq	r1, [lr, #-773]!	; 0xfffffcfb
  ec:	0d052e0b 	stceq	14, cr2, [r5, #-44]	; 0xffffffd4
  f0:	1b054b06 	blne	152d10 <strncmp+0x152d10>
  f4:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  f8:	0105300c 	tsteq	r5, ip
  fc:	0002022f 	andeq	r0, r2, pc, lsr #4
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2e00745f 	cfmvsrcs	mvf0, r7
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  14:	00632e70 	rsbeq	r2, r3, r0, ror lr
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	61686320 	cmnvs	r8, r0, lsr #6
  24:	6f6c0072 	svcvs	0x006c0072
  28:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  3c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  4c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  50:	2064656e 	rsbcs	r6, r4, lr, ror #10
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  60:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  64:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  80:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  84:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  88:	73552f00 	cmpvc	r5, #0, 30
  8c:	2f737265 	svccs	0x00737265
  90:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  94:	6f532f73 	svcvs	0x00532f73
  98:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  9c:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  a0:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  a4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a8:	73006970 	movwvc	r6, #2416	; 0x970
  ac:	636e7274 	cmnvs	lr, #116, 4	; 0x40000007
  b0:	7300706d 	movwvc	r7, #109	; 0x6d
  b4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	74757000 	ldrbtvc	r7, [r5], #-0
  c0:	6f6c006b 	svcvs	0x006c006b
  c4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c8:	6300746e 	movwvs	r7, #1134	; 0x46e
  cc:	00726168 	rsbseq	r6, r2, r8, ror #2
  d0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d8:	00726168 	rsbseq	r6, r2, r8, ror #2
  dc:	20554e47 	subscs	r4, r5, r7, asr #28
  e0:	20393943 	eorscs	r3, r9, r3, asr #18
  e4:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e8:	30322031 	eorscc	r2, r2, r1, lsr r0
  ec:	30313931 	eorscc	r3, r1, r1, lsr r9
  f0:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  fc:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 100:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 104:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 108:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 10c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 110:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 114:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 118:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 11c:	205d3939 	subscs	r3, sp, r9, lsr r9
 120:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 124:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 128:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 12c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 130:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 134:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 138:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 13c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 140:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 144:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 148:	6f6c666d 	svcvs	0x006c666d
 14c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 150:	733d6962 	teqvc	sp, #1605632	; 0x188000
 154:	2074666f 	rsbscs	r6, r4, pc, ror #12
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 160:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 164:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 168:	7a6b3676 	bvc	1acdb48 <strncmp+0x1acdb48>
 16c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 170:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 174:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 178:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 17c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 184:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 188:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 18c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strncmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strncmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a01000 	mov	r1, r0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0, 0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000cc 	andeq	r0, r0, ip, asr #1
  10:	0001810c 	andeq	r8, r1, ip, lsl #2
  14:	00007100 	andeq	r7, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	00c00601 	sbceq	r0, r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00009c05 	andeq	r9, r0, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b2 	strheq	r0, [r0], -r2
  48:	57050803 	strpl	r0, [r5, -r3, lsl #16]
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	40070803 	andmi	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	65060000 	strvs	r0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000bb 	strheq	r0, [r0], -fp
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ad0600 	adceq	r0, sp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000093 	muleq	r0, r3, r0
  c4:	25050401 	strcs	r0, [r5, #-1025]	; 0xfffffbff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	1c000000 	stcne	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001069c 	muleq	r1, ip, r6
  d8:	00680a00 	rsbeq	r0, r8, r0, lsl #20
  dc:	2c170401 	cfldrscs	mvf0, [r7], {1}
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0b000000 	bleq	f0 <.debug_info+0xf0>
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	00000106 	andeq	r0, r0, r6, lsl #2
  f4:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
  f8:	00000003 	andeq	r0, r0, r3
  fc:	51010c00 	tstpl	r1, r0, lsl #24
 100:	5001f303 	andpl	pc, r1, r3, lsl #6
 104:	a60d0000 	strge	r0, [sp], -r0
 108:	a6000000 	strge	r0, [r0], -r0
 10c:	02000000 	andeq	r0, r0, #0, 0
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_hex+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <uart_hex+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <uart_hex+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <uart_hex+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	0001828a 	andeq	r8, r1, sl, lsl #5
  a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  a4:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ac:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  b0:	0b3a0e03 	bleq	e838c4 <uart_hex+0xe838c4>
  b4:	0b390b3b 	bleq	e42da8 <uart_hex+0xe42da8>
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000c0000 	andeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000c50 	andeq	r0, r0, r0, asr ip
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000007e 	andeq	r0, r0, lr, ror r0
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <uart_hex+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72617500 	rsbvc	r7, r1, #0, 10
  50:	65682d74 	strbvs	r2, [r8, #-3444]!	; 0xfffff28c
  54:	00632e78 	rsbeq	r2, r3, r8, ror lr
  58:	72000001 	andvc	r0, r0, #1, 0
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	001a0500 	andseq	r0, sl, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	06150000 	ldreq	r0, [r5], -r0
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	062e064b 	strteq	r0, [lr], -fp, asr #12
  78:	0601052f 	streq	r0, [r1], -pc, lsr #10
  7c:	00060213 	andeq	r0, r6, r3, lsl r2
  80:	Address 0x0000000000000080 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  6c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  70:	73552f00 	cmpvc	r5, #0, 30
  74:	2f737265 	svccs	0x00737265
  78:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  7c:	6f532f73 	svcvs	0x00532f73
  80:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  84:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  88:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  8c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  90:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  94:	5f747261 	svcpl	0x00747261
  98:	00786568 	rsbseq	r6, r8, r8, ror #10
  9c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  a0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  a4:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  a8:	6b746e69 	blvs	1d1ba54 <uart_hex+0x1d1ba54>
  ac:	74757000 	ldrbtvc	r7, [r5], #-0
  b0:	6f6c006b 	svcvs	0x006c006b
  b4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b8:	6300746e 	movwvs	r7, #1134	; 0x46e
  bc:	00726168 	rsbseq	r6, r2, r8, ror #2
  c0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  c4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  c8:	00726168 	rsbseq	r6, r2, r8, ror #2
  cc:	20554e47 	subscs	r4, r5, r7, asr #28
  d0:	20393943 	eorscs	r3, r9, r3, asr #18
  d4:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  d8:	30322031 	eorscc	r2, r2, r1, lsr r0
  dc:	30313931 	eorscc	r3, r1, r1, lsr r9
  e0:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  e4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  e8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  ec:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  f0:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  f4:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  f8:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  fc:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 100:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 104:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 108:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 10c:	205d3939 	subscs	r3, sp, r9, lsr r9
 110:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 114:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 118:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 11c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 120:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 124:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 128:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 12c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 130:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 134:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 138:	6f6c666d 	svcvs	0x006c666d
 13c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 140:	733d6962 	teqvc	sp, #1605632	; 0x188000
 144:	2074666f 	rsbscs	r6, r4, pc, ror #12
 148:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 14c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 150:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 154:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 158:	7a6b3676 	bvc	1acdb38 <uart_hex+0x1acdb38>
 15c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 160:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 164:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 168:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 16c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 170:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 174:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 178:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 17c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 180:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 188 <.debug_str+0x188>
 184:	2f636269 	svccs	0x00636269
 188:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 18c:	7865682d 	stmdavc	r5!, {r0, r2, r3, r5, fp, sp, lr}^
 190:	Address 0x0000000000000190 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_hex+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_hex+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


va-printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <isdigit>:
   0:	e2400030 	sub	r0, r0, #48, 0	; 0x30
   4:	e3500009 	cmp	r0, #9, 0
   8:	83a00000 	movhi	r0, #0, 0
   c:	93a00001 	movls	r0, #1, 0
  10:	e12fff1e 	bx	lr

00000014 <pad>:
  14:	e0401001 	sub	r1, r0, r1
  18:	e1510002 	cmp	r1, r2
  1c:	b3a03020 	movlt	r3, #32, 0
  20:	b4c03001 	strblt	r3, [r0], #1
  24:	b2811001 	addlt	r1, r1, #1, 0
  28:	bafffffa 	blt	18 <pad+0x4>
  2c:	e3a03000 	mov	r3, #0, 0
  30:	e5c03000 	strb	r3, [r0]
  34:	e12fff1e 	bx	lr

00000038 <reverse>:
  38:	e042c003 	sub	ip, r2, r3
  3c:	e28cc001 	add	ip, ip, #1, 0
  40:	e15c0001 	cmp	ip, r1
  44:	c04cc001 	subgt	ip, ip, r1
  48:	c083300c 	addgt	r3, r3, ip
  4c:	e2421001 	sub	r1, r2, #1, 0
  50:	e1a02000 	mov	r2, r0
  54:	e1510003 	cmp	r1, r3
  58:	2451c001 	ldrbcs	ip, [r1], #-1
  5c:	24c2c001 	strbcs	ip, [r2], #1
  60:	2afffffb 	bcs	54 <reverse+0x1c>
  64:	e3a03000 	mov	r3, #0, 0
  68:	e5c23000 	strb	r3, [r2]
  6c:	e12fff1e 	bx	lr

00000070 <emit>:
  70:	e92d40f0 	push	{r4, r5, r6, r7, lr}
  74:	e24dd04c 	sub	sp, sp, #76, 0	; 0x4c
  78:	e1a05001 	mov	r5, r1
  7c:	e1a04002 	mov	r4, r2
  80:	e59d2060 	ldr	r2, [sp, #96]	; 0x60
  84:	e1520004 	cmp	r2, r4
  88:	c2442001 	subgt	r2, r4, #1, 0
  8c:	e1a0c003 	mov	ip, r3
  90:	e2400002 	sub	r0, r0, #2, 0
  94:	e350000e 	cmp	r0, #14, 0
  98:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
  9c:	ea000050 	b	1e4 <emit+0x174>
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	000001e4 	andeq	r0, r0, r4, ror #3
  a8:	000001e4 	andeq	r0, r0, r4, ror #3
  ac:	000001e4 	andeq	r0, r0, r4, ror #3
  b0:	000001e4 	andeq	r0, r0, r4, ror #3
  b4:	000001e4 	andeq	r0, r0, r4, ror #3
  b8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  bc:	000001e4 	andeq	r0, r0, r4, ror #3
  c0:	000000dc 	ldrdeq	r0, [r0], -ip
  c4:	000001e4 	andeq	r0, r0, r4, ror #3
  c8:	000001e4 	andeq	r0, r0, r4, ror #3
  cc:	000001e4 	andeq	r0, r0, r4, ror #3
  d0:	000001e4 	andeq	r0, r0, r4, ror #3
  d4:	000001e4 	andeq	r0, r0, r4, ror #3
  d8:	00000154 	andeq	r0, r0, r4, asr r1
  dc:	e59d1064 	ldr	r1, [sp, #100]	; 0x64
  e0:	e2511000 	subs	r1, r1, #0, 0
  e4:	13a01001 	movne	r1, #1, 0
  e8:	e0111fa3 	ands	r1, r1, r3, lsr #31
  ec:	0a000016 	beq	14c <emit+0xdc>
  f0:	e263c000 	rsb	ip, r3, #0, 0
  f4:	e3a06001 	mov	r6, #1, 0
  f8:	e28d0008 	add	r0, sp, #8, 0
  fc:	e59f3100 	ldr	r3, [pc, #256]	; 204 <emit+0x194>
 100:	e0831c93 	umull	r1, r3, r3, ip
 104:	e1a031a3 	lsr	r3, r3, #3
 108:	e1a0e003 	mov	lr, r3
 10c:	e0833103 	add	r3, r3, r3, lsl #2
 110:	e04c3083 	sub	r3, ip, r3, lsl #1
 114:	e1a01000 	mov	r1, r0
 118:	e2800001 	add	r0, r0, #1, 0
 11c:	e59f70e4 	ldr	r7, [pc, #228]	; 208 <emit+0x198>
 120:	e7d73003 	ldrb	r3, [r7, r3]
 124:	e5c13000 	strb	r3, [r1]
 128:	e1a0300c 	mov	r3, ip
 12c:	e1a0c00e 	mov	ip, lr
 130:	e3530009 	cmp	r3, #9, 0
 134:	8afffff0 	bhi	fc <emit+0x8c>
 138:	e3560000 	cmp	r6, #0, 0
 13c:	13a0302d 	movne	r3, #45, 0	; 0x2d
 140:	15c03000 	strbne	r3, [r0]
 144:	12810002 	addne	r0, r1, #2, 0
 148:	ea00000f 	b	18c <emit+0x11c>
 14c:	e3a06000 	mov	r6, #0, 0
 150:	eaffffe8 	b	f8 <emit+0x88>
 154:	e28d1008 	add	r1, sp, #8, 0
 158:	e20c000f 	and	r0, ip, #15, 0
 15c:	e59fe0a8 	ldr	lr, [pc, #168]	; 20c <emit+0x19c>
 160:	e7de0000 	ldrb	r0, [lr, r0]
 164:	e5c10000 	strb	r0, [r1]
 168:	e2811001 	add	r1, r1, #1, 0
 16c:	e35c000f 	cmp	ip, #15, 0
 170:	e1a0c22c 	lsr	ip, ip, #4
 174:	8afffff7 	bhi	158 <emit+0xe8>
 178:	e1a00001 	mov	r0, r1
 17c:	e3a03078 	mov	r3, #120, 0	; 0x78
 180:	e4c03002 	strb	r3, [r0], #2
 184:	e3a03030 	mov	r3, #48, 0	; 0x30
 188:	e5c13001 	strb	r3, [r1, #1]
 18c:	e28d1008 	add	r1, sp, #8, 0
 190:	ebffff9f 	bl	14 <pad>
 194:	e1a02000 	mov	r2, r0
 198:	e28d3008 	add	r3, sp, #8, 0
 19c:	e1a01004 	mov	r1, r4
 1a0:	e1a00005 	mov	r0, r5
 1a4:	ebffffa3 	bl	38 <reverse>
 1a8:	e28dd04c 	add	sp, sp, #76, 0	; 0x4c
 1ac:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1b0:	e5cd3008 	strb	r3, [sp, #8]
 1b4:	e28d0009 	add	r0, sp, #9, 0
 1b8:	eafffff3 	b	18c <emit+0x11c>
 1bc:	e28d0008 	add	r0, sp, #8, 0
 1c0:	e20c1001 	and	r1, ip, #1, 0
 1c4:	e59fe044 	ldr	lr, [pc, #68]	; 210 <emit+0x1a0>
 1c8:	e7de1001 	ldrb	r1, [lr, r1]
 1cc:	e5c01000 	strb	r1, [r0]
 1d0:	e2800001 	add	r0, r0, #1, 0
 1d4:	e35c0001 	cmp	ip, #1, 0
 1d8:	e1a0c0ac 	lsr	ip, ip, #1
 1dc:	8afffff7 	bhi	1c0 <emit+0x150>
 1e0:	eaffffe9 	b	18c <emit+0x11c>
 1e4:	e59f3028 	ldr	r3, [pc, #40]	; 214 <emit+0x1a4>
 1e8:	e58d3000 	str	r3, [sp]
 1ec:	e3a03079 	mov	r3, #121, 0	; 0x79
 1f0:	e59f2020 	ldr	r2, [pc, #32]	; 218 <emit+0x1a8>
 1f4:	e59f1020 	ldr	r1, [pc, #32]	; 21c <emit+0x1ac>
 1f8:	e59f0020 	ldr	r0, [pc, #32]	; 220 <emit+0x1b0>
 1fc:	ebfffffe 	bl	0 <printk>
 200:	ebfffffe 	bl	0 <clean_reboot>
 204:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 208:	0000002c 	andeq	r0, r0, ip, lsr #32
 20c:	00000038 	andeq	r0, r0, r8, lsr r0
 210:	0000004c 	andeq	r0, r0, ip, asr #32
 214:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 220:	00000014 	andeq	r0, r0, r4, lsl r0

00000224 <rpi_set_output>:
 224:	e3500000 	cmp	r0, #0, 0
 228:	0a000006 	beq	248 <rpi_set_output+0x24>
 22c:	e59f303c 	ldr	r3, [pc, #60]	; 270 <rpi_set_output+0x4c>
 230:	e5830000 	str	r0, [r3]
 234:	e3510000 	cmp	r1, #0, 0
 238:	012fff1e 	bxeq	lr
 23c:	e59f3030 	ldr	r3, [pc, #48]	; 274 <rpi_set_output+0x50>
 240:	e5831000 	str	r1, [r3]
 244:	e12fff1e 	bx	lr
 248:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 24c:	e24dd00c 	sub	sp, sp, #12, 0
 250:	e59f3020 	ldr	r3, [pc, #32]	; 278 <rpi_set_output+0x54>
 254:	e58d3000 	str	r3, [sp]
 258:	e3a03020 	mov	r3, #32, 0
 25c:	e59f2018 	ldr	r2, [pc, #24]	; 27c <rpi_set_output+0x58>
 260:	e59f1018 	ldr	r1, [pc, #24]	; 280 <rpi_set_output+0x5c>
 264:	e59f0018 	ldr	r0, [pc, #24]	; 284 <rpi_set_output+0x60>
 268:	ebfffffe 	bl	0 <printk>
 26c:	ebfffffe 	bl	0 <clean_reboot>
	...
 278:	00000050 	andeq	r0, r0, r0, asr r0
 27c:	00000008 	andeq	r0, r0, r8
 280:	00000000 	andeq	r0, r0, r0
 284:	00000014 	andeq	r0, r0, r4, lsl r0

00000288 <va_printk>:
 288:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 28c:	e24ddf45 	sub	sp, sp, #276	; 0x114
 290:	e1a09000 	mov	r9, r0
 294:	e58d2008 	str	r2, [sp, #8]
 298:	e58d300c 	str	r3, [sp, #12]
 29c:	e2411001 	sub	r1, r1, #1, 0
 2a0:	e0808001 	add	r8, r0, r1
 2a4:	e3a03000 	mov	r3, #0, 0
 2a8:	e5c03000 	strb	r3, [r0]
 2ac:	e1a04000 	mov	r4, r0
 2b0:	e1a06002 	mov	r6, r2
 2b4:	ea000001 	b	2c0 <va_printk+0x38>
 2b8:	e2866001 	add	r6, r6, #1, 0
 2bc:	e4c43001 	strb	r3, [r4], #1
 2c0:	e5d63000 	ldrb	r3, [r6]
 2c4:	e3530000 	cmp	r3, #0, 0
 2c8:	0a000108 	beq	6f0 <va_printk+0x468>
 2cc:	e1540008 	cmp	r4, r8
 2d0:	2a000106 	bcs	6f0 <va_printk+0x468>
 2d4:	e3530025 	cmp	r3, #37, 0	; 0x25
 2d8:	1afffff6 	bne	2b8 <va_printk+0x30>
 2dc:	e5d62001 	ldrb	r2, [r6, #1]
 2e0:	e3520025 	cmp	r2, #37, 0	; 0x25
 2e4:	04c43001 	strbeq	r3, [r4], #1
 2e8:	02866002 	addeq	r6, r6, #2, 0
 2ec:	0afffff3 	beq	2c0 <va_printk+0x38>
 2f0:	e2866001 	add	r6, r6, #1, 0
 2f4:	e3a05000 	mov	r5, #0, 0
 2f8:	e5d67000 	ldrb	r7, [r6]
 2fc:	e1a0a007 	mov	sl, r7
 300:	e1a00007 	mov	r0, r7
 304:	ebffff3d 	bl	0 <isdigit>
 308:	e3500000 	cmp	r0, #0, 0
 30c:	0a000004 	beq	324 <va_printk+0x9c>
 310:	e0855105 	add	r5, r5, r5, lsl #2
 314:	e0875085 	add	r5, r7, r5, lsl #1
 318:	e2455030 	sub	r5, r5, #48, 0	; 0x30
 31c:	e2866001 	add	r6, r6, #1, 0
 320:	eafffff4 	b	2f8 <va_printk+0x70>
 324:	e355001f 	cmp	r5, #31, 0
 328:	8a00001a 	bhi	398 <va_printk+0x110>
 32c:	e2477062 	sub	r7, r7, #98, 0	; 0x62
 330:	e3570016 	cmp	r7, #22, 0
 334:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 338:	ea0000d4 	b	690 <va_printk+0x408>
 33c:	00000614 	andeq	r0, r0, r4, lsl r6
 340:	0000065c 	andeq	r0, r0, ip, asr r6
 344:	00000574 	andeq	r0, r0, r4, ror r5
 348:	00000690 	muleq	r0, r0, r6
 34c:	0000055c 	andeq	r0, r0, ip, asr r5
 350:	00000690 	muleq	r0, r0, r6
 354:	00000690 	muleq	r0, r0, r6
 358:	00000690 	muleq	r0, r0, r6
 35c:	00000690 	muleq	r0, r0, r6
 360:	00000690 	muleq	r0, r0, r6
 364:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 368:	00000690 	muleq	r0, r0, r6
 36c:	00000690 	muleq	r0, r0, r6
 370:	00000690 	muleq	r0, r0, r6
 374:	000005e0 	andeq	r0, r0, r0, ror #11
 378:	00000690 	muleq	r0, r0, r6
 37c:	00000690 	muleq	r0, r0, r6
 380:	00000648 	andeq	r0, r0, r8, asr #12
 384:	00000690 	muleq	r0, r0, r6
 388:	000005ac 	andeq	r0, r0, ip, lsr #11
 38c:	00000690 	muleq	r0, r0, r6
 390:	00000690 	muleq	r0, r0, r6
 394:	000005e0 	andeq	r0, r0, r0, ror #11
 398:	e59f3364 	ldr	r3, [pc, #868]	; 704 <va_printk+0x47c>
 39c:	e58d3000 	str	r3, [sp]
 3a0:	e3a03098 	mov	r3, #152, 0	; 0x98
 3a4:	e59f235c 	ldr	r2, [pc, #860]	; 708 <va_printk+0x480>
 3a8:	e59f135c 	ldr	r1, [pc, #860]	; 70c <va_printk+0x484>
 3ac:	e59f035c 	ldr	r0, [pc, #860]	; 710 <va_printk+0x488>
 3b0:	ebfffffe 	bl	0 <printk>
 3b4:	ebfffffe 	bl	0 <clean_reboot>
 3b8:	e3a02003 	mov	r2, #3, 0
 3bc:	e59f1350 	ldr	r1, [pc, #848]	; 714 <va_printk+0x48c>
 3c0:	e1a00006 	mov	r0, r6
 3c4:	ebfffffe 	bl	0 <strncmp>
 3c8:	e3500000 	cmp	r0, #0, 0
 3cc:	0a000005 	beq	3e8 <va_printk+0x160>
 3d0:	e3a02003 	mov	r2, #3, 0
 3d4:	e59f133c 	ldr	r1, [pc, #828]	; 718 <va_printk+0x490>
 3d8:	e1a00006 	mov	r0, r6
 3dc:	ebfffffe 	bl	0 <strncmp>
 3e0:	e3500000 	cmp	r0, #0, 0
 3e4:	1a000033 	bne	4b8 <va_printk+0x230>
 3e8:	e286b002 	add	fp, r6, #2, 0
 3ec:	e59d300c 	ldr	r3, [sp, #12]
 3f0:	e2833007 	add	r3, r3, #7, 0
 3f4:	e3c33007 	bic	r3, r3, #7, 0
 3f8:	e2832008 	add	r2, r3, #8, 0
 3fc:	e58d200c 	str	r2, [sp, #12]
 400:	e593a000 	ldr	sl, [r3]
 404:	e5937004 	ldr	r7, [r3, #4]
 408:	e1a01007 	mov	r1, r7
 40c:	e59f0308 	ldr	r0, [pc, #776]	; 71c <va_printk+0x494>
 410:	ebfffffe 	bl	0 <printk>
 414:	e1a0100a 	mov	r1, sl
 418:	e59f0300 	ldr	r0, [pc, #768]	; 720 <va_printk+0x498>
 41c:	ebfffffe 	bl	0 <printk>
 420:	e3a02003 	mov	r2, #3, 0
 424:	e59f12e8 	ldr	r1, [pc, #744]	; 714 <va_printk+0x48c>
 428:	e1a00006 	mov	r0, r6
 42c:	ebfffffe 	bl	0 <strncmp>
 430:	e3500000 	cmp	r0, #0, 0
 434:	0a000027 	beq	4d8 <va_printk+0x250>
 438:	e3a02003 	mov	r2, #3, 0
 43c:	e59f12d4 	ldr	r1, [pc, #724]	; 718 <va_printk+0x490>
 440:	e1a00006 	mov	r0, r6
 444:	ebfffffe 	bl	0 <strncmp>
 448:	e3500000 	cmp	r0, #0, 0
 44c:	1a00003b 	bne	540 <va_printk+0x2b8>
 450:	e3a06000 	mov	r6, #0, 0
 454:	e58d6004 	str	r6, [sp, #4]
 458:	e58d5000 	str	r5, [sp]
 45c:	e1a03007 	mov	r3, r7
 460:	e3a02080 	mov	r2, #128, 0	; 0x80
 464:	e28d1010 	add	r1, sp, #16, 0
 468:	e3a0000a 	mov	r0, #10, 0
 46c:	ebfffeff 	bl	70 <emit>
 470:	e1a07000 	mov	r7, r0
 474:	e58d6004 	str	r6, [sp, #4]
 478:	e58d5000 	str	r5, [sp]
 47c:	e1a0300a 	mov	r3, sl
 480:	e3a02080 	mov	r2, #128, 0	; 0x80
 484:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 488:	e3a0000a 	mov	r0, #10, 0
 48c:	ebfffef7 	bl	70 <emit>
 490:	e59f128c 	ldr	r1, [pc, #652]	; 724 <va_printk+0x49c>
 494:	e28d0010 	add	r0, sp, #16, 0
 498:	ebfffffe 	bl	0 <strcmp>
 49c:	e1500006 	cmp	r0, r6
 4a0:	1a000021 	bne	52c <va_printk+0x2a4>
 4a4:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 4a8:	e28d0010 	add	r0, sp, #16, 0
 4ac:	ebfffffe 	bl	0 <strcpy>
 4b0:	e1a0600b 	mov	r6, fp
 4b4:	ea00003a 	b	5a4 <va_printk+0x31c>
 4b8:	e59f3268 	ldr	r3, [pc, #616]	; 728 <va_printk+0x4a0>
 4bc:	e58d3000 	str	r3, [sp]
 4c0:	e3a0309f 	mov	r3, #159, 0	; 0x9f
 4c4:	e59f223c 	ldr	r2, [pc, #572]	; 708 <va_printk+0x480>
 4c8:	e59f123c 	ldr	r1, [pc, #572]	; 70c <va_printk+0x484>
 4cc:	e59f023c 	ldr	r0, [pc, #572]	; 710 <va_printk+0x488>
 4d0:	ebfffffe 	bl	0 <printk>
 4d4:	ebfffffe 	bl	0 <clean_reboot>
 4d8:	e3a06000 	mov	r6, #0, 0
 4dc:	e58d6004 	str	r6, [sp, #4]
 4e0:	e58d5000 	str	r5, [sp]
 4e4:	e1a03007 	mov	r3, r7
 4e8:	e3a02080 	mov	r2, #128, 0	; 0x80
 4ec:	e28d1010 	add	r1, sp, #16, 0
 4f0:	e3a00010 	mov	r0, #16, 0
 4f4:	ebfffedd 	bl	70 <emit>
 4f8:	e1a07000 	mov	r7, r0
 4fc:	e58d6004 	str	r6, [sp, #4]
 500:	e58d5000 	str	r5, [sp]
 504:	e1a0300a 	mov	r3, sl
 508:	e3a02080 	mov	r2, #128, 0	; 0x80
 50c:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 510:	e3a00010 	mov	r0, #16, 0
 514:	ebfffed5 	bl	70 <emit>
 518:	e28d1092 	add	r1, sp, #146, 0	; 0x92
 51c:	e28d0010 	add	r0, sp, #16, 0
 520:	ebfffffe 	bl	0 <strcat>
 524:	e1a0600b 	mov	r6, fp
 528:	ea00001d 	b	5a4 <va_printk+0x31c>
 52c:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 530:	e28d0010 	add	r0, sp, #16, 0
 534:	ebfffffe 	bl	0 <strcat>
 538:	e1a0600b 	mov	r6, fp
 53c:	ea000018 	b	5a4 <va_printk+0x31c>
 540:	e58d6000 	str	r6, [sp]
 544:	e3a030b6 	mov	r3, #182, 0	; 0xb6
 548:	e59f21b8 	ldr	r2, [pc, #440]	; 708 <va_printk+0x480>
 54c:	e59f11b8 	ldr	r1, [pc, #440]	; 70c <va_printk+0x484>
 550:	e59f01d4 	ldr	r0, [pc, #468]	; 72c <va_printk+0x4a4>
 554:	ebfffffe 	bl	0 <printk>
 558:	ebfffffe 	bl	0 <clean_reboot>
 55c:	e3a030be 	mov	r3, #190, 0	; 0xbe
 560:	e59f21a0 	ldr	r2, [pc, #416]	; 708 <va_printk+0x480>
 564:	e59f11a0 	ldr	r1, [pc, #416]	; 70c <va_printk+0x484>
 568:	e59f01c0 	ldr	r0, [pc, #448]	; 730 <va_printk+0x4a8>
 56c:	ebfffffe 	bl	0 <printk>
 570:	ebfffffe 	bl	0 <clean_reboot>
 574:	e59d300c 	ldr	r3, [sp, #12]
 578:	e2832004 	add	r2, r3, #4, 0
 57c:	e58d200c 	str	r2, [sp, #12]
 580:	e5933000 	ldr	r3, [r3]
 584:	e3a02001 	mov	r2, #1, 0
 588:	e58d2004 	str	r2, [sp, #4]
 58c:	e58d5000 	str	r5, [sp]
 590:	e3a02080 	mov	r2, #128, 0	; 0x80
 594:	e28d1010 	add	r1, sp, #16, 0
 598:	e3a0000a 	mov	r0, #10, 0
 59c:	ebfffeb3 	bl	70 <emit>
 5a0:	e1a07000 	mov	r7, r0
 5a4:	e2866001 	add	r6, r6, #1, 0
 5a8:	ea00004a 	b	6d8 <va_printk+0x450>
 5ac:	e59d300c 	ldr	r3, [sp, #12]
 5b0:	e2832004 	add	r2, r3, #4, 0
 5b4:	e58d200c 	str	r2, [sp, #12]
 5b8:	e5933000 	ldr	r3, [r3]
 5bc:	e3a02000 	mov	r2, #0, 0
 5c0:	e58d2004 	str	r2, [sp, #4]
 5c4:	e58d5000 	str	r5, [sp]
 5c8:	e3a02080 	mov	r2, #128, 0	; 0x80
 5cc:	e28d1010 	add	r1, sp, #16, 0
 5d0:	e3a0000a 	mov	r0, #10, 0
 5d4:	ebfffea5 	bl	70 <emit>
 5d8:	e1a07000 	mov	r7, r0
 5dc:	eafffff0 	b	5a4 <va_printk+0x31c>
 5e0:	e59d300c 	ldr	r3, [sp, #12]
 5e4:	e2832004 	add	r2, r3, #4, 0
 5e8:	e58d200c 	str	r2, [sp, #12]
 5ec:	e5933000 	ldr	r3, [r3]
 5f0:	e3a02000 	mov	r2, #0, 0
 5f4:	e58d2004 	str	r2, [sp, #4]
 5f8:	e58d5000 	str	r5, [sp]
 5fc:	e3a02080 	mov	r2, #128, 0	; 0x80
 600:	e28d1010 	add	r1, sp, #16, 0
 604:	e3a00010 	mov	r0, #16, 0
 608:	ebfffe98 	bl	70 <emit>
 60c:	e1a07000 	mov	r7, r0
 610:	eaffffe3 	b	5a4 <va_printk+0x31c>
 614:	e59d300c 	ldr	r3, [sp, #12]
 618:	e2832004 	add	r2, r3, #4, 0
 61c:	e58d200c 	str	r2, [sp, #12]
 620:	e5933000 	ldr	r3, [r3]
 624:	e3a02000 	mov	r2, #0, 0
 628:	e58d2004 	str	r2, [sp, #4]
 62c:	e58d5000 	str	r5, [sp]
 630:	e3a02080 	mov	r2, #128, 0	; 0x80
 634:	e28d1010 	add	r1, sp, #16, 0
 638:	e3a00002 	mov	r0, #2, 0
 63c:	ebfffe8b 	bl	70 <emit>
 640:	e1a07000 	mov	r7, r0
 644:	eaffffd6 	b	5a4 <va_printk+0x31c>
 648:	e59d300c 	ldr	r3, [sp, #12]
 64c:	e2832004 	add	r2, r3, #4, 0
 650:	e58d200c 	str	r2, [sp, #12]
 654:	e5937000 	ldr	r7, [r3]
 658:	eaffffd1 	b	5a4 <va_printk+0x31c>
 65c:	e59d300c 	ldr	r3, [sp, #12]
 660:	e2832004 	add	r2, r3, #4, 0
 664:	e58d200c 	str	r2, [sp, #12]
 668:	e5933000 	ldr	r3, [r3]
 66c:	e3a02000 	mov	r2, #0, 0
 670:	e58d2004 	str	r2, [sp, #4]
 674:	e58d5000 	str	r5, [sp]
 678:	e3a02080 	mov	r2, #128, 0	; 0x80
 67c:	e28d1010 	add	r1, sp, #16, 0
 680:	e3a00008 	mov	r0, #8, 0
 684:	ebfffe79 	bl	70 <emit>
 688:	e1a07000 	mov	r7, r0
 68c:	eaffffc4 	b	5a4 <va_printk+0x31c>
 690:	e3a03000 	mov	r3, #0, 0
 694:	e5c63001 	strb	r3, [r6, #1]
 698:	e1a0200a 	mov	r2, sl
 69c:	e1a0100a 	mov	r1, sl
 6a0:	e59f008c 	ldr	r0, [pc, #140]	; 734 <va_printk+0x4ac>
 6a4:	ebfffffe 	bl	0 <printk>
 6a8:	e59f3088 	ldr	r3, [pc, #136]	; 738 <va_printk+0x4b0>
 6ac:	e5933000 	ldr	r3, [r3]
 6b0:	e59d0008 	ldr	r0, [sp, #8]
 6b4:	e12fff33 	blx	r3
 6b8:	e3a030e2 	mov	r3, #226, 0	; 0xe2
 6bc:	e59f2044 	ldr	r2, [pc, #68]	; 708 <va_printk+0x480>
 6c0:	e59f1044 	ldr	r1, [pc, #68]	; 70c <va_printk+0x484>
 6c4:	e59f0070 	ldr	r0, [pc, #112]	; 73c <va_printk+0x4b4>
 6c8:	ebfffffe 	bl	0 <printk>
 6cc:	ebfffffe 	bl	0 <clean_reboot>
 6d0:	e2877001 	add	r7, r7, #1, 0
 6d4:	e4c43001 	strb	r3, [r4], #1
 6d8:	e1540008 	cmp	r4, r8
 6dc:	2afffef7 	bcs	2c0 <va_printk+0x38>
 6e0:	e5d73000 	ldrb	r3, [r7]
 6e4:	e3530000 	cmp	r3, #0, 0
 6e8:	1afffff8 	bne	6d0 <va_printk+0x448>
 6ec:	eafffef3 	b	2c0 <va_printk+0x38>
 6f0:	e3a03000 	mov	r3, #0, 0
 6f4:	e4c43001 	strb	r3, [r4], #1
 6f8:	e0440009 	sub	r0, r4, r9
 6fc:	e28ddf45 	add	sp, sp, #276	; 0x114
 700:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 704:	00000058 	andeq	r0, r0, r8, asr r0
 708:	00000018 	andeq	r0, r0, r8, lsl r0
 70c:	00000000 	andeq	r0, r0, r0
 710:	00000014 	andeq	r0, r0, r4, lsl r0
 714:	00000064 	andeq	r0, r0, r4, rrx
 718:	00000068 	andeq	r0, r0, r8, rrx
 71c:	0000006c 	andeq	r0, r0, ip, rrx
 720:	00000074 	andeq	r0, r0, r4, ror r0
 724:	00000028 	andeq	r0, r0, r8, lsr #32
 728:	0000007c 	andeq	r0, r0, ip, ror r0
 72c:	000000b8 	strheq	r0, [r0], -r8
 730:	000000e0 	andeq	r0, r0, r0, ror #1
 734:	00000108 	andeq	r0, r0, r8, lsl #2
 738:	00000000 	andeq	r0, r0, r0
 73c:	00000138 	andeq	r0, r0, r8, lsr r1

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	762f6362 	strtvc	r6, [pc], -r2, ror #6
   8:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
   c:	6b746e69 	blvs	1d1b9b8 <va_printk+0x1d1b730>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <va_printk+0x1cc9284>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	33323130 	teqcc	r2, #12
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	00003938 	andeq	r3, r0, r8, lsr r9
  38:	33323130 	teqcc	r2, #12
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  44:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  48:	00000000 	andeq	r0, r0, r0
  4c:	00003130 	andeq	r3, r0, r0, lsr r1
  50:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  54:	0070665f 	rsbseq	r6, r0, pc, asr r6
  58:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
  5c:	203c2068 	eorscs	r2, ip, r8, rrx
  60:	00003233 	andeq	r3, r0, r3, lsr r2
  64:	00786c6c 	rsbseq	r6, r8, ip, ror #24
  68:	00646c6c 	rsbeq	r6, r4, ip, ror #24
  6c:	253d3078 	ldrcs	r3, [sp, #-120]!	; 0xffffff88
  70:	00000a78 	andeq	r0, r0, r8, ror sl
  74:	253d3178 	ldrcs	r3, [sp, #-376]!	; 0xfffffe88
  78:	00000a78 	andeq	r0, r0, r8, ror sl
  7c:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  80:	28706d63 	ldmdacs	r0!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
  84:	202c7974 	eorcs	r7, ip, r4, ror r9
  88:	786c6c22 	stmdavc	ip!, {r1, r5, sl, fp, sp, lr}^
  8c:	33202c22 			; <UNDEFINED> instruction: 0x33202c22
  90:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  94:	7c203020 	stcvc	0, cr3, [r0], #-128	; 0xffffff80
  98:	7473207c 	ldrbtvc	r2, [r3], #-124	; 0xffffff84
  9c:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  a0:	79742870 	ldmdbvc	r4!, {r4, r5, r6, fp, sp}^
  a4:	6c22202c 	stcvs	0, cr2, [r2], #-176	; 0xffffff50
  a8:	2c22646c 	cfstrscs	mvf6, [r2], #-432	; 0xfffffe50
  ac:	20293320 	eorcs	r3, r9, r0, lsr #6
  b0:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  b4:	00000000 	andeq	r0, r0, r0
  b8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  bc:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  c0:	3a73253a 	bcc	1cc95b0 <va_printk+0x1cc9328>
  c4:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  c8:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  cc:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  d0:	66203a65 	strtvs	r3, [r0], -r5, ror #20
  d4:	3c3d746d 	cfldrscc	mvf7, [sp], #-436	; 0xfffffe4c
  d8:	0a3e7325 	beq	f9cd74 <va_printk+0xf9caec>
  dc:	0000000a 	andeq	r0, r0, sl
  e0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  e4:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  e8:	3a73253a 	bcc	1cc95d8 <va_printk+0x1cc9350>
  ec:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
  f0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  f4:	746f6e20 	strbtvc	r6, [pc], #-3616	; fc <.rodata.str1.4+0xfc>
  f8:	616e6520 	cmnvs	lr, r0, lsr #10
  fc:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 100:	0a212121 	beq	84858c <va_printk+0x848304>
 104:	00000000 	andeq	r0, r0, r0
 108:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 10c:	203a6b74 	eorscs	r6, sl, r4, ror fp
 110:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 114:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 118:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 11c:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0xfffffce0
 120:	69666963 	stmdbvs	r6!, {r0, r1, r5, r6, r8, fp, sp, lr}^
 124:	27207265 	strcs	r7, [r0, -r5, ror #4]!
 128:	20276325 	eorcs	r6, r7, r5, lsr #6
 12c:	63736128 	cmnvs	r3, #10
 130:	253d6969 	ldrcs	r6, [sp, #-2409]!	; 0xfffff697
 134:	000a2964 	andeq	r2, sl, r4, ror #18
 138:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 13c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 140:	3a73253a 	bcc	1cc9630 <va_printk+0x1cc93a8>
 144:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 148:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 14c:	7265206b 	rsbvc	r2, r5, #107, 0	; 0x6b
 150:	0a726f72 	beq	1c9bf20 <va_printk+0x1c9bc98>
 154:	Address 0x0000000000000154 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4000>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.3948>:
   8:	5f697072 	svcpl	0x00697072
   c:	5f746573 	svcpl	0x00746573
  10:	7074756f 	rsbsvc	r7, r4, pc, ror #10
  14:	00007475 	andeq	r7, r0, r5, ror r4

00000018 <__FUNCTION__.4026>:
  18:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000ad7 	ldrdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000019a 	muleq	r0, sl, r1
  10:	0000110c 	andeq	r1, r0, ip, lsl #2
  14:	00009300 	andeq	r9, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00074000 	andeq	r4, r7, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	31070403 	tstcc	r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01000601 	tsteq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00002405 	andeq	r2, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000007d 	andeq	r0, r0, sp, ror r0
  48:	65050803 	strvs	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00cf0801 	sbceq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00016207 	andeq	r6, r1, r7, lsl #4
  5c:	01230400 			; <UNDEFINED> instruction: 0x01230400
  60:	34020000 	strcc	r0, [r2], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000269 	andeq	r0, r0, r9, ror #4
  70:	00000804 	andeq	r0, r0, r4, lsl #16
  74:	19370200 	ldmdbne	r7!, {r9}
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	0c070803 	stceq	8, cr0, [r7], {3}
  80:	05000001 	streq	r0, [r0, #-1]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	0000017a 	andeq	r0, r0, sl, ror r1
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	012c0700 			; <UNDEFINED> instruction: 0x012c0700
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	07000000 	streq	r0, [r0, -r0]
  d8:	00000042 	andeq	r0, r0, r2, asr #32
  dc:	b90d0b04 	stmdblt	sp, {r2, r8, r9, fp}
  e0:	07000000 	streq	r0, [r0, -r0]
  e4:	0000024f 	andeq	r0, r0, pc, asr #4
  e8:	b90d0c04 	stmdblt	sp, {r2, sl, fp}
  ec:	07000000 	streq	r0, [r0, -r0]
  f0:	00000051 	andeq	r0, r0, r1, asr r0
  f4:	b90d0d04 	stmdblt	sp, {r2, r8, sl, fp}
  f8:	07000000 	streq	r0, [r0, -r0]
  fc:	000000e5 	andeq	r0, r0, r5, ror #1
 100:	b90d0e04 	stmdblt	sp, {r2, r9, sl, fp}
 104:	07000000 	streq	r0, [r0, -r0]
 108:	00000294 	muleq	r0, r4, r2
 10c:	b90d0f04 	stmdblt	sp, {r2, r8, r9, sl, fp}
 110:	07000000 	streq	r0, [r0, -r0]
 114:	000000c2 	andeq	r0, r0, r2, asr #1
 118:	b90d1004 	stmdblt	sp, {r2, ip}
 11c:	07000000 	streq	r0, [r0, -r0]
 120:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
 124:	b90d1104 	stmdblt	sp, {r2, r8, ip}
 128:	07000000 	streq	r0, [r0, -r0]
 12c:	000000f1 	strdeq	r0, [r0], -r1
 130:	b90d1204 	stmdblt	sp, {r2, r9, ip}
 134:	04000000 	streq	r0, [r0], #-0
 138:	000002a3 	andeq	r0, r0, r3, lsr #5
 13c:	431b2805 	tstmi	fp, #327680	; 0x50000
 140:	0a000001 	beq	14c <.debug_info+0x14c>
 144:	00000073 	andeq	r0, r0, r3, ror r0
 148:	5a000604 	bpl	1960 <va_printk+0x16d8>
 14c:	0b000001 	bleq	158 <.debug_info+0x158>
 150:	00000175 	andeq	r0, r0, r5, ror r1
 154:	0000015a 	andeq	r0, r0, sl, asr r1
 158:	040c0000 	streq	r0, [ip], #-0
 15c:	00003a04 	andeq	r3, r0, r4, lsl #20
 160:	18630500 	stmdane	r3!, {r8, sl}^
 164:	00000137 	andeq	r0, r0, r7, lsr r1
 168:	0002830d 	andeq	r8, r2, sp, lsl #6
 16c:	05810100 	streq	r0, [r1, #256]	; 0x100
 170:	00000025 	andeq	r0, r0, r5, lsr #32
 174:	00000288 	andeq	r0, r0, r8, lsl #5
 178:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 17c:	07179c01 	ldreq	r9, [r7, -r1, lsl #24]
 180:	620e0000 	andvs	r0, lr, #0, 0
 184:	01006675 	tsteq	r0, r5, ror r6
 188:	07171581 	ldreq	r1, [r7, -r1, lsl #11]
 18c:	00060000 	andeq	r0, r6, r0
 190:	00000000 	andeq	r0, r0, r0
 194:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 198:	1e810100 	rmfnes	f0, f1, f0
 19c:	00000025 	andeq	r0, r0, r5, lsr #32
 1a0:	00000038 	andeq	r0, r0, r8, lsr r0
 1a4:	00000032 	andeq	r0, r0, r2, lsr r0
 1a8:	746d660e 	strbtvc	r6, [sp], #-1550	; 0xfffff9f2
 1ac:	2d810100 	stfcss	f0, [r1]
 1b0:	000000b3 	strheq	r0, [r0], -r3
 1b4:	00000072 	andeq	r0, r0, r2, ror r0
 1b8:	00000066 	andeq	r0, r0, r6, rrx
 1bc:	00013e0f 	andeq	r3, r1, pc, lsl #28
 1c0:	3a810100 	bcc	fe0405c8 <va_printk+0xfe040340>
 1c4:	0000015c 	andeq	r0, r0, ip, asr r1
 1c8:	7dd49103 	ldfvcp	f1, [r4, #12]
 1cc:	01007010 	tsteq	r0, r0, lsl r0
 1d0:	07170882 	ldreq	r0, [r7, -r2, lsl #17]
 1d4:	00d00000 	sbcseq	r0, r0, r0
 1d8:	00bc0000 	adcseq	r0, ip, r0
 1dc:	65100000 	ldrvs	r0, [r0, #-0]
 1e0:	12820100 	addne	r0, r2, #0
 1e4:	00000717 	andeq	r0, r0, r7, lsl r7
 1e8:	00000152 	andeq	r0, r0, r2, asr r1
 1ec:	0000014e 	andeq	r0, r0, lr, asr #2
 1f0:	00307810 	eorseq	r7, r0, r0, lsl r8
 1f4:	5d0e8301 	stcpl	3, cr8, [lr, #-4]
 1f8:	7f000000 	svcvc	0x00000000
 1fc:	79000001 	stmdbvc	r0, {r0}
 200:	10000001 	andne	r0, r0, r1
 204:	01003178 	tsteq	r0, r8, ror r1
 208:	005d1183 	subseq	r1, sp, r3, lsl #3
 20c:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 210:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 214:	52110000 	andspl	r0, r1, #0, 0
 218:	01000001 	tsteq	r0, r1
 21c:	00b31186 	adcseq	r1, r3, r6, lsl #3
 220:	01ce0000 	biceq	r0, lr, r0
 224:	01ca0000 	biceq	r0, sl, r0
 228:	86120000 	ldrhi	r0, [r2], -r0
 22c:	2d000000 	stccs	0, cr0, [r0, #-0]
 230:	05000007 	streq	r0, [r0, #-7]
 234:	00001803 	andeq	r1, r0, r3, lsl #16
 238:	02f01300 	rscseq	r1, r0, #0, 6
 23c:	04000000 	streq	r0, [r0], #-0
 240:	73100000 	tstvc	r0, #0, 0
 244:	0a910100 	beq	fe44064c <va_printk+0xfe4403c4>
 248:	00000717 	andeq	r0, r0, r7, lsl r7
 24c:	00000204 	andeq	r0, r0, r4, lsl #4
 250:	000001ee 	andeq	r0, r0, lr, ror #3
 254:	6d756e14 	ldclvs	14, cr6, [r5, #-80]!	; 0xffffffb0
 258:	0d910100 	ldfeqs	f0, [r1]
 25c:	00000732 	andeq	r0, r0, r2, lsr r7
 260:	7dd89103 	ldfvcp	f1, [r8, #12]
 264:	0002bf15 	andeq	fp, r2, r5, lsl pc
 268:	17910100 	ldrne	r0, [r1, r0, lsl #2]
 26c:	00000732 	andeq	r0, r0, r2, lsr r7
 270:	7ed89103 	atnvce	f1, f3
 274:	00005f11 	andeq	r5, r0, r1, lsl pc
 278:	0d920100 	ldfeqs	f0, [r2]
 27c:	0000002c 	andeq	r0, r0, ip, lsr #32
 280:	0000028b 	andeq	r0, r0, fp, lsl #5
 284:	00000285 	andeq	r0, r0, r5, lsl #5
 288:	0003b816 	andeq	fp, r3, r6, lsl r8
 28c:	0001a400 	andeq	sl, r1, r0, lsl #8
 290:	00053900 	andeq	r3, r5, r0, lsl #18
 294:	79741000 	ldmdbvc	r4!, {ip}^
 298:	1d9e0100 	ldfnes	f0, [lr]
 29c:	000000b3 	strheq	r0, [r0], -r3
 2a0:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
 2a4:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
 2a8:	00787817 	rsbseq	r7, r8, r7, lsl r8
 2ac:	701aa201 	andsvc	sl, sl, r1, lsl #4
 2b0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 2b4:	000003c8 	andeq	r0, r0, r8, asr #7
 2b8:	00000a92 	muleq	r0, r2, sl
 2bc:	000002d5 	ldrdeq	r0, [r0], -r5
 2c0:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 2c4:	01190076 	tsteq	r9, r6, ror r0
 2c8:	64030551 	strvs	r0, [r3], #-1361	; 0xfffffaaf
 2cc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 2d0:	33015201 	movwcc	r5, #4609	; 0x1201
 2d4:	03e01800 	mvneq	r1, #0, 16
 2d8:	0a920000 	beq	fe4802e0 <va_printk+0xfe480058>
 2dc:	02f70000 	rscseq	r0, r7, #0, 0
 2e0:	01190000 	tsteq	r9, r0
 2e4:	00760250 	rsbseq	r0, r6, r0, asr r2
 2e8:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 2ec:	00006803 	andeq	r6, r0, r3, lsl #16
 2f0:	52011900 	andpl	r1, r1, #0, 18
 2f4:	18003301 	stmdane	r0, {r0, r8, r9, ip, sp}
 2f8:	00000414 	andeq	r0, r0, r4, lsl r4
 2fc:	00000a9e 	muleq	r0, lr, sl
 300:	00000314 	andeq	r0, r0, r4, lsl r3
 304:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 308:	00006c03 	andeq	r6, r0, r3, lsl #24
 30c:	51011900 	tstpl	r1, r0, lsl #18
 310:	00007702 	andeq	r7, r0, r2, lsl #14
 314:	00042018 	andeq	r2, r4, r8, lsl r0
 318:	000a9e00 	andeq	r9, sl, r0, lsl #28
 31c:	00033100 	andeq	r3, r3, r0, lsl #2
 320:	50011900 	andpl	r1, r1, r0, lsl #18
 324:	00740305 	rsbseq	r0, r4, r5, lsl #6
 328:	01190000 	tsteq	r9, r0
 32c:	007a0251 	rsbseq	r0, sl, r1, asr r2
 330:	04301800 	ldrteq	r1, [r0], #-2048	; 0xfffff800
 334:	0a920000 	beq	fe48033c <va_printk+0xfe4800b4>
 338:	03530000 	cmpeq	r3, #0, 0
 33c:	01190000 	tsteq	r9, r0
 340:	00760250 	rsbseq	r0, r6, r0, asr r2
 344:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 348:	00006403 	andeq	r6, r0, r3, lsl #8
 34c:	52011900 	andpl	r1, r1, #0, 18
 350:	18003301 	stmdane	r0, {r0, r8, r9, ip, sp}
 354:	00000448 	andeq	r0, r0, r8, asr #8
 358:	00000a92 	muleq	r0, r2, sl
 35c:	00000375 	andeq	r0, r0, r5, ror r3
 360:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 364:	01190076 	tsteq	r9, r6, ror r0
 368:	68030551 	stmdavs	r3, {r0, r4, r6, r8, sl}
 36c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 370:	33015201 	movwcc	r5, #4609	; 0x1201
 374:	04701800 	ldrbteq	r1, [r0], #-2048	; 0xfffff800
 378:	07420000 	strbeq	r0, [r2, -r0]
 37c:	03a90000 			; <UNDEFINED> instruction: 0x03a90000
 380:	01190000 	tsteq	r9, r0
 384:	193a0150 	ldmdbne	sl!, {r4, r6, r8}
 388:	91035101 	tstls	r3, r1, lsl #2
 38c:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 390:	80080252 	andhi	r0, r8, r2, asr r2
 394:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 398:	02190077 	andseq	r0, r9, #119, 0	; 0x77
 39c:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 3a0:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 3a4:	00760204 	rsbseq	r0, r6, r4, lsl #4
 3a8:	04901800 	ldreq	r1, [r0], #2048	; 0x800
 3ac:	07420000 	strbeq	r0, [r2, -r0]
 3b0:	03dd0000 	bicseq	r0, sp, #0, 0
 3b4:	01190000 	tsteq	r9, r0
 3b8:	193a0150 	ldmdbne	sl!, {r4, r6, r8}
 3bc:	91035101 	tstls	r3, r1, lsl #2
 3c0:	01197ed0 			; <UNDEFINED> instruction: 0x01197ed0
 3c4:	80080252 	andhi	r0, r8, r2, asr r2
 3c8:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 3cc:	0219007a 	andseq	r0, r9, #122, 0	; 0x7a
 3d0:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 3d4:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 3d8:	00760204 	rsbseq	r0, r6, r4, lsl #4
 3dc:	049c1800 	ldreq	r1, [ip], #2048	; 0x800
 3e0:	0aaa0000 	beq	fea803e8 <va_printk+0xfea80160>
 3e4:	03fb0000 	mvnseq	r0, #0, 0
 3e8:	01190000 	tsteq	r9, r0
 3ec:	d0910350 	addsle	r0, r1, r0, asr r3
 3f0:	5101197d 	tstpl	r1, sp, ror r9
 3f4:	00280305 	eoreq	r0, r8, r5, lsl #6
 3f8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 3fc:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
 400:	00000ab6 			; <UNDEFINED> instruction: 0x00000ab6
 404:	00000417 	andeq	r0, r0, r7, lsl r4
 408:	03500119 	cmpeq	r0, #1073741830	; 0x40000006
 40c:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 410:	91035101 	tstls	r3, r1, lsl #2
 414:	18007ed0 	stmdane	r0, {r4, r6, r7, r9, sl, fp, ip, sp, lr}
 418:	000004d4 	ldrdeq	r0, [r0], -r4
 41c:	00000a9e 	muleq	r0, lr, sl
 420:	00000450 	andeq	r0, r0, r0, asr r4
 424:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 428:	00001403 	andeq	r1, r0, r3, lsl #8
 42c:	51011900 	tstpl	r1, r0, lsl #18
 430:	00000305 	andeq	r0, r0, r5, lsl #6
 434:	01190000 	tsteq	r9, r0
 438:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 43c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 440:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 444:	7d02199f 	vstrvc.16	s2, [r2, #-318]	; 0xfffffec2	; <UNPREDICTABLE>
 448:	7c030500 	cfstr32vc	mvfx0, [r3], {-0}
 44c:	00000000 	andeq	r0, r0, r0
 450:	0004d81a 	andeq	sp, r4, sl, lsl r8
 454:	000ac200 	andeq	ip, sl, r0, lsl #4
 458:	04f81800 	ldrbteq	r1, [r8], #2048	; 0x800
 45c:	07420000 	strbeq	r0, [r2, -r0]
 460:	048d0000 	streq	r0, [sp], #0
 464:	01190000 	tsteq	r9, r0
 468:	19400150 	stmdbne	r0, {r4, r6, r8}^
 46c:	91035101 	tstls	r3, r1, lsl #2
 470:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 474:	80080252 	andhi	r0, r8, r2, asr r2
 478:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 47c:	02190077 	andseq	r0, r9, #119, 0	; 0x77
 480:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 484:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 488:	00760204 	rsbseq	r0, r6, r4, lsl #4
 48c:	05181800 	ldreq	r1, [r8, #-2048]	; 0xfffff800
 490:	07420000 	strbeq	r0, [r2, -r0]
 494:	04c10000 	strbeq	r0, [r1], #0
 498:	01190000 	tsteq	r9, r0
 49c:	19400150 	stmdbne	r0, {r4, r6, r8}^
 4a0:	91035101 	tstls	r3, r1, lsl #2
 4a4:	01197ed0 			; <UNDEFINED> instruction: 0x01197ed0
 4a8:	80080252 	andhi	r0, r8, r2, asr r2
 4ac:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 4b0:	0219007a 	andseq	r0, r9, #122, 0	; 0x7a
 4b4:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 4b8:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 4bc:	00760204 	rsbseq	r0, r6, r4, lsl #4
 4c0:	05241800 	streq	r1, [r4, #-2048]!	; 0xfffff800
 4c4:	0ace0000 	beq	ff3804cc <va_printk+0xff380244>
 4c8:	04dd0000 	ldrbeq	r0, [sp], #0
 4cc:	01190000 	tsteq	r9, r0
 4d0:	d0910350 	addsle	r0, r1, r0, asr r3
 4d4:	5101197d 	tstpl	r1, sp, ror r9
 4d8:	7ed29103 	atnvcs	f1, f3
 4dc:	05381800 	ldreq	r1, [r8, #-2048]!	; 0xfffff800
 4e0:	0ace0000 	beq	ff3804e8 <va_printk+0xff380260>
 4e4:	04f90000 	ldrbteq	r0, [r9], #0
 4e8:	01190000 	tsteq	r9, r0
 4ec:	d0910350 	addsle	r0, r1, r0, asr r3
 4f0:	5101197d 	tstpl	r1, sp, ror r9
 4f4:	7ed09103 	atnvcs	f1, f3
 4f8:	05581800 	ldrbeq	r1, [r8, #-2048]	; 0xfffff800
 4fc:	0a9e0000 	beq	fe780504 <va_printk+0xfe78027c>
 500:	052f0000 	streq	r0, [pc, #-0]!	; 508 <.debug_info+0x508>
 504:	01190000 	tsteq	r9, r0
 508:	b8030550 	stmdalt	r3, {r4, r6, r8, sl}
 50c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 510:	03055101 	movweq	r5, #20737	; 0x5101
 514:	00000000 	andeq	r0, r0, r0
 518:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 51c:	00001803 	andeq	r1, r0, r3, lsl #16
 520:	53011900 	movwpl	r1, #6400	; 0x1900
 524:	19b60802 	ldmibne	r6!, {r1, fp}
 528:	02007d02 	andeq	r7, r0, #128	; 0x80
 52c:	1a000076 	bne	70c <.debug_info+0x70c>
 530:	0000055c 	andeq	r0, r0, ip, asr r5
 534:	00000ac2 	andeq	r0, r0, r2, asr #21
 538:	03081800 	movweq	r1, #34816	; 0x8800
 53c:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
 540:	054d0000 	strbeq	r0, [sp, #-0]
 544:	01190000 	tsteq	r9, r0
 548:	00770250 	rsbseq	r0, r7, r0, asr r2
 54c:	03b41800 			; <UNDEFINED> instruction: 0x03b41800
 550:	0a9e0000 	beq	fe780558 <va_printk+0xfe7802d0>
 554:	05860000 	streq	r0, [r6]
 558:	01190000 	tsteq	r9, r0
 55c:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 560:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 564:	03055101 	movweq	r5, #20737	; 0x5101
 568:	00000000 	andeq	r0, r0, r0
 56c:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 570:	00001803 	andeq	r1, r0, r3, lsl #16
 574:	53011900 	movwpl	r1, #6400	; 0x1900
 578:	19980802 	ldmibne	r8, {r1, fp}
 57c:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 580:	00005803 	andeq	r5, r0, r3, lsl #16
 584:	b81a0000 	ldmdalt	sl, {}	; <UNPREDICTABLE>
 588:	c2000003 	andgt	r0, r0, #3, 0
 58c:	1800000a 	stmdane	r0, {r1, r3}
 590:	00000570 	andeq	r0, r0, r0, ror r5
 594:	00000a9e 	muleq	r0, lr, sl
 598:	000005be 			; <UNDEFINED> instruction: 0x000005be
 59c:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 5a0:	0000e003 	andeq	lr, r0, r3
 5a4:	51011900 	tstpl	r1, r0, lsl #18
 5a8:	00000305 	andeq	r0, r0, r5, lsl #6
 5ac:	01190000 	tsteq	r9, r0
 5b0:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 5b4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 5b8:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5bc:	741a00be 	ldrvc	r0, [sl], #-190	; 0xffffff42
 5c0:	c2000005 	andgt	r0, r0, #5, 0
 5c4:	1800000a 	stmdane	r0, {r1, r3}
 5c8:	000005a0 	andeq	r0, r0, r0, lsr #11
 5cc:	00000742 	andeq	r0, r0, r2, asr #14
 5d0:	000005f4 	strdeq	r0, [r0], -r4
 5d4:	01500119 	cmpeq	r0, r9, lsl r1
 5d8:	5101193a 	tstpl	r1, sl, lsr r9
 5dc:	7dd09103 	ldfvcp	f1, [r0, #12]
 5e0:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 5e4:	02198008 	andseq	r8, r9, #8, 0
 5e8:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 5ec:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 5f0:	00310104 	eorseq	r0, r1, r4, lsl #2
 5f4:	0005d818 	andeq	sp, r5, r8, lsl r8
 5f8:	00074200 	andeq	r4, r7, r0, lsl #4
 5fc:	00062100 	andeq	r2, r6, r0, lsl #2
 600:	50011900 	andpl	r1, r1, r0, lsl #18
 604:	01193a01 	tsteq	r9, r1, lsl #20
 608:	d0910351 	addsle	r0, r1, r1, asr r3
 60c:	5201197d 	andpl	r1, r1, #2048000	; 0x1f4000
 610:	19800802 	stmibne	r0, {r1, fp}
 614:	02007d02 	andeq	r7, r0, #128	; 0x80
 618:	02190075 	andseq	r0, r9, #117, 0	; 0x75
 61c:	3001047d 	andcc	r0, r1, sp, ror r4
 620:	060c1800 	streq	r1, [ip], -r0, lsl #16
 624:	07420000 	strbeq	r0, [r2, -r0]
 628:	064e0000 	strbeq	r0, [lr], -r0
 62c:	01190000 	tsteq	r9, r0
 630:	19400150 	stmdbne	r0, {r4, r6, r8}^
 634:	91035101 	tstls	r3, r1, lsl #2
 638:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 63c:	80080252 	andhi	r0, r8, r2, asr r2
 640:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 644:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 648:	01047d02 	tsteq	r4, r2, lsl #26
 64c:	40180030 	andsmi	r0, r8, r0, lsr r0
 650:	42000006 	andmi	r0, r0, #6, 0
 654:	7b000007 	blvc	678 <.debug_info+0x678>
 658:	19000006 	stmdbne	r0, {r1, r2}
 65c:	32015001 	andcc	r5, r1, #1, 0
 660:	03510119 	cmpeq	r1, #1073741830	; 0x40000006
 664:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 668:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 66c:	7d021980 	vstrvc.16	s2, [r2, #-256]	; 0xffffff00	; <UNPREDICTABLE>
 670:	00750200 	rsbseq	r0, r5, r0, lsl #4
 674:	047d0219 	ldrbteq	r0, [sp], #-537	; 0xfffffde7
 678:	18003001 	stmdane	r0, {r0, ip, sp}
 67c:	00000688 	andeq	r0, r0, r8, lsl #13
 680:	00000742 	andeq	r0, r0, r2, asr #14
 684:	000006a8 	andeq	r0, r0, r8, lsr #13
 688:	01500119 	cmpeq	r0, r9, lsl r1
 68c:	51011938 	tstpl	r1, r8, lsr r9
 690:	7dd09103 	ldfvcp	f1, [r0, #12]
 694:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 698:	02198008 	andseq	r8, r9, #8, 0
 69c:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 6a0:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 6a4:	00300104 	eorseq	r0, r0, r4, lsl #2
 6a8:	0006a818 	andeq	sl, r6, r8, lsl r8
 6ac:	000a9e00 	andeq	r9, sl, r0, lsl #28
 6b0:	0006cb00 	andeq	ip, r6, r0, lsl #22
 6b4:	50011900 	andpl	r1, r1, r0, lsl #18
 6b8:	01080305 	tsteq	r8, r5, lsl #6
 6bc:	01190000 	tsteq	r9, r0
 6c0:	007a0251 	rsbseq	r0, sl, r1, asr r2
 6c4:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 6c8:	1b00007a 	blne	8b8 <.debug_info+0x8b8>
 6cc:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
 6d0:	000006dd 	ldrdeq	r0, [r0], -sp
 6d4:	04500119 	ldrbeq	r0, [r0], #-281	; 0xfffffee7
 6d8:	067dc891 			; <UNDEFINED> instruction: 0x067dc891
 6dc:	06cc1800 	strbeq	r1, [ip], r0, lsl #16
 6e0:	0a9e0000 	beq	fe7806e8 <va_printk+0xfe780460>
 6e4:	070c0000 	streq	r0, [ip, -r0]
 6e8:	01190000 	tsteq	r9, r0
 6ec:	38030550 	stmdacc	r3, {r4, r6, r8, sl}
 6f0:	19000001 	stmdbne	r0, {r0}
 6f4:	03055101 	movweq	r5, #20737	; 0x5101
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 700:	00001803 	andeq	r1, r0, r3, lsl #16
 704:	53011900 	movwpl	r1, #6400	; 0x1900
 708:	00e20802 	rsceq	r0, r2, r2, lsl #16
 70c:	0006d01a 	andeq	sp, r6, sl, lsl r0
 710:	000ac200 	andeq	ip, sl, r0, lsl #4
 714:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 718:	0000b904 	andeq	fp, r0, r4, lsl #18
 71c:	00c01c00 	sbceq	r1, r0, r0, lsl #24
 720:	072d0000 	streq	r0, [sp, -r0]!
 724:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
 728:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 72c:	071d0900 	ldreq	r0, [sp, -r0, lsl #18]
 730:	b91c0000 	ldmdblt	ip, {}	; <UNPREDICTABLE>
 734:	42000000 	andmi	r0, r0, #0, 0
 738:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
 73c:	0000002c 	andeq	r0, r0, ip, lsr #32
 740:	5c1e007f 	ldcpl	0, cr0, [lr], {127}	; 0x7f
 744:	01000002 	tsteq	r0, r2
 748:	07170149 	ldreq	r0, [r7, -r9, asr #2]
 74c:	00700000 	rsbseq	r0, r0, r0
 750:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
 754:	9c010000 	stcls	0, cr0, [r1], {-0}
 758:	000008ab 	andeq	r0, r0, fp, lsr #17
 75c:	0002cc1f 	andeq	ip, r2, pc, lsl ip
 760:	0f490100 	svceq	0x00490100
 764:	0000002c 	andeq	r0, r0, ip, lsr #32
 768:	00000308 	andeq	r0, r0, r8, lsl #6
 76c:	00000302 	andeq	r0, r0, r2, lsl #6
 770:	7473640e 	ldrbtvc	r6, [r3], #-1038	; 0xfffffbf2
 774:	1b490100 	blne	1240b7c <va_printk+0x12408f4>
 778:	00000717 	andeq	r0, r0, r7, lsl r7
 77c:	00000346 	andeq	r0, r0, r6, asr #6
 780:	00000336 	andeq	r0, r0, r6, lsr r3
 784:	01006e0e 	tsteq	r0, lr, lsl #28
 788:	00252449 	eoreq	r2, r5, r9, asr #8
 78c:	03aa0000 			; <UNDEFINED> instruction: 0x03aa0000
 790:	03a60000 			; <UNDEFINED> instruction: 0x03a60000
 794:	760e0000 	strvc	r0, [lr], -r0
 798:	01006c61 	tsteq	r0, r1, ror #24
 79c:	00252b49 	eoreq	r2, r5, r9, asr #22
 7a0:	03d40000 	bicseq	r0, r4, #0, 0
 7a4:	03c80000 	biceq	r0, r8, #0, 0
 7a8:	5f1f0000 	svcpl	0x001f0000
 7ac:	01000000 	mrseq	r0, (UNDEF: 0)
 7b0:	00253449 	eoreq	r3, r5, r9, asr #8
 7b4:	042a0000 	strteq	r0, [sl], #-0
 7b8:	04240000 	strteq	r0, [r4], #-0
 7bc:	d10f0000 	mrsle	r0, CPSR
 7c0:	01000002 	tsteq	r0, r2
 7c4:	00253f49 	eoreq	r3, r5, r9, asr #30
 7c8:	91020000 	mrsls	r0, (UNDEF: 2)
 7cc:	75621404 	strbvc	r1, [r2, #-1028]!	; 0xfffffbfc
 7d0:	4e010066 	cdpmi	0, 0, cr0, cr1, cr6, {3}
 7d4:	0008ab07 	andeq	sl, r8, r7, lsl #22
 7d8:	a8910300 	ldmge	r1, {r8, r9}
 7dc:	0070107f 	rsbseq	r1, r0, pc, ror r0
 7e0:	17114e01 	ldrne	r4, [r1, -r1, lsl #28]
 7e4:	74000007 	strvc	r0, [r0], #-7
 7e8:	54000004 	strpl	r0, [r0], #-4
 7ec:	10000004 	andne	r0, r0, r4
 7f0:	4f010075 	svcmi	0x00010075
 7f4:	00002c0b 	andeq	r2, r0, fp, lsl #24
 7f8:	00055a00 	andeq	r5, r5, r0, lsl #20
 7fc:	00054600 	andeq	r4, r5, r0, lsl #12
 800:	00861200 	addeq	r1, r6, r0, lsl #4
 804:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
 808:	03050000 	movweq	r0, #20480	; 0x5000
 80c:	00000000 	andeq	r0, r0, r0
 810:	0000dc16 	andeq	sp, r0, r6, lsl ip
 814:	00007800 	andeq	r7, r0, r0, lsl #16
 818:	00083200 	andeq	r3, r8, r0, lsl #4
 81c:	018d1100 	orreq	r1, sp, r0, lsl #2
 820:	54010000 	strpl	r0, [r1], #-0
 824:	00002c0d 	andeq	r2, r0, sp, lsl #24
 828:	0005db00 	andeq	sp, r5, r0, lsl #22
 82c:	0005d300 	andeq	sp, r5, r0, lsl #6
 830:	94180000 	ldrls	r0, [r8], #-0
 834:	5d000001 	stcpl	0, cr0, [r0, #-4]
 838:	47000009 	strmi	r0, [r0, -r9]
 83c:	19000008 	stmdbne	r0, {r3}
 840:	91035101 	tstls	r3, r1, lsl #2
 844:	18007fa0 	stmdane	r0, {r5, r7, r8, r9, sl, fp, ip, sp, lr}
 848:	000001a8 	andeq	r0, r0, r8, lsr #3
 84c:	000008d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 850:	00000868 	andeq	r0, r0, r8, ror #16
 854:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 858:	01190075 	tsteq	r9, r5, ror r0
 85c:	00740251 	rsbseq	r0, r4, r1, asr r2
 860:	03530119 	cmpeq	r3, #1073741830	; 0x40000006
 864:	007fa091 			; <UNDEFINED> instruction: 0x007fa091
 868:	00020018 	andeq	r0, r2, r8, lsl r0
 86c:	000a9e00 	andeq	r9, sl, r0, lsl #28
 870:	0008a100 	andeq	sl, r8, r0, lsl #2
 874:	50011900 	andpl	r1, r1, r0, lsl #18
 878:	00140305 	andseq	r0, r4, r5, lsl #6
 87c:	01190000 	tsteq	r9, r0
 880:	00030551 	andeq	r0, r3, r1, asr r5
 884:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 888:	03055201 	movweq	r5, #20993	; 0x5201
 88c:	00000000 	andeq	r0, r0, r0
 890:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 894:	02197908 	andseq	r7, r9, #8, 18	; 0x20000
 898:	0305007d 	movweq	r0, #20605	; 0x507d
 89c:	00000028 	andeq	r0, r0, r8, lsr #32
 8a0:	02041a00 	andeq	r1, r4, #0, 20
 8a4:	0ac20000 	beq	ff0808ac <va_printk+0xff080624>
 8a8:	1c000000 	stcne	0, cr0, [r0], {-0}
 8ac:	000000b9 	strheq	r0, [r0], -r9
 8b0:	000008bb 			; <UNDEFINED> instruction: 0x000008bb
 8b4:	00002c1d 	andeq	r2, r0, sp, lsl ip
 8b8:	1c003f00 	stcne	15, cr3, [r0], {-0}
 8bc:	000000c0 	andeq	r0, r0, r0, asr #1
 8c0:	000008cb 	andeq	r0, r0, fp, asr #17
 8c4:	00002c1d 	andeq	r2, r0, sp, lsl ip
 8c8:	09000400 	stmdbeq	r0, {sl}
 8cc:	000008bb 			; <UNDEFINED> instruction: 0x000008bb
 8d0:	00027b1e 	andeq	r7, r2, lr, lsl fp
 8d4:	0e380100 	rsfeqe	f0, f0, f0
 8d8:	00000717 	andeq	r0, r0, r7, lsl r7
 8dc:	00000038 	andeq	r0, r0, r8, lsr r0
 8e0:	00000038 	andeq	r0, r0, r8, lsr r0
 8e4:	095d9c01 	ldmdbeq	sp, {r0, sl, fp, ip, pc}^
 8e8:	640e0000 	strvs	r0, [lr], #-0
 8ec:	01007473 	tsteq	r0, r3, ror r4
 8f0:	07171c38 			; <UNDEFINED> instruction: 0x07171c38
 8f4:	061c0000 	ldreq	r0, [ip], -r0
 8f8:	06120000 	ldreq	r0, [r2], -r0
 8fc:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 900:	25380100 	ldrcs	r0, [r8, #-256]!	; 0xffffff00
 904:	00000025 	andeq	r0, r0, r5, lsr #32
 908:	00000663 	andeq	r0, r0, r3, ror #12
 90c:	0000065f 	andeq	r0, r0, pc, asr r6
 910:	0100700e 	tsteq	r0, lr
 914:	07172e38 			; <UNDEFINED> instruction: 0x07172e38
 918:	068c0000 	streq	r0, [ip], r0
 91c:	06840000 	streq	r0, [r4], r0
 920:	5c1f0000 	ldcpl	0, cr0, [pc], {-0}
 924:	01000001 	tsteq	r0, r1
 928:	07173738 			; <UNDEFINED> instruction: 0x07173738
 92c:	06c60000 	strbeq	r0, [r6], r0
 930:	06c20000 	strbeq	r0, [r2], r0
 934:	6c100000 	ldcvs	0, cr0, [r0], {-0}
 938:	01006e65 	tsteq	r0, r5, ror #28
 93c:	0025063a 	eoreq	r0, r5, sl, lsr r6
 940:	06ec0000 	strbteq	r0, [ip], r0
 944:	06e40000 	strbteq	r0, [r4], r0
 948:	73100000 	tstvc	r0, #0, 0
 94c:	083e0100 	ldmdaeq	lr!, {r8}
 950:	00000717 	andeq	r0, r0, r7, lsl r7
 954:	0000073a 	andeq	r0, r0, sl, lsr r7
 958:	00000738 	andeq	r0, r0, r8, lsr r7
 95c:	61702000 	cmnvs	r0, r0
 960:	2e010064 	cdpcs	0, 0, cr0, cr1, cr4, {3}
 964:	0007170e 	andeq	r1, r7, lr, lsl #14
 968:	00001400 	andeq	r1, r0, r0, lsl #8
 96c:	00002400 	andeq	r2, r0, r0, lsl #8
 970:	c09c0100 	addsgt	r0, ip, r0, lsl #2
 974:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
 978:	2e010070 	mcrcs	0, 0, r0, cr1, cr0, {3}
 97c:	00071718 	andeq	r1, r7, r8, lsl r7
 980:	00075300 	andeq	r5, r7, r0, lsl #6
 984:	00074d00 	andeq	r4, r7, r0, lsl #26
 988:	02cc1f00 	sbceq	r1, ip, #0, 30
 98c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 990:	00071722 	andeq	r1, r7, r2, lsr #14
 994:	00078200 	andeq	r8, r7, r0, lsl #4
 998:	00077e00 	andeq	r7, r7, r0, lsl #28
 99c:	005f0f00 	subseq	r0, pc, r0, lsl #30
 9a0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 9a4:	0000252c 	andeq	r2, r0, ip, lsr #10
 9a8:	10520100 	subsne	r0, r2, r0, lsl #2
 9ac:	006e656c 	rsbeq	r6, lr, ip, ror #10
 9b0:	25062f01 	strcs	r2, [r6, #-3841]	; 0xfffff0ff
 9b4:	a5000000 	strge	r0, [r0, #-0]
 9b8:	a3000007 	movwge	r0, #7
 9bc:	00000007 	andeq	r0, r0, r7
 9c0:	0000001e 	andeq	r0, r0, lr, lsl r0
 9c4:	0c270100 	stfeqs	f0, [r7], #-0
 9c8:	00000025 	andeq	r0, r0, r5, lsr #32
 9cc:	00000000 	andeq	r0, r0, r0
 9d0:	00000014 	andeq	r0, r0, r4, lsl r0
 9d4:	09ed9c01 	stmibeq	sp!, {r0, sl, fp, ip, pc}^
 9d8:	630e0000 	movwvs	r0, #57344	; 0xe000
 9dc:	18270100 	stmdane	r7!, {r8}
 9e0:	00000025 	andeq	r0, r0, r5, lsr #32
 9e4:	000007be 			; <UNDEFINED> instruction: 0x000007be
 9e8:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
 9ec:	01432100 	mrseq	r2, (UNDEF: 83)
 9f0:	1f010000 	svcne	0x00010000
 9f4:	00022406 	andeq	r2, r2, r6, lsl #8
 9f8:	00006400 	andeq	r6, r0, r0, lsl #8
 9fc:	7d9c0100 	ldfvcs	f0, [ip]
 a00:	1f00000a 	svcne	0x0000000a
 a04:	000000dd 	ldrdeq	r0, [r0], -sp
 a08:	9e1b1f01 	cdpls	15, 1, cr1, cr11, cr1, {0}
 a0c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 a10:	ec000007 	stc	0, cr0, [r0], {7}
 a14:	1f000007 	svcne	0x00000007
 a18:	00000261 	andeq	r0, r0, r1, ror #4
 a1c:	d1301f01 	teqle	r0, r1, lsl #30
 a20:	15000000 	strne	r0, [r0, #-0]
 a24:	11000008 	tstne	r0, r8
 a28:	12000008 	andne	r0, r0, #8, 0
 a2c:	00000086 	andeq	r0, r0, r6, lsl #1
 a30:	00000a8d 	andeq	r0, r0, sp, lsl #21
 a34:	00080305 	andeq	r0, r8, r5, lsl #6
 a38:	6c180000 	ldcvs	0, cr0, [r8], {-0}
 a3c:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
 a40:	7300000a 	movwvc	r0, #10
 a44:	1900000a 	stmdbne	r0, {r1, r3}
 a48:	03055001 	movweq	r5, #20481	; 0x5001
 a4c:	00000014 	andeq	r0, r0, r4, lsl r0
 a50:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 a54:	00000003 	andeq	r0, r0, r3
 a58:	52011900 	andpl	r1, r1, #0, 18
 a5c:	00080305 	andeq	r0, r8, r5, lsl #6
 a60:	01190000 	tsteq	r9, r0
 a64:	20080253 	andcs	r0, r8, r3, asr r2
 a68:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 a6c:	00500305 	subseq	r0, r0, r5, lsl #6
 a70:	1a000000 	bne	a78 <.debug_info+0xa78>
 a74:	00000270 	andeq	r0, r0, r0, ror r2
 a78:	00000ac2 	andeq	r0, r0, r2, asr #21
 a7c:	00c01c00 	sbceq	r1, r0, r0, lsl #24
 a80:	0a8d0000 	beq	fe340a88 <va_printk+0xfe340800>
 a84:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
 a88:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 a8c:	0a7d0900 	beq	1f42e94 <va_printk+0x1f42c0c>
 a90:	c4220000 	strtgt	r0, [r2], #-0
 a94:	c4000002 	strgt	r0, [r0], #-2
 a98:	03000002 	movweq	r0, #2
 a9c:	932205eb 			; <UNDEFINED> instruction: 0x932205eb
 aa0:	93000001 	movwls	r0, #1
 aa4:	03000001 	movweq	r0, #1
 aa8:	8d220628 	stchi	6, cr0, [r2, #-160]!	; 0xffffff60
 aac:	8d000002 	stchi	0, cr0, [r0, #-8]
 ab0:	03000002 	movweq	r0, #2
 ab4:	862205ea 	strthi	r0, [r2], -sl, ror #11
 ab8:	86000001 	strhi	r0, [r0], -r1
 abc:	03000001 	movweq	r0, #1
 ac0:	b52207ed 	strlt	r0, [r2, #-2029]!	; 0xfffff813
 ac4:	b5000000 	strlt	r0, [r0, #-0]
 ac8:	03000000 	movweq	r0, #0
 acc:	7f22066e 	svcvc	0x0022066e
 ad0:	7f000001 	svcvc	0x00000001
 ad4:	03000001 	movweq	r0, #1
 ad8:	Address 0x0000000000000ad8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <va_printk+0x2bfe24>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <va_printk+0xe835b8>
  30:	0b390b3b 	bleq	e42d24 <va_printk+0xe42a9c>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <va_printk+0x3809cc>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b0b0e03 	bleq	2c3884 <va_printk+0x2c35fc>
  74:	0b3b0b3a 	bleq	ec2d64 <va_printk+0xec2adc>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  84:	0019340b 	andseq	r3, r9, fp, lsl #8
  88:	000f0c00 	andeq	r0, pc, r0, lsl #24
  8c:	00000b0b 	andeq	r0, r0, fp, lsl #22
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <va_printk+0x380a78>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <va_printk+0x200a30>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a0e0300 	bcc	380ccc <va_printk+0x380a44>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  d8:	0b3b0b3a 	bleq	ec2dc8 <va_printk+0xec2b40>
  dc:	13490b39 	movtne	r0, #39737	; 0x9b39
  e0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  e4:	11000017 	tstne	r0, r7, lsl r0
  e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  ec:	0b3b0b3a 	bleq	ec2ddc <va_printk+0xec2b54>
  f0:	13490b39 	movtne	r0, #39737	; 0x9b39
  f4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  f8:	12000017 	andne	r0, r0, #23, 0
  fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 100:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 104:	00001802 	andeq	r1, r0, r2, lsl #16
 108:	11010b13 	tstne	r1, r3, lsl fp
 10c:	00061201 	andeq	r1, r6, r1, lsl #4
 110:	00341400 	eorseq	r1, r4, r0, lsl #8
 114:	0b3a0803 	bleq	e82128 <va_printk+0xe81ea0>
 118:	0b390b3b 	bleq	e42e0c <va_printk+0xe42b84>
 11c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 120:	34150000 	ldrcc	r0, [r5], #-0
 124:	3a0e0300 	bcc	380d2c <va_printk+0x380aa4>
 128:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 12c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 130:	16000018 			; <UNDEFINED> instruction: 0x16000018
 134:	0111010b 	tsteq	r1, fp, lsl #2
 138:	13010612 	movwne	r0, #5650	; 0x1612
 13c:	34170000 	ldrcc	r0, [r7], #-0
 140:	3a080300 	bcc	200d48 <va_printk+0x200ac0>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	0013490b 	andseq	r4, r3, fp, lsl #18
 14c:	82891800 	addhi	r1, r9, #0, 16
 150:	01110101 	tsteq	r1, r1, lsl #2
 154:	13011331 	movwne	r1, #4913	; 0x1331
 158:	8a190000 	bhi	640160 <va_printk+0x63fed8>
 15c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 160:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 164:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
 168:	11000182 	smlabbne	r0, r2, r1, r0
 16c:	00133101 	andseq	r3, r3, r1, lsl #2
 170:	82891b00 	addhi	r1, r9, #0, 22
 174:	01110101 	tsteq	r1, r1, lsl #2
 178:	00001301 	andeq	r1, r0, r1, lsl #6
 17c:	4901011c 	stmdbmi	r1, {r2, r3, r4, r8}
 180:	00130113 	andseq	r0, r3, r3, lsl r1
 184:	00211d00 	eoreq	r1, r1, r0, lsl #26
 188:	0b2f1349 	bleq	bc4eb4 <va_printk+0xbc4c2c>
 18c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
 190:	3a0e0301 	bcc	380d9c <va_printk+0x380b14>
 194:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 198:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 19c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1a0:	97184006 	ldrls	r4, [r8, -r6]
 1a4:	13011942 	movwne	r1, #6466	; 0x1942
 1a8:	051f0000 	ldreq	r0, [pc, #-0]	; 1b0 <.debug_abbrev+0x1b0>
 1ac:	3a0e0300 	bcc	380db4 <va_printk+0x380b2c>
 1b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1b8:	1742b717 	smlaldne	fp, r2, r7, r7
 1bc:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1c0:	3a080301 	bcc	200dcc <va_printk+0x200b44>
 1c4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1d0:	97184006 	ldrls	r4, [r8, -r6]
 1d4:	13011942 	movwne	r1, #6466	; 0x1942
 1d8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 1dc:	03193f01 	tsteq	r9, #1, 30
 1e0:	3b0b3a0e 	blcc	2cea20 <va_printk+0x2ce798>
 1e4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1e8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1ec:	97184006 	ldrls	r4, [r8, -r6]
 1f0:	13011942 	movwne	r1, #6466	; 0x1942
 1f4:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
 1f8:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1fc:	030e6e19 	movweq	r6, #60953	; 0xee19
 200:	3b0b3a0e 	blcc	2cea40 <va_printk+0x2ce7b8>
 204:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	02880000 	addeq	r0, r8, #0, 0
   8:	02b80000 	adcseq	r0, r8, #0, 0
   c:	00010000 	andeq	r0, r1, r0
  10:	0002b850 	andeq	fp, r2, r0, asr r8
  14:	00070400 	andeq	r0, r7, r0, lsl #8
  18:	59000100 	stmdbpl	r0, {r8}
  1c:	00000704 	andeq	r0, r0, r4, lsl #14
  20:	00000740 	andeq	r0, r0, r0, asr #14
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  38:	00000288 	andeq	r0, r0, r8, lsl #5
  3c:	000002a0 	andeq	r0, r0, r0, lsr #5
  40:	a0510001 	subsge	r0, r1, r1
  44:	b8000002 	stmdalt	r0, {r1}
  48:	03000002 	movweq	r0, #2
  4c:	9f017100 	svcls	0x00017100
  50:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  54:	00000740 	andeq	r0, r0, r0, asr #14
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  70:	02880000 	addeq	r0, r8, #0, 0
  74:	02b80000 	adcseq	r0, r8, #0, 0
  78:	00010000 	andeq	r0, r1, r0
  7c:	0002b852 	andeq	fp, r2, r2, asr r8
  80:	0003ec00 	andeq	lr, r3, r0, lsl #24
  84:	56000100 	strpl	r0, [r0], -r0, lsl #2
  88:	000003ec 	andeq	r0, r0, ip, ror #7
  8c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
  90:	b85b0001 	ldmdalt	fp, {r0}^
  94:	d8000004 	stmdale	r0, {r2}
  98:	01000004 	tsteq	r0, r4
  9c:	04d85600 	ldrbeq	r5, [r8], #1536	; 0x600
  a0:	055c0000 	ldrbeq	r0, [ip, #-0]
  a4:	00010000 	andeq	r0, r1, r0
  a8:	00055c5b 	andeq	r5, r5, fp, asr ip
  ac:	00070400 	andeq	r0, r7, r0, lsl #8
  b0:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
  bc:	00000001 	andeq	r0, r0, r1
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	00000001 	andeq	r0, r0, r1
  c8:	02000000 	andeq	r0, r0, #0, 0
  cc:	00000002 	andeq	r0, r0, r2
  d0:	0000029c 	muleq	r0, ip, r2
  d4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  d8:	b8500001 	ldmdalt	r0, {r0}^
  dc:	bc000002 	stclt	0, cr0, [r0], {2}
  e0:	01000002 	tsteq	r0, r2
  e4:	02bc5400 	adcseq	r5, ip, #0, 8
  e8:	02c00000 	sbceq	r0, r0, #0, 0
  ec:	00030000 	andeq	r0, r3, r0
  f0:	c09f0174 	addsgt	r0, pc, r4, ror r1	; <UNPREDICTABLE>
  f4:	e4000002 	str	r0, [r0], #-2
  f8:	01000002 	tsteq	r0, r2
  fc:	02e45400 	rsceq	r5, r4, #0, 8
 100:	02e80000 	rsceq	r0, r8, #0, 0
 104:	00030000 	andeq	r0, r3, r0
 108:	e89f0174 	ldm	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
 10c:	d4000002 	strle	r0, [r0], #-2
 110:	01000006 	tsteq	r0, r6
 114:	06d45400 	ldrbeq	r5, [r4], r0, lsl #8
 118:	06d80000 	ldrbeq	r0, [r8], r0
 11c:	00030000 	andeq	r0, r3, r0
 120:	d89f0174 	ldmle	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
 124:	f0000006 			; <UNDEFINED> instruction: 0xf0000006
 128:	01000006 	tsteq	r0, r6
 12c:	06f05400 	ldrbteq	r5, [r0], r0, lsl #8
 130:	06f80000 	ldrbteq	r0, [r8], r0
 134:	00030000 	andeq	r0, r3, r0
 138:	f89f0174 			; <UNDEFINED> instruction: 0xf89f0174
 13c:	04000006 	streq	r0, [r0], #-6
 140:	01000007 	tsteq	r0, r7
 144:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 150:	02a40000 	adceq	r0, r4, #0, 0
 154:	07040000 	streq	r0, [r4, -r0]
 158:	00010000 	andeq	r0, r1, r0
 15c:	00070458 	andeq	r0, r7, r8, asr r4
 160:	00074000 	andeq	r4, r7, r0
 164:	f3000a00 	vpmax.u8	d0, d0, d0
 168:	01f35101 	mvnseq	r5, r1, lsl #2
 16c:	1c312250 	lfmne	f2, 4, [r1], #-320	; 0xfffffec0
 170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 174:	00000000 	andeq	r0, r0, r0
 178:	00000100 	andeq	r0, r0, r0, lsl #2
 17c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 180:	74000004 	strvc	r0, [r0], #-4
 184:	01000004 	tsteq	r0, r4
 188:	04d85700 	ldrbeq	r5, [r8], #1792	; 0x700
 18c:	04fc0000 	ldrbteq	r0, [ip], #0
 190:	00010000 	andeq	r0, r1, r0
 194:	00054057 	andeq	r4, r5, r7, asr r0
 198:	00055c00 	andeq	r5, r5, r0, lsl #24
 19c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
 1a8:	00000002 	andeq	r0, r0, r2
 1ac:	00000408 	andeq	r0, r0, r8, lsl #8
 1b0:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 1b4:	d85a0001 	ldmdale	sl, {r0}^
 1b8:	5c000004 	stcpl	0, cr0, [r0], {4}
 1bc:	01000005 	tsteq	r0, r5
 1c0:	00005a00 	andeq	r5, r0, r0, lsl #20
 1c4:	00000000 	andeq	r0, r0, r0
 1c8:	00010000 	andeq	r0, r1, r0
 1cc:	02ac0000 	adceq	r0, ip, #0, 0
 1d0:	02b80000 	adcseq	r0, r8, #0, 0
 1d4:	00010000 	andeq	r0, r1, r0
 1d8:	0002b852 	andeq	fp, r2, r2, asr r8
 1dc:	00074000 	andeq	r4, r7, r0
 1e0:	91000300 	mrsls	r0, LR_irq
 1e4:	00007dc8 	andeq	r7, r0, r8, asr #27
	...
 1f4:	01000000 	mrseq	r0, (UNDEF: 0)
 1f8:	00000001 	andeq	r0, r0, r1
	...
 204:	00000474 	andeq	r0, r0, r4, ror r4
 208:	0000048c 	andeq	r0, r0, ip, lsl #9
 20c:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 210:	b8000004 	stmdalt	r0, {r2}
 214:	01000004 	tsteq	r0, r4
 218:	04fc5700 	ldrbteq	r5, [ip], #1792	; 0x700
 21c:	05140000 	ldreq	r0, [r4, #-0]
 220:	00010000 	andeq	r0, r1, r0
 224:	00051450 	andeq	r1, r5, r0, asr r4
 228:	00054000 	andeq	r4, r5, r0
 22c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 230:	000005a4 	andeq	r0, r0, r4, lsr #11
 234:	000005a4 	andeq	r0, r0, r4, lsr #11
 238:	a4500001 	ldrbge	r0, [r0], #-1
 23c:	ac000005 	stcge	0, cr0, [r0], {5}
 240:	01000005 	tsteq	r0, r5
 244:	05dc5700 	ldrbeq	r5, [ip, #1792]	; 0x700
 248:	05e00000 	strbeq	r0, [r0, #0]!
 24c:	00010000 	andeq	r0, r1, r0
 250:	00061050 	andeq	r1, r6, r0, asr r0
 254:	00061400 	andeq	r1, r6, r0, lsl #8
 258:	50000100 	andpl	r0, r0, r0, lsl #2
 25c:	00000644 	andeq	r0, r0, r4, asr #12
 260:	00000648 	andeq	r0, r0, r8, asr #12
 264:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 268:	90000006 	andls	r0, r0, r6
 26c:	01000006 	tsteq	r0, r6
 270:	06d05000 	ldrbeq	r5, [r0], r0
 274:	06f00000 	ldrbteq	r0, [r0], r0
 278:	00010000 	andeq	r0, r1, r0
 27c:	00000057 	andeq	r0, r0, r7, asr r0
 280:	00000000 	andeq	r0, r0, r0
 284:	00000200 	andeq	r0, r0, r0, lsl #4
 288:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 28c:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
 290:	02000002 	andeq	r0, r0, #2, 0
 294:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
 298:	14000002 	strne	r0, [r0], #-2
 29c:	01000003 	tsteq	r0, r3
 2a0:	031c5500 	tsteq	ip, #0, 10
 2a4:	06f00000 	ldrbteq	r0, [r0], r0
 2a8:	00010000 	andeq	r0, r1, r0
 2ac:	00000055 	andeq	r0, r0, r5, asr r0
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	00000100 	andeq	r0, r0, r0, lsl #2
 2b8:	00000000 	andeq	r0, r0, r0
 2bc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 2c0:	54000003 	strpl	r0, [r0], #-3
 2c4:	01000004 	tsteq	r0, r4
 2c8:	04545600 	ldrbeq	r5, [r4], #-1536	; 0xfffffa00
 2cc:	04b80000 	ldrteq	r0, [r8], #0
 2d0:	00030000 	andeq	r0, r3, r0
 2d4:	b89f7e7b 	ldmlt	pc, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 2d8:	dc000004 	stcle	0, cr0, [r0], {4}
 2dc:	01000004 	tsteq	r0, r4
 2e0:	04dc5600 	ldrbeq	r5, [ip], #1536	; 0x600
 2e4:	05400000 	strbeq	r0, [r0, #-0]
 2e8:	00030000 	andeq	r0, r3, r0
 2ec:	409f7e7b 	addsmi	r7, pc, fp, ror lr	; <UNPREDICTABLE>
 2f0:	5c000005 	stcpl	0, cr0, [r0], {5}
 2f4:	01000005 	tsteq	r0, r5
 2f8:	00005600 	andeq	r5, r0, r0, lsl #12
	...
 308:	00000070 	andeq	r0, r0, r0, ror r0
 30c:	00000094 	muleq	r0, r4, r0
 310:	94500001 	ldrbls	r0, [r0], #-1
 314:	fc000000 	stc2	0, cr0, [r0], {-0}
 318:	03000000 	movweq	r0, #0
 31c:	9f027000 	svcls	0x00027000
 320:	000000fc 	strdeq	r0, [r0], -ip
 324:	00000224 	andeq	r0, r0, r4, lsr #4
 328:	01f30004 	mvnseq	r0, r4
 32c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 344:	00700000 	rsbseq	r0, r0, r0
 348:	00e00000 	rsceq	r0, r0, r0
 34c:	00010000 	andeq	r0, r1, r0
 350:	0000e051 	andeq	lr, r0, r1, asr r0
 354:	00015400 	andeq	r5, r1, r0, lsl #8
 358:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 35c:	00000154 	andeq	r0, r0, r4, asr r1
 360:	00000158 	andeq	r0, r0, r8, asr r1
 364:	58510001 	ldmdapl	r1, {r0}^
 368:	b0000001 	andlt	r0, r0, r1
 36c:	01000001 	tsteq	r0, r1
 370:	01b05500 	lslseq	r5, r0, #10
 374:	01c00000 	biceq	r0, r0, r0
 378:	00010000 	andeq	r0, r1, r0
 37c:	0001c051 	andeq	ip, r1, r1, asr r0
 380:	0001e400 	andeq	lr, r1, r0, lsl #8
 384:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 388:	000001e4 	andeq	r0, r0, r4, ror #3
 38c:	000001f8 	strdeq	r0, [r0], -r8
 390:	f8510001 			; <UNDEFINED> instruction: 0xf8510001
 394:	24000001 	strcs	r0, [r0], #-1
 398:	01000002 	tsteq	r0, r2
 39c:	00005500 	andeq	r5, r0, r0, lsl #10
	...
 3a8:	00700000 	rsbseq	r0, r0, r0
 3ac:	00840000 	addeq	r0, r4, r0
 3b0:	00010000 	andeq	r0, r1, r0
 3b4:	00008452 	andeq	r8, r0, r2, asr r4
 3b8:	00022400 	andeq	r2, r2, r0, lsl #8
 3bc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 3cc:	00000100 	andeq	r0, r0, r0, lsl #2
 3d0:	00000000 	andeq	r0, r0, r0
 3d4:	00000070 	andeq	r0, r0, r0, ror r0
 3d8:	000000f4 	strdeq	r0, [r0], -r4
 3dc:	4c530001 	mrrcmi	0, 0, r0, r3, cr1
 3e0:	80000001 	andhi	r0, r0, r1
 3e4:	01000001 	tsteq	r0, r1
 3e8:	01805300 	orreq	r5, r0, r0, lsl #6
 3ec:	018c0000 	orreq	r0, ip, r0
 3f0:	00040000 	andeq	r0, r4, r0
 3f4:	9f5301f3 	svcls	0x005301f3
 3f8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 3fc:	000001e8 	andeq	r0, r0, r8, ror #3
 400:	e8530001 	ldmda	r3, {r0}^
 404:	ff000001 			; <UNDEFINED> instruction: 0xff000001
 408:	01000001 	tsteq	r0, r1
 40c:	01ff5c00 	mvnseq	r5, r0, lsl #24
 410:	02240000 	eoreq	r0, r4, #0, 0
 414:	00040000 	andeq	r0, r4, r0
 418:	9f5301f3 	svcls	0x005301f3
	...
 428:	00700000 	rsbseq	r0, r0, r0
 42c:	008c0000 	addeq	r0, ip, r0
 430:	00020000 	andeq	r0, r2, r0
 434:	008c0091 	umulleq	r0, ip, r1, r0
 438:	01930000 	orrseq	r0, r3, r0
 43c:	00010000 	andeq	r0, r1, r0
 440:	0001b052 	andeq	fp, r1, r2, asr r0
 444:	0001f400 	andeq	pc, r1, r0, lsl #8
 448:	52000100 	andpl	r0, r0, #0
	...
 454:	01000001 	tsteq	r0, r1
 458:	00000001 	andeq	r0, r0, r1
 45c:	00000000 	andeq	r0, r0, r0
 460:	01010100 	mrseq	r0, (UNDEF: 17)
 464:	01000001 	tsteq	r0, r1
 468:	00000001 	andeq	r0, r0, r1
	...
 474:	0000008c 	andeq	r0, r0, ip, lsl #1
 478:	000000fc 	strdeq	r0, [r0], -ip
 47c:	a0910004 	addsge	r0, r1, r4
 480:	00fc9f7f 	rscseq	r9, ip, pc, ror pc
 484:	013c0000 	teqeq	ip, r0
 488:	00010000 	andeq	r0, r1, r0
 48c:	00013c50 	andeq	r3, r1, r0, asr ip
 490:	00014800 	andeq	r4, r1, r0, lsl #16
 494:	71000300 	mrsvc	r0, LR_irq
 498:	01489f02 	cmpeq	r8, r2, lsl #30
 49c:	014c0000 	mrseq	r0, (UNDEF: 76)
 4a0:	00010000 	andeq	r0, r1, r0
 4a4:	00014c50 	andeq	r4, r1, r0, asr ip
 4a8:	00015800 	andeq	r5, r1, r0, lsl #16
 4ac:	91000400 	tstls	r0, r0, lsl #8
 4b0:	589f7fa0 	ldmpl	pc, {r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 4b4:	6c000001 	stcvs	0, cr0, [r0], {1}
 4b8:	01000001 	tsteq	r0, r1
 4bc:	016c5100 	cmneq	ip, r0, lsl #2
 4c0:	01780000 	cmneq	r8, r0
 4c4:	00030000 	andeq	r0, r3, r0
 4c8:	789f7f71 	ldmvc	pc, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 4cc:	84000001 	strhi	r0, [r0], #-1
 4d0:	03000001 	movweq	r0, #1
 4d4:	9f017100 	svcls	0x00017100
 4d8:	00000184 	andeq	r0, r0, r4, lsl #3
 4dc:	00000193 	muleq	r0, r3, r1
 4e0:	b0500001 	subslt	r0, r0, r1
 4e4:	b0000001 	andlt	r0, r0, r1
 4e8:	04000001 	streq	r0, [r0], #-1
 4ec:	7fa09100 	svcvc	0x00a09100
 4f0:	0001b09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 4f4:	0001b800 	andeq	fp, r1, r0, lsl #16
 4f8:	91000400 	tstls	r0, r0, lsl #8
 4fc:	b89f7fa1 	ldmlt	pc, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 500:	bc000001 	stclt	0, cr0, [r0], {1}
 504:	01000001 	tsteq	r0, r1
 508:	01bc5000 			; <UNDEFINED> instruction: 0x01bc5000
 50c:	01c00000 	biceq	r0, r0, r0
 510:	00040000 	andeq	r0, r4, r0
 514:	9f7fa091 	svcls	0x007fa091
 518:	000001c0 	andeq	r0, r0, r0, asr #3
 51c:	000001d4 	ldrdeq	r0, [r0], -r4
 520:	d4500001 	ldrble	r0, [r0], #-1
 524:	e4000001 	str	r0, [r0], #-1
 528:	03000001 	movweq	r0, #1
 52c:	9f7f7000 	svcls	0x007f7000
 530:	000001e4 	andeq	r0, r0, r4, ror #3
 534:	00000224 	andeq	r0, r0, r4, lsr #4
 538:	a0910004 	addsge	r0, r1, r4
 53c:	00009f7f 	andeq	r9, r0, pc, ror pc
	...
 548:	00010100 	andeq	r0, r1, r0, lsl #2
	...
 558:	00900000 	addseq	r0, r0, r0
 55c:	00dc0000 	sbcseq	r0, ip, r0
 560:	00010000 	andeq	r0, r1, r0
 564:	0000dc5c 	andeq	sp, r0, ip, asr ip
 568:	0000f400 	andeq	pc, r0, r0, lsl #8
 56c:	53000100 	movwpl	r0, #256	; 0x100
 570:	000000f4 	strdeq	r0, [r0], -r4
 574:	0000014c 	andeq	r0, r0, ip, asr #2
 578:	4c5c0001 	mrrcmi	0, 0, r0, ip, cr1
 57c:	58000001 	stmdapl	r0, {r0}
 580:	01000001 	tsteq	r0, r1
 584:	01585300 	cmpeq	r8, r0, lsl #6
 588:	01740000 	cmneq	r4, r0
 58c:	00010000 	andeq	r0, r1, r0
 590:	0001b05c 	andeq	fp, r1, ip, asr r0
 594:	0001c000 	andeq	ip, r1, r0
 598:	53000100 	movwpl	r0, #256	; 0x100
 59c:	000001c0 	andeq	r0, r0, r0, asr #3
 5a0:	000001dc 	ldrdeq	r0, [r0], -ip
 5a4:	e45c0001 	ldrb	r0, [ip], #-1
 5a8:	e8000001 	stmda	r0, {r0}
 5ac:	01000001 	tsteq	r0, r1
 5b0:	01e85300 	mvneq	r5, r0, lsl #6
 5b4:	01ff0000 	mvnseq	r0, r0
 5b8:	00010000 	andeq	r0, r1, r0
 5bc:	0001ff5c 	andeq	pc, r1, ip, asr pc	; <UNPREDICTABLE>
 5c0:	00022400 	andeq	r2, r2, r0, lsl #8
 5c4:	f3000400 	vshl.u8	d0, d0, d0
 5c8:	009f5301 	addseq	r5, pc, r1, lsl #6
 5cc:	00000000 	andeq	r0, r0, r0
 5d0:	01000000 	mrseq	r0, (UNDEF: 0)
 5d4:	00000101 	andeq	r0, r0, r1, lsl #2
 5d8:	dc000000 	stcle	0, cr0, [r0], {-0}
 5dc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 5e0:	02000000 	andeq	r0, r0, #0, 0
 5e4:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
 5e8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 5ec:	02000000 	andeq	r0, r0, #0, 0
 5f0:	fc9f3100 	ldc2	1, cr3, [pc], {0}
 5f4:	4c000000 	stcmi	0, cr0, [r0], {-0}
 5f8:	01000001 	tsteq	r0, r1
 5fc:	014c5600 	cmpeq	ip, r0, lsl #12
 600:	01540000 	cmpeq	r4, r0
 604:	00020000 	andeq	r0, r2, r0
 608:	00009f30 	andeq	r9, r0, r0, lsr pc
	...
 614:	00010100 	andeq	r0, r1, r0, lsl #2
 618:	00010100 	andeq	r0, r1, r0, lsl #2
 61c:	00000038 	andeq	r0, r0, r8, lsr r0
 620:	00000054 	andeq	r0, r0, r4, asr r0
 624:	54500001 	ldrbpl	r0, [r0], #-1
 628:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 62c:	01000000 	mrseq	r0, (UNDEF: 0)
 630:	00585200 	subseq	r5, r8, r0, lsl #4
 634:	00600000 	rsbeq	r0, r0, r0
 638:	00030000 	andeq	r0, r3, r0
 63c:	609f0172 	addsvs	r0, pc, r2, ror r1	; <UNPREDICTABLE>
 640:	64000000 	strvs	r0, [r0], #-0
 644:	01000000 	mrseq	r0, (UNDEF: 0)
 648:	00645200 	rsbeq	r5, r4, r0, lsl #4
 64c:	00700000 	rsbseq	r0, r0, r0
 650:	00030000 	andeq	r0, r3, r0
 654:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
	...
 660:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 664:	50000000 	andpl	r0, r0, r0
 668:	01000000 	mrseq	r0, (UNDEF: 0)
 66c:	00505100 	subseq	r5, r0, r0, lsl #2
 670:	00700000 	rsbseq	r0, r0, r0
 674:	00040000 	andeq	r0, r4, r0
 678:	9f5101f3 	svcls	0x005101f3
	...
 688:	00010100 	andeq	r0, r1, r0, lsl #2
 68c:	00000038 	andeq	r0, r0, r8, lsr r0
 690:	00000050 	andeq	r0, r0, r0, asr r0
 694:	50520001 	subspl	r0, r2, r1
 698:	5c000000 	stcpl	0, cr0, [r0], {-0}
 69c:	01000000 	mrseq	r0, (UNDEF: 0)
 6a0:	005c5100 	subseq	r5, ip, r0, lsl #2
 6a4:	00600000 	rsbeq	r0, r0, r0
 6a8:	00030000 	andeq	r0, r3, r0
 6ac:	609f0171 	addsvs	r0, pc, r1, ror r1	; <UNPREDICTABLE>
 6b0:	70000000 	andvc	r0, r0, r0
 6b4:	01000000 	mrseq	r0, (UNDEF: 0)
 6b8:	00005100 	andeq	r5, r0, r0, lsl #2
	...
 6c4:	00380000 	eorseq	r0, r8, r0
 6c8:	004c0000 	subeq	r0, ip, r0
 6cc:	00010000 	andeq	r0, r1, r0
 6d0:	00004c53 	andeq	r4, r0, r3, asr ip
 6d4:	00006800 	andeq	r6, r0, r0, lsl #16
 6d8:	53000100 	movwpl	r0, #256	; 0x100
	...
 6ec:	00000040 	andeq	r0, r0, r0, asr #32
 6f0:	00000048 	andeq	r0, r0, r8, asr #32
 6f4:	485c0001 	ldmdami	ip, {r0}^
 6f8:	4c000000 	stcmi	0, cr0, [r0], {-0}
 6fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 700:	73007200 	movwvc	r7, #512	; 0x200
 704:	01231c00 			; <UNDEFINED> instruction: 0x01231c00
 708:	00004c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 70c:	00005400 	andeq	r5, r0, r0, lsl #8
 710:	72000900 	andvc	r0, r0, #0, 18
 714:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
 718:	9f01231c 	svcls	0x0001231c
 71c:	00000054 	andeq	r0, r0, r4, asr r0
 720:	00000070 	andeq	r0, r0, r0, ror r0
 724:	01f3000a 	mvnseq	r0, sl
 728:	5301f352 	movwpl	pc, #4946	; 0x1352	; <UNPREDICTABLE>
 72c:	9f01231c 	svcls	0x0001231c
	...
 738:	004c0001 	subeq	r0, ip, r1
 73c:	00700000 	rsbseq	r0, r0, r0
 740:	00010000 	andeq	r0, r1, r0
 744:	00000050 	andeq	r0, r0, r0, asr r0
 748:	00000000 	andeq	r0, r0, r0
 74c:	01010000 	mrseq	r0, (UNDEF: 1)
 750:	14000000 	strne	r0, [r0], #-0
 754:	1c000000 	stcne	0, cr0, [r0], {-0}
 758:	01000000 	mrseq	r0, (UNDEF: 0)
 75c:	001c5000 	andseq	r5, ip, r0
 760:	00240000 	eoreq	r0, r4, r0
 764:	00030000 	andeq	r0, r3, r0
 768:	249f0170 	ldrcs	r0, [pc], #368	; 770 <.debug_loc+0x770>
 76c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 770:	01000000 	mrseq	r0, (UNDEF: 0)
 774:	00005000 	andeq	r5, r0, r0
	...
 780:	00140000 	andseq	r0, r4, r0
 784:	00180000 	andseq	r0, r8, r0
 788:	00010000 	andeq	r0, r1, r0
 78c:	00001851 	andeq	r1, r0, r1, asr r8
 790:	00003800 	andeq	r3, r0, r0, lsl #16
 794:	f3000400 	vshl.u8	d0, d0, d0
 798:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 7a4:	00001800 	andeq	r1, r0, r0, lsl #16
 7a8:	00003800 	andeq	r3, r0, r0, lsl #16
 7ac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 7c0:	00040000 	andeq	r0, r4, r0
 7c4:	00010000 	andeq	r0, r1, r0
 7c8:	00000450 	andeq	r0, r0, r0, asr r4
 7cc:	00000c00 	andeq	r0, r0, r0, lsl #24
 7d0:	70000300 	andvc	r0, r0, r0, lsl #6
 7d4:	000c9f30 	andeq	r9, ip, r0, lsr pc
 7d8:	00140000 	andseq	r0, r4, r0
 7dc:	00040000 	andeq	r0, r4, r0
 7e0:	9f5001f3 	svcls	0x005001f3
	...
 7f0:	00000224 	andeq	r0, r0, r4, lsr #4
 7f4:	00000268 	andeq	r0, r0, r8, ror #4
 7f8:	68500001 	ldmdavs	r0, {r0}^
 7fc:	88000002 	stmdahi	r0, {r1}
 800:	04000002 	streq	r0, [r0], #-2
 804:	5001f300 	andpl	pc, r1, r0, lsl #6
 808:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 814:	00022400 	andeq	r2, r2, r0, lsl #8
 818:	00026400 	andeq	r6, r2, r0, lsl #8
 81c:	51000100 	mrspl	r0, (UNDEF: 16)
 820:	00000264 	andeq	r0, r0, r4, ror #4
 824:	00000288 	andeq	r0, r0, r8, lsl #5
 828:	01f30004 	mvnseq	r0, r4
 82c:	00009f51 	andeq	r9, r0, r1, asr pc
 830:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000740 	andeq	r0, r0, r0, asr #14
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000005fa 	strdeq	r0, [r0], -sl
   4:	00f40003 	rscseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  48:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  4c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  50:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  54:	37303173 			; <UNDEFINED> instruction: 0x37303173
  58:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  5c:	63672f62 	cmnvs	r7, #392	; 0x188
  60:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  64:	6f6e2d6d 	svcvs	0x006e2d6d
  68:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  6c:	2f696261 	svccs	0x00696261
  70:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  74:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  78:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  7c:	552f0065 	strpl	r0, [pc, #-101]!	; 1f <.debug_line+0x1f>
  80:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  84:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  88:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  8c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  90:	73632f65 	cmnvc	r3, #404	; 0x194
  94:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  98:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  9c:	2f697062 	svccs	0x00697062
  a0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a4:	00656475 	rsbeq	r6, r5, r5, ror r4
  a8:	2d617600 	stclcs	6, cr7, [r1, #-0]
  ac:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  b0:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  b4:	00000100 	andeq	r0, r0, r0, lsl #2
  b8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  bc:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  c0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  c4:	00000200 	andeq	r0, r0, r0, lsl #4
  c8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  cc:	00030068 	andeq	r0, r3, r8, rrx
  d0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  d4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  d8:	616e7265 	cmnvs	lr, r5, ror #4
  dc:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  e0:	73000003 	movwvc	r0, #3
  e4:	72616474 	rsbvc	r6, r1, #116, 8	; 0x74000000
  e8:	00682e67 	rsbeq	r2, r8, r7, ror #28
  ec:	3c000002 	stccc	0, cr0, [r0], {2}
  f0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  f4:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  f8:	0000003e 	andeq	r0, r0, lr, lsr r0
  fc:	1b050000 	blne	140104 <va_printk+0x13fe7c>
 100:	00020500 	andeq	r0, r2, r0, lsl #10
 104:	03000000 	movweq	r0, #0
 108:	1d050126 	stfnes	f0, [r5, #-152]	; 0xffffff68
 10c:	062d0501 	strteq	r0, [sp], -r1, lsl #10
 110:	2e010501 	cfsh32cs	mvfx0, mvfx1, #1
 114:	0633054a 	ldrteq	r0, [r3], -sl, asr #10
 118:	13020551 	movwne	r0, #9553	; 0x2551
 11c:	01060605 	tsteq	r6, r5, lsl #12
 120:	30060205 	andcc	r0, r6, r5, lsl #4
 124:	02000805 	andeq	r0, r0, #327680	; 0x50000
 128:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
 12c:	04020002 	streq	r0, [r2], #-2
 130:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 134:	04020003 	streq	r0, [r2], #-3
 138:	052f0602 	streq	r0, [pc, #-1538]!	; fffffb3e <va_printk+0xfffff8b6>
 13c:	04020008 	streq	r0, [r2], #-8
 140:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 144:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 148:	05490602 	strbeq	r0, [r9, #-1538]	; 0xfffff9fe
 14c:	04020018 	streq	r0, [r2], #-24	; 0xffffffe8
 150:	00010602 	andeq	r0, r1, r2, lsl #12
 154:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 158:	30060205 	andcc	r0, r6, r5, lsl #4
 15c:	01060505 	tsteq	r6, r5, lsl #10
 160:	4b060205 	blmi	18097c <va_printk+0x1806f4>
 164:	13060105 	movwne	r0, #24837	; 0x6105
 168:	31063e05 	tstcc	r6, r5, lsl #28
 16c:	05140205 	ldreq	r0, [r4, #-517]	; 0xfffffdfb
 170:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 174:	02052e06 	andeq	r2, r5, #96	; 0x60
 178:	04052f06 	streq	r2, [r5], #-3846	; 0xfffff0fa
 17c:	03050106 	movweq	r0, #20742	; 0x5106
 180:	11052f06 	tstne	r5, r6, lsl #30
 184:	09050106 	stmdbeq	r5, {r1, r2, r8}
 188:	0602052e 	streq	r0, [r2], -lr, lsr #10
 18c:	07051530 	smladxeq	r5, r0, r5, r1
 190:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 194:	000b052e 	andeq	r0, fp, lr, lsr #10
 198:	06010402 	streq	r0, [r1], -r2, lsl #8
 19c:	0002052e 	andeq	r0, r2, lr, lsr #10
 1a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1a4:	00030501 	andeq	r0, r3, r1, lsl #10
 1a8:	06030402 	streq	r0, [r3], -r2, lsl #8
 1ac:	000c052f 	andeq	r0, ip, pc, lsr #10
 1b0:	06030402 	streq	r0, [r3], -r2, lsl #8
 1b4:	000a0501 	andeq	r0, sl, r1, lsl #10
 1b8:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
 1bc:	02001705 	andeq	r1, r0, #1310720	; 0x140000
 1c0:	2d060304 	stccs	3, cr0, [r6, #-16]
 1c4:	03040200 	movweq	r0, #16896	; 0x4200
 1c8:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 1cc:	09053006 	stmdbeq	r5, {r1, r2, ip, sp}
 1d0:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 1d4:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 1d8:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 1dc:	06310649 	ldrteq	r0, [r1], -r9, asr #12
 1e0:	06020501 	streq	r0, [r2], -r1, lsl #10
 1e4:	060405a0 	streq	r0, [r4], -r0, lsr #11
 1e8:	06030501 	streq	r0, [r3], -r1, lsl #10
 1ec:	0609052f 	streq	r0, [r9], -pc, lsr #10
 1f0:	06020501 	streq	r0, [r2], -r1, lsl #10
 1f4:	0b051330 	bleq	144ebc <va_printk+0x144c34>
 1f8:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 1fc:	2e063006 	cdpcs	0, 0, cr3, cr6, cr6, {0}
 200:	02060405 	andeq	r0, r6, #83886080	; 0x5000000
 204:	05131524 	ldreq	r1, [r3, #-1316]	; 0xfffffadc
 208:	2e01060f 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx15
 20c:	054a0605 	strbeq	r0, [sl, #-1541]	; 0xfffff9fb
 210:	134b0605 	movtne	r0, #46597	; 0xb605
 214:	01060905 	tsteq	r6, r5, lsl #18
 218:	2f060505 	svccs	0x00060505
 21c:	10060b05 	andne	r0, r6, r5, lsl #22
 220:	02000d05 	andeq	r0, r0, #320	; 0x140
 224:	052c0104 	streq	r0, [ip, #-260]!	; 0xfffffefc
 228:	04020004 	streq	r0, [r2], #-4
 22c:	05340601 	ldreq	r0, [r4, #-1537]!	; 0xfffff9ff
 230:	04020005 	streq	r0, [r2], #-5
 234:	1b051301 	blne	144e40 <va_printk+0x144bb8>
 238:	01040200 	mrseq	r0, R12_usr
 23c:	07050106 	streq	r0, [r5, -r6, lsl #2]
 240:	01040200 	mrseq	r0, R12_usr
 244:	001805d6 			; <UNDEFINED> instruction: 0x001805d6
 248:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 24c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 250:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 254:	0402000b 	streq	r0, [r2], #-11
 258:	052f0601 	streq	r0, [pc, #-1537]!	; fffffc5f <va_printk+0xfffff9d7>
 25c:	0402000e 	streq	r0, [r2], #-14
 260:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 264:	04020004 	streq	r0, [r2], #-4
 268:	4b062e01 	blmi	18ba74 <va_printk+0x18b7ec>
 26c:	01060605 	tsteq	r6, r5, lsl #12
 270:	2f060505 	svccs	0x00060505
 274:	01060a05 	tsteq	r6, r5, lsl #20
 278:	2e4a0705 	cdpcs	7, 4, cr0, cr10, cr5, {0}
 27c:	76030d05 	strvc	r0, [r3], -r5, lsl #26
 280:	0b054a2e 	bleq	152b40 <va_printk+0x1528b8>
 284:	000d050d 	andeq	r0, sp, sp, lsl #10
 288:	06010402 	streq	r0, [r1], -r2, lsl #8
 28c:	052e1403 	streq	r1, [lr, #-1027]!	; 0xfffffbfd
 290:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 294:	2d051301 	stccs	3, cr1, [r5, #-4]
 298:	01040200 	mrseq	r0, R12_usr
 29c:	2a050106 	bcs	1406bc <va_printk+0x140434>
 2a0:	01040200 	mrseq	r0, R12_usr
 2a4:	0016052e 	andseq	r0, r6, lr, lsr #10
 2a8:	4a010402 	bmi	412b8 <va_printk+0x41030>
 2ac:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
 2b0:	4b060104 	blmi	1806c8 <va_printk+0x180440>
 2b4:	02000d05 	andeq	r0, r0, #320	; 0x140
 2b8:	01060104 	tsteq	r6, r4, lsl #2
 2bc:	01040200 	mrseq	r0, R12_usr
 2c0:	052f064a 	streq	r0, [pc, #-1610]!	; fffffc7e <va_printk+0xfffff9f6>
 2c4:	4a010612 	bmi	41b14 <va_printk+0x4188c>
 2c8:	2f060d05 	svccs	0x00060d05
 2cc:	01061205 	tsteq	r6, r5, lsl #4
 2d0:	4b061905 	blmi	1866ec <va_printk+0x186464>
 2d4:	02000405 	andeq	r0, r0, #83886080	; 0x5000000
 2d8:	11030204 	tstne	r3, r4, lsl #4
 2dc:	04020001 	streq	r0, [r2], #-1
 2e0:	02050102 	andeq	r0, r5, #-2147483648	; 0x80000000
 2e4:	02040200 	andeq	r0, r4, #0, 4
 2e8:	00090515 	andeq	r0, r9, r5, lsl r5
 2ec:	06020402 	streq	r0, [r2], -r2, lsl #8
 2f0:	04020001 	streq	r0, [r2], #-1
 2f4:	01054a02 	tsteq	r5, r2, lsl #20
 2f8:	02040200 	andeq	r0, r4, #0, 4
 2fc:	0604059f 			; <UNDEFINED> instruction: 0x0604059f
 300:	054a6e03 	strbeq	r6, [sl, #-3587]	; 0xfffff1fd
 304:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 308:	052f0604 	streq	r0, [pc, #-1540]!	; fffffd0c <va_printk+0xfffffa84>
 30c:	05110606 	ldreq	r0, [r1, #-1542]	; 0xfffff9fa
 310:	0b052f04 	bleq	14bf28 <va_printk+0x14bca0>
 314:	052e6303 	streq	r6, [lr, #-771]!	; 0xfffffcfd
 318:	04020019 	streq	r0, [r2], #-25	; 0xffffffe7
 31c:	24030601 	strcs	r0, [r3], #-1537	; 0xfffff9ff
 320:	001a052e 	andseq	r0, sl, lr, lsr #10
 324:	13010402 	movwne	r0, #5122	; 0x1402
 328:	02002805 	andeq	r2, r0, #327680	; 0x50000
 32c:	01060104 	tsteq	r6, r4, lsl #2
 330:	02002505 	andeq	r2, r0, #20971520	; 0x1400000
 334:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 338:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
 33c:	0b054a01 	bleq	152b48 <va_printk+0x1528c0>
 340:	01040200 	mrseq	r0, R12_usr
 344:	04054b06 	streq	r4, [r5], #-2822	; 0xfffff4fa
 348:	01040200 	mrseq	r0, R12_usr
 34c:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 350:	004a0104 	subeq	r0, sl, r4, lsl #2
 354:	06010402 	streq	r0, [r1], -r2, lsl #8
 358:	0402004e 	streq	r0, [r2], #-78	; 0xffffffb2
 35c:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 360:	00010104 	andeq	r0, r1, r4, lsl #2
 364:	01010402 	tsteq	r1, r2, lsl #8
 368:	01040200 	mrseq	r0, R12_usr
 36c:	02002e06 	andeq	r2, r0, #96	; 0x60
 370:	00660104 	rsbeq	r0, r6, r4, lsl #2
 374:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 378:	01040200 	mrseq	r0, R12_usr
 37c:	48054a06 	stmdami	r5, {r1, r2, r9, fp, lr}
 380:	087fa603 	ldmdaeq	pc!, {r0, r1, r9, sl, sp, pc}^	; <UNPREDICTABLE>
 384:	13050520 	movwne	r0, #21792	; 0x5520
 388:	002e0601 	eoreq	r0, lr, r1, lsl #12
 38c:	06020402 	streq	r0, [r2], -r2, lsl #8
 390:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 394:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
 398:	05130204 	ldreq	r0, [r3, #-516]	; 0xfffffdfc
 39c:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 3a0:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 3a4:	04020005 	streq	r0, [r2], #-5
 3a8:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 3ac:	04020007 	streq	r0, [r2], #-7
 3b0:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 3b4:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 3b8:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 3bc:	04020048 	streq	r0, [r2], #-72	; 0xffffffb8
 3c0:	05056201 	streq	r6, [r5, #-513]	; 0xfffffdff
 3c4:	01040200 	mrseq	r0, R12_usr
 3c8:	02004b06 	andeq	r4, r0, #6144	; 0x1800
 3cc:	00010104 	andeq	r0, r1, r4, lsl #2
 3d0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3d4:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 3d8:	02002e01 	andeq	r2, r0, #1, 28
 3dc:	2e060104 	adfcss	f0, f6, f4
 3e0:	e1034005 	tst	r3, r5
 3e4:	0106d600 	tsteq	r6, r0, lsl #12
 3e8:	9f060205 	svcls	0x00060205
 3ec:	01061e05 	tsteq	r6, r5, lsl #28
 3f0:	052e1205 	streq	r1, [lr, #-517]!	; 0xfffffdfb
 3f4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffdf7 <va_printk+0xfffffb6f>
 3f8:	09051402 	stmdbeq	r5, {r1, sl, ip}
 3fc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 400:	02054b06 	andeq	r4, r5, #6144	; 0x1800
 404:	06080513 			; <UNDEFINED> instruction: 0x06080513
 408:	3302050d 	movwcc	r0, #9485	; 0x250d
 40c:	4c060405 	cfstrsmi	mvf0, [r6], {5}
 410:	01060f05 	tsteq	r6, r5, lsl #30
 414:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 418:	052c0608 	streq	r0, [ip, #-1544]!	; 0xfffff9f8
 41c:	052e0602 	streq	r0, [lr, #-1538]!	; 0xfffff9fe
 420:	0402000d 	streq	r0, [r2], #-13
 424:	03054a01 	movweq	r4, #23041	; 0x5a01
 428:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 42c:	08050106 	stmdaeq	r5, {r1, r2, r8}
 430:	0e054d06 	cdpeq	13, 0, cr4, cr5, cr6, {0}
 434:	0a050106 	beq	140854 <va_printk+0x1405cc>
 438:	0604052e 	streq	r0, [r4], -lr, lsr #10
 43c:	0609052f 	streq	r0, [r9], -pc, lsr #10
 440:	06040501 	streq	r0, [r4], -r1, lsl #10
 444:	0607052f 	streq	r0, [r7], -pc, lsr #10
 448:	04052e01 	streq	r2, [r5], #-3585	; 0xfffff1ff
 44c:	07053006 	streq	r3, [r5, -r6]
 450:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 454:	14133006 	ldrne	r3, [r3], #-6
 458:	10060d05 	andne	r0, r6, r5, lsl #26
 45c:	30060905 	andcc	r0, r6, r5, lsl #18
 460:	01061205 	tsteq	r6, r5, lsl #4
 464:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 468:	05056609 	streq	r6, [r5, #-1545]	; 0xfffff9f7
 46c:	12054b06 	andne	r4, r5, #6144	; 0x1800
 470:	16050106 	strne	r0, [r5], -r6, lsl #2
 474:	2e0b052e 	cfsh32cs	mvfx0, mvfx11, #30
 478:	2f060505 	svccs	0x00060505
 47c:	01060805 	tsteq	r6, r5, lsl #16
 480:	0604052e 	streq	r0, [r4], -lr, lsr #10
 484:	014a0130 	cmpeq	sl, r0, lsr r1
 488:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 48c:	0f360201 	svceq	0x00360201
 490:	01040200 	mrseq	r0, R12_usr
 494:	04020001 	streq	r0, [r2], #-1
 498:	1105d601 	tstne	r5, r1, lsl #12
 49c:	00011334 	andeq	r1, r1, r4, lsr r3
 4a0:	06020402 	streq	r0, [r2], -r2, lsl #8
 4a4:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 4a8:	00ba0603 	adcseq	r0, sl, r3, lsl #12
 4ac:	01030402 	tsteq	r3, r2, lsl #8
 4b0:	03040200 	movweq	r0, #16896	; 0x4200
 4b4:	00150514 	andseq	r0, r5, r4, lsl r5
 4b8:	06030402 	streq	r0, [r3], -r2, lsl #8
 4bc:	00110501 	andseq	r0, r1, r1, lsl #10
 4c0:	06030402 	streq	r0, [r3], -r2, lsl #8
 4c4:	001a052f 	andseq	r0, sl, pc, lsr #10
 4c8:	06030402 	streq	r0, [r3], -r2, lsl #8
 4cc:	00110501 	andseq	r0, r1, r1, lsl #10
 4d0:	06030402 	streq	r0, [r3], -r2, lsl #8
 4d4:	040200d7 	streq	r0, [r2], #-215	; 0xffffff29
 4d8:	02001303 	andeq	r1, r0, #201326592	; 0xc000000
 4dc:	00140304 	andseq	r0, r4, r4, lsl #6
 4e0:	67030402 	strvs	r0, [r3, -r2, lsl #8]
 4e4:	03040200 	movweq	r0, #16896	; 0x4200
 4e8:	00140568 	andseq	r0, r4, r8, ror #10
 4ec:	06030402 	streq	r0, [r3], -r2, lsl #8
 4f0:	00130501 	andseq	r0, r3, r1, lsl #10
 4f4:	82030402 	andhi	r0, r3, #33554432	; 0x2000000
 4f8:	4e061805 	cdpmi	8, 0, cr1, cr6, cr5, {0}
 4fc:	01061b05 	tsteq	r6, r5, lsl #22
 500:	05821a05 	streq	r1, [r2, #2565]	; 0xa05
 504:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 508:	2e01060d 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx13
 50c:	f3060905 	vmls.i8	d0, d6, d5
 510:	1505ba06 	strne	fp, [r5, #-2566]	; 0xfffff5fa
 514:	18053006 	stmdane	r5, {r1, r2, ip, sp}
 518:	17050106 	strne	r0, [r5, -r6, lsl #2]
 51c:	06190566 	ldreq	r0, [r9], -r6, ror #10
 520:	0615054b 	ldreq	r0, [r5], -fp, asr #10
 524:	05666f03 	strbeq	r6, [r6, #-3843]!	; 0xfffff0fd
 528:	01480611 	cmpeq	r8, r1, lsl r6
 52c:	030905d6 	movweq	r0, #38358	; 0x95d6
 530:	0d052e0b 	stceq	14, cr2, [r5, #-44]	; 0xffffffd4
 534:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 538:	06f30609 	ldrbteq	r0, [r3], r9, lsl #12
 53c:	061505ba 			; <UNDEFINED> instruction: 0x061505ba
 540:	7503062f 	strvc	r0, [r3, #-1583]	; 0xfffff9d1
 544:	06190566 	ldreq	r0, [r9], -r6, ror #10
 548:	054a1303 	strbeq	r1, [sl, #-771]	; 0xfffffcfd
 54c:	6d030615 	stcvs	6, cr0, [r3, #-84]	; 0xffffffac
 550:	15030666 	strne	r0, [r3, #-1638]	; 0xfffff99a
 554:	06ba014a 	ldrteq	r0, [sl], sl, asr #2
 558:	0605052e 	streq	r0, [r5], -lr, lsr #10
 55c:	2e9e011a 	mrccs	1, 4, r0, cr14, cr10, {0}
 560:	05010e03 	streq	r0, [r1, #-3587]	; 0xfffff1fd
 564:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 568:	75080605 	strvc	r0, [r8, #-1541]	; 0xfffff9fb
 56c:	18030405 	stmdane	r3, {r0, r2, sl}
 570:	06070501 	streq	r0, [r7], -r1, lsl #10
 574:	06040501 	streq	r0, [r4], -r1, lsl #10
 578:	03050531 	movweq	r0, #21809	; 0x5531
 57c:	1c052e67 	stcne	14, cr2, [r5], {103}	; 0x67
 580:	09050106 	stmdbeq	r5, {r1, r2, r8}
 584:	06050582 	streq	r0, [r5], -r2, lsl #11
 588:	1c0531f3 	stfnes	f3, [r5], {243}	; 0xf3
 58c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 590:	06050582 	streq	r0, [r5], -r2, lsl #11
 594:	1b0530f3 	blne	14c968 <va_printk+0x14c6e0>
 598:	09050106 	stmdbeq	r5, {r1, r2, r8}
 59c:	06050582 	streq	r0, [r5], -r2, lsl #11
 5a0:	070530f3 			; <UNDEFINED> instruction: 0x070530f3
 5a4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 5a8:	05308306 	ldreq	r8, [r0, #-774]!	; 0xfffffcfa
 5ac:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 5b0:	75080605 	strvc	r0, [r8, #-1541]	; 0xfffff9fb
 5b4:	05301105 	ldreq	r1, [r0, #-261]!	; 0xfffffefb
 5b8:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
 5bc:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 5c0:	05058311 	streq	r8, [r5, #-785]	; 0xfffffcef
 5c4:	359e0183 	ldrcc	r0, [lr, #387]	; 0x183
 5c8:	01060e05 	tsteq	r6, r5, lsl #28
 5cc:	062e0a05 	strteq	r0, [lr], -r5, lsl #20
 5d0:	0604052d 	streq	r0, [r4], -sp, lsr #10
 5d4:	00130501 	andseq	r0, r3, r1, lsl #10
 5d8:	4a010402 	bmi	415e8 <va_printk+0x41360>
 5dc:	02001005 	andeq	r1, r0, #5, 0
 5e0:	002e0104 	eoreq	r0, lr, r4, lsl #2
 5e4:	66010402 	strvs	r0, [r1], -r2, lsl #8
 5e8:	16060205 	strne	r0, [r6], -r5, lsl #4
 5ec:	01060705 	tsteq	r6, r5, lsl #14
 5f0:	4b060205 	blmi	180e0c <va_printk+0x180b84>
 5f4:	13060105 	movwne	r0, #24837	; 0x6105
 5f8:	001e0266 	andseq	r0, lr, r6, ror #4
 5fc:	Address 0x00000000000005fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69647369 	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
   4:	00746967 	rsbseq	r6, r4, r7, ror #18
   8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
   c:	745f3436 	ldrbvc	r3, [pc], #-1078	; 14 <.debug_str+0x14>
  10:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 18 <.debug_str+0x18>
  14:	2f636269 	svccs	0x00636269
  18:	702d6176 	eorvc	r6, sp, r6, ror r1
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  24:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  28:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  2c:	70720074 	rsbsvc	r0, r2, r4, ror r0
  30:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  34:	61686374 	smcvs	34356	; 0x8634
  38:	61760072 	cmnvs	r6, r2, ror r0
  3c:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  40:	5f5f0074 	svcpl	0x005f0074
  44:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  48:	6174735f 	cmnvs	r4, pc, asr r3
  4c:	5f5f7472 	svcpl	0x005f7472
  50:	625f5f00 	subsvs	r5, pc, #0, 30
  54:	735f7373 	cmpvc	pc, #-872415231	; 0xcc000001
  58:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  5c:	77005f5f 	smlsdvc	r0, pc, pc, r5	; <UNPREDICTABLE>
  60:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  64:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  68:	6f6c2067 	svcvs	0x006c2067
  6c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  70:	5f00746e 	svcpl	0x0000746e
  74:	5f61765f 	svcpl	0x0061765f
  78:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  7c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  80:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  84:	5f5f0074 	svcpl	0x005f0074
  88:	434e5546 	movtmi	r5, #58694	; 0xe546
  8c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  90:	2f005f5f 	svccs	0x00005f5f
  94:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  98:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  9c:	2f73656c 	svccs	0x0073656c
  a0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  a4:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  a8:	30343273 	eorscc	r3, r4, r3, ror r2
  ac:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff04 <va_printk+0xfffffc7c>
  b0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  b4:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  b8:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  bc:	6f6f6265 	svcvs	0x006f6265
  c0:	5f5f0074 	svcpl	0x005f0074
  c4:	61746164 	cmnvs	r4, r4, ror #2
  c8:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  cc:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  d0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  d4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  dc:	74757000 	ldrbtvc	r7, [r5], #-0
  e0:	70665f63 	rsbvc	r5, r6, r3, ror #30
  e4:	625f5f00 	subsvs	r5, pc, #0, 30
  e8:	655f7373 	ldrbvs	r7, [pc, #-883]	; fffffd7d <va_printk+0xfffffaf5>
  ec:	5f5f646e 	svcpl	0x005f646e
  f0:	685f5f00 	ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
  f4:	5f706165 	svcpl	0x00706165
  f8:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  fc:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 100:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 104:	63206465 			; <UNDEFINED> instruction: 0x63206465
 108:	00726168 	rsbseq	r6, r2, r8, ror #2
 10c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 110:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 114:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 118:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 11c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 120:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 124:	33746e69 	cmncc	r4, #1680	; 0x690
 128:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 12c:	6b747570 	blvs	1d1d6f4 <va_printk+0x1d1d46c>
 130:	736e7500 	cmnvc	lr, #0, 10
 134:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 138:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 13c:	72610074 	rsbvc	r0, r1, #116, 0	; 0x74
 140:	72007367 	andvc	r7, r0, #-1677721599	; 0x9c000001
 144:	735f6970 	cmpvc	pc, #112, 18	; 0x1c0000
 148:	6f5f7465 	svcvs	0x005f7465
 14c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
 150:	6d660074 	stclvs	0, cr0, [r6, #-464]!	; 0xfffffe30
 154:	74735f74 	ldrbtvc	r5, [r3], #-3956	; 0xfffff08c
 158:	00747261 	rsbseq	r7, r4, r1, ror #4
 15c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 160:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 164:	2074726f 	rsbscs	r7, r4, pc, ror #4
 168:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 16c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 170:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 174:	615f5f00 	cmpvs	pc, r0, lsl #30
 178:	68630070 	stmdavs	r3!, {r4, r5, r6}^
 17c:	73007261 	movwvc	r7, #609	; 0x261
 180:	61637274 	smcvs	14116	; 0x3724
 184:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
 188:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
 18c:	67656e00 	strbvs	r6, [r5, -r0, lsl #28]!
 190:	7000705f 	andvc	r7, r0, pc, asr r0
 194:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 198:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
 19c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1a0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 1a4:	20312e32 	eorscs	r2, r1, r2, lsr lr
 1a8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 1ac:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 1b0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1b4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1b8:	5b202965 	blpl	80a754 <va_printk+0x80a4cc>
 1bc:	2f4d5241 	svccs	0x004d5241
 1c0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1c4:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 1c8:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 1d0:	6f697369 	svcvs	0x00697369
 1d4:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 1d8:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 1dc:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 1e0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1e4:	316d7261 	cmncc	sp, r1, ror #4
 1e8:	6a363731 	bvs	d8deb4 <va_printk+0xd8dc2c>
 1ec:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1f0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1f4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1f8:	316d7261 	cmncc	sp, r1, ror #4
 1fc:	6a363731 	bvs	d8dec8 <va_printk+0xd8dc40>
 200:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 204:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 208:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 20c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 210:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 214:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 218:	206d7261 	rsbcs	r7, sp, r1, ror #4
 21c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 220:	613d6863 	teqvs	sp, r3, ror #16
 224:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 228:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 22c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 230:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 234:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 238:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 23c:	20393975 	eorscs	r3, r9, r5, ror r9
 240:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 244:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 248:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 24c:	5f00676e 	svcpl	0x0000676e
 250:	646f635f 	strbtvs	r6, [pc], #-863	; 258 <.debug_str+0x258>
 254:	6e655f65 	cdpvs	15, 6, cr5, cr5, cr5, {3}
 258:	005f5f64 	subseq	r5, pc, r4, ror #30
 25c:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
 260:	74757000 	ldrbtvc	r7, [r5], #-0
 264:	70665f73 	rsbvc	r5, r6, r3, ror pc
 268:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 26c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 270:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 274:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 278:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 27c:	72657665 	rsbvc	r7, r5, #105906176	; 0x6500000
 280:	76006573 			; <UNDEFINED> instruction: 0x76006573
 284:	72705f61 	rsbsvc	r5, r0, #388	; 0x184
 288:	6b746e69 	blvs	1d1bc34 <va_printk+0x1d1b9ac>
 28c:	72747300 	rsbsvc	r7, r4, #0, 6
 290:	00706d63 	rsbseq	r6, r0, r3, ror #26
 294:	61645f5f 	cmnvs	r4, pc, asr pc
 298:	735f6174 	cmpvc	pc, #29
 29c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 2a0:	5f005f5f 	svcpl	0x00005f5f
 2a4:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 2a8:	61765f63 	cmnvs	r6, r3, ror #30
 2ac:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 2b0:	5f5f0074 	svcpl	0x005f0074
 2b4:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
 2b8:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 2bc:	6e005f5f 	mcrvs	15, 0, r5, cr0, cr15, {2}
 2c0:	00316d75 	eorseq	r6, r1, r5, ror sp
 2c4:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
 2c8:	00706d63 	rsbseq	r6, r0, r3, ror #26
 2cc:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 2d0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 2d4:	5f64656e 	svcpl	0x0064656e
 2d8:	Address 0x00000000000002d8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <va_printk+0x80a368>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00000038 	andeq	r0, r0, r8, lsr r0
  40:	00000024 	andeq	r0, r0, r4, lsr #32
  44:	00000000 	andeq	r0, r0, r0
  48:	00000070 	andeq	r0, r0, r0, ror r0
  4c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  50:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
  54:	86048505 	strhi	r8, [r4], -r5, lsl #10
  58:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  5c:	600e4201 	andvs	r4, lr, r1, lsl #4
  60:	0e0a9a02 	vmlaeq.f32	s18, s20, s4
  64:	000b4214 	andeq	r4, fp, r4, lsl r2
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000224 	andeq	r0, r0, r4, lsr #4
  74:	00000064 	andeq	r0, r0, r4, rrx
  78:	8e040e54 	mcrhi	14, 0, r0, cr4, cr4, {2}
  7c:	100e4201 	andne	r4, lr, r1, lsl #4
  80:	0000002c 	andeq	r0, r0, ip, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	00000288 	andeq	r0, r0, r8, lsl #5
  8c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
  90:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
  94:	86088509 	strhi	r8, [r8], -r9, lsl #10
  98:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
  9c:	8a048905 	bhi	1224b8 <va_printk+0x122230>
  a0:	8e028b03 	vmlahi.f64	d8, d2, d3
  a4:	b80e4201 	stmdalt	lr, {r0, r9, lr}
  a8:	02380302 	eorseq	r0, r8, #134217728	; 0x8000000
  ac:	0000240e 	andeq	r2, r0, lr, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <va_printk+0x12cd5a4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <va_printk+0x461a8>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03004 	mov	r3, #4, 0
  10:	e59f200c 	ldr	r2, [pc, #12]	; 24 <asm_not_reached_helper+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	; 28 <asm_not_reached_helper+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	; 2c <asm_not_reached_helper+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0

00000030 <asm_not_implemented_helper>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e58d0000 	str	r0, [sp]
  3c:	e3a03007 	mov	r3, #7, 0
  40:	e59f200c 	ldr	r2, [pc, #12]	; 54 <asm_not_implemented_helper+0x24>
  44:	e59f100c 	ldr	r1, [pc, #12]	; 58 <asm_not_implemented_helper+0x28>
  48:	e59f000c 	ldr	r0, [pc, #12]	; 5c <asm_not_implemented_helper+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000048 	andeq	r0, r0, r8, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
  18:	00000063 	andeq	r0, r0, r3, rrx
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <asm_not_implemented_helper+0x1cc94e4>
  28:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  2c:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  30:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  34:	72203a65 	eorvc	r3, r0, #413696	; 0x65000
  38:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	70206465 	eorvc	r6, r0, r5, ror #8
  40:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  44:	00000a0a 	andeq	r0, r0, sl, lsl #20
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <asm_not_implemented_helper+0x1cc9510>
  54:	753a6425 	ldrvc	r6, [sl, #-1061]!	; 0xfffffbdb
  58:	706d696e 	rsbvc	r6, sp, lr, ror #18
  5c:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
  60:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
  64:	6370203a 	cmnvs	r0, #58, 0	; 0x3a
  68:	0a78253d 	beq	1e09564 <asm_not_implemented_helper+0x1e09534>
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3933>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	63616572 	cmnvs	r1, #478150656	; 0x1c800000
   c:	5f646568 	svcpl	0x00646568
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	00007265 	andeq	r7, r0, r5, ror #4

00000018 <__FUNCTION__.3937>:
  18:	5f6d7361 	svcpl	0x006d7361
  1c:	5f746f6e 	svcpl	0x00746f6e
  20:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  24:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  28:	5f646574 	svcpl	0x00646574
  2c:	706c6568 	rsbvc	r6, ip, r8, ror #10
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000132 	andeq	r0, r0, r2, lsr r1
  10:	00001b0c 	andeq	r1, r0, ip, lsl #22
  14:	0000d700 	andeq	sp, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	99070403 	stmdbls	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	01260601 			; <UNDEFINED> instruction: 0x01260601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f905 	andeq	pc, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000118 	andeq	r0, r0, r8, lsl r1
  48:	bd050803 	stclt	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	00670801 	rsbeq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005407 	andeq	r5, r0, r7, lsl #8
  5c:	010f0400 	tsteq	pc, r0, lsl #8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000042 	andeq	r0, r0, r2, asr #32
  70:	a6070803 	strge	r0, [r7], -r3, lsl #16
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	cb070000 	blgt	1c0008 <asm_not_implemented_helper+0x1bffd8>
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	00000121 	andeq	r0, r0, r1, lsr #2
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	010a0700 	tsteq	sl, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	30060601 	andcc	r0, r6, r1, lsl #12
  d4:	30000000 	andcc	r0, r0, r0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0001439c 	muleq	r1, ip, r3
  e0:	63700b00 	cmnvs	r0, #0, 22
  e4:	2a060100 	bcs	1804ec <asm_not_implemented_helper+0x1804bc>
  e8:	0000005d 	andeq	r0, r0, sp, asr r0
  ec:	00000006 	andeq	r0, r0, r6
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000750c 	andeq	r7, r0, ip, lsl #10
  f8:	00015300 	andeq	r5, r1, r0, lsl #6
  fc:	18030500 	stmdane	r3, {r8, sl}
 100:	0d000000 	stceq	0, cr0, [r0, #-0]
 104:	00000050 	andeq	r0, r0, r0, asr r0
 108:	000001e5 	andeq	r0, r0, r5, ror #3
 10c:	00000139 	andeq	r0, r0, r9, lsr r1
 110:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 114:	00004803 	andeq	r4, r0, r3, lsl #16
 118:	51010e00 	tstpl	r1, r0, lsl #28
 11c:	00000305 	andeq	r0, r0, r5, lsl #6
 120:	010e0000 	mrseq	r0, (UNDEF: 14)
 124:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 12c:	37015301 	strcc	r5, [r1, -r1, lsl #6]
 130:	007d020e 	rsbseq	r0, sp, lr, lsl #4
 134:	5001f303 	andpl	pc, r1, r3, lsl #6
 138:	00540f00 	subseq	r0, r4, r0, lsl #30
 13c:	01f10000 	mvnseq	r0, r0
 140:	10000000 	andne	r0, r0, r0
 144:	000000b4 	strheq	r0, [r0], -r4
 148:	00000153 	andeq	r0, r0, r3, asr r1
 14c:	00002c11 	andeq	r2, r0, r1, lsl ip
 150:	09001a00 	stmdbeq	r0, {r9, fp, ip}
 154:	00000143 	andeq	r0, r0, r3, asr #2
 158:	0000820a 	andeq	r8, r0, sl, lsl #4
 15c:	06030100 	streq	r0, [r3], -r0, lsl #2
 160:	00000000 	andeq	r0, r0, r0
 164:	00000030 	andeq	r0, r0, r0, lsr r0
 168:	01d09c01 	bicseq	r9, r0, r1, lsl #24
 16c:	700b0000 	andvc	r0, fp, r0
 170:	03010063 	movweq	r0, #4195	; 0x1063
 174:	00005d26 	andeq	r5, r0, r6, lsr #26
 178:	00003900 	andeq	r3, r0, r0, lsl #18
 17c:	00003300 	andeq	r3, r0, r0, lsl #6
 180:	00750c00 	rsbseq	r0, r5, r0, lsl #24
 184:	01e00000 	mvneq	r0, r0
 188:	03050000 	movweq	r0, #20480	; 0x5000
 18c:	00000000 	andeq	r0, r0, r0
 190:	0000200d 	andeq	r2, r0, sp
 194:	0001e500 	andeq	lr, r1, r0, lsl #10
 198:	0001c600 	andeq	ip, r1, r0, lsl #12
 19c:	50010e00 	andpl	r0, r1, r0, lsl #28
 1a0:	001c0305 	andseq	r0, ip, r5, lsl #6
 1a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 1a8:	00030551 	andeq	r0, r3, r1, asr r5
 1ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1b0:	03055201 	movweq	r5, #20993	; 0x5201
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	0153010e 	cmpeq	r3, lr, lsl #2
 1bc:	7d020e34 	stcvc	14, cr0, [r2, #-208]	; 0xffffff30
 1c0:	01f30300 	mvnseq	r0, r0, lsl #6
 1c4:	240f0050 	strcs	r0, [pc], #-80	; 8 <.debug_info+0x8>
 1c8:	f1000000 	cps	#0
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	0000b410 	andeq	fp, r0, r0, lsl r4
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	002c1100 	eoreq	r1, ip, r0, lsl #2
 1dc:	00160000 	andseq	r0, r6, r0
 1e0:	0001d009 	andeq	sp, r1, r9
 1e4:	01031200 	mrseq	r1, R11_usr
 1e8:	01030000 	mrseq	r0, (UNDEF: 3)
 1ec:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1f0:	00351206 	eorseq	r1, r5, r6, lsl #4
 1f4:	00350000 	eorseq	r0, r5, r0
 1f8:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <asm_not_implemented_helper+0x2c007c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <asm_not_implemented_helper+0xe83810>
  30:	0b390b3b 	bleq	e42d24 <asm_not_implemented_helper+0xe42cf4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <asm_not_implemented_helper+0x380c24>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <asm_not_implemented_helper+0xec2d34>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <asm_not_implemented_helper+0xe82070>
  90:	0b390b3b 	bleq	e42d84 <asm_not_implemented_helper+0xe42d54>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	13490e03 	movtne	r0, #40451	; 0x9e03
  a4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  a8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c0:	0f000018 	svceq	0x00000018
  c4:	00018289 	andeq	r8, r1, r9, lsl #5
  c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  cc:	01100000 	tsteq	r0, r0
  d0:	01134901 	tsteq	r3, r1, lsl #18
  d4:	11000013 	tstne	r0, r3, lsl r0
  d8:	13490021 	movtne	r0, #36897	; 0x9021
  dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
  e0:	3f002e12 	svccc	0x00002e12
  e4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  e8:	3a0e030e 	bcc	380d28 <asm_not_implemented_helper+0x380cf8>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00300000 	eorseq	r0, r0, r0
   8:	004c0000 	subeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00004c50 	andeq	r4, r0, r0, asr ip
  14:	00004f00 	andeq	r4, r0, r0, lsl #30
  18:	7d000200 	sfmvc	f0, 4, [r0, #-0]
  1c:	00004f00 	andeq	r4, r0, r0, lsl #30
  20:	00006000 	andeq	r6, r0, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  3c:	00001c00 	andeq	r1, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	0000001f 	andeq	r0, r0, pc, lsl r0
  4c:	007d0002 	rsbseq	r0, sp, r2
  50:	0000001f 	andeq	r0, r0, pc, lsl r0
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f50 	andeq	r9, r0, r0, asr pc
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fd 	strdeq	r0, [r0], -sp
   4:	00cf0003 	sbceq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <asm_not_implemented_helper+0xfffffe68>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	706f2f00 	rsbvc	r2, pc, r0, lsl #30
  54:	6f682f74 	svcvs	0x00682f74
  58:	7262656d 	rsbvc	r6, r2, #457179136	; 0x1b400000
  5c:	432f7765 			; <UNDEFINED> instruction: 0x432f7765
  60:	616c6c65 	cmnvs	ip, r5, ror #24
  64:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  68:	6f6e2d6d 	svcvs	0x006e2d6d
  6c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  70:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  74:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  78:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  7c:	71393130 	teqvc	r9, r0, lsr r1
  80:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  84:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  88:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  8c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  90:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  94:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  98:	61652d65 	cmnvs	r5, r5, ror #26
  9c:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  a0:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  ac:	73610000 	cmnvc	r1, #0, 0
  b0:	65682d6d 	strbvs	r2, [r8, #-3437]!	; 0xfffff293
  b4:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
  b8:	00632e73 	rsbeq	r2, r3, r3, ror lr
  bc:	72000001 	andvc	r0, r0, #1, 0
  c0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c4:	00000200 	andeq	r0, r0, r0, lsl #4
  c8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  cc:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  d0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  d4:	00000300 	andeq	r0, r0, r0, lsl #6
  d8:	002a0500 	eoreq	r0, sl, r0, lsl #10
  dc:	00000205 	andeq	r0, r0, r5, lsl #4
  e0:	06140000 	ldreq	r0, [r4], -r0
  e4:	06050501 	streq	r0, [r5], -r1, lsl #10
  e8:	9e06014b 	adflssm	f0, f6, #3.0
  ec:	2e052e06 	cdpcs	14, 0, cr2, cr5, cr6, {0}
  f0:	05010684 	streq	r0, [r1, #-1668]	; 0xfffff97c
  f4:	014b0605 	cmpeq	fp, r5, lsl #12
  f8:	2e069e06 	cdpcs	14, 0, cr9, cr6, cr6, {0}
  fc:	01000802 	tsteq	r0, r2, lsl #16
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
   c:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  10:	5f646574 	svcpl	0x00646574
  14:	706c6568 	rsbvc	r6, ip, r8, ror #10
  18:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	612f6372 			; <UNDEFINED> instruction: 0x612f6372
  28:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  2c:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  30:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  34:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  38:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  3c:	6f6f6265 	svcvs	0x006f6265
  40:	6f6c0074 	svcvs	0x006c0074
  44:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  58:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  74:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  78:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  7c:	5f4e4f49 	svcpl	0x004e4f49
  80:	7361005f 	cmnvc	r1, #95, 0	; 0x5f
  84:	6f6e5f6d 	svcvs	0x006e5f6d
  88:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
  8c:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
  90:	65685f64 	strbvs	r5, [r8, #-3940]!	; 0xfffff09c
  94:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
  98:	736e7500 	cmnvc	lr, #0, 10
  9c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a4:	6f6c0074 	svcvs	0x006c0074
  a8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6f6c2067 	svcvs	0x006c2067
  c4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  cc:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  d0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  d4:	2f007261 	svccs	0x00007261
  d8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  dc:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  e0:	2f73656c 	svccs	0x0073656c
  e4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  e8:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  ec:	30343273 	eorscc	r3, r4, r3, ror r2
  f0:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff48 <asm_not_implemented_helper+0xffffff18>
  f4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  f8:	6f687300 	svcvs	0x00687300
  fc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 100:	7000746e 	andvc	r7, r0, lr, ror #8
 104:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 108:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 10c:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 110:	33746e69 	cmncc	r4, #1680	; 0x690
 114:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 118:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 11c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 120:	61686300 	cmnvs	r8, r0, lsl #6
 124:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 128:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 12c:	61686320 	cmnvs	r8, r0, lsr #6
 130:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 134:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 138:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 13c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 140:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 144:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 148:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 14c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 150:	5b202965 	blpl	80a6ec <asm_not_implemented_helper+0x80a6bc>
 154:	2f4d5241 	svccs	0x004d5241
 158:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 15c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 160:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 164:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 168:	6f697369 	svcvs	0x00697369
 16c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 170:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 174:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 178:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 17c:	316d7261 	cmncc	sp, r1, ror #4
 180:	6a363731 	bvs	d8de4c <asm_not_implemented_helper+0xd8de1c>
 184:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 188:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 18c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 190:	316d7261 	cmncc	sp, r1, ror #4
 194:	6a363731 	bvs	d8de60 <asm_not_implemented_helper+0xd8de30>
 198:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 19c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1a0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1a4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1a8:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1ac:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1b0:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1b4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1b8:	613d6863 	teqvs	sp, r3, ror #16
 1bc:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1c0:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1c4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1c8:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1cc:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1d0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1d4:	20393975 	eorscs	r3, r9, r5, ror r9
 1d8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1dc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1e0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1e4:	Address 0x00000000000001e4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <asm_not_implemented_helper+0x80a5c0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_not_implemented_helper+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <asm_not_implemented_helper+0x46400>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cache-flush.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <flush_all_caches>:
   0:	e3a00000 	mov	r0, #0, 0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <flush_all_caches+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_cache>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	; 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <disable_cache>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010a 	andeq	r0, r0, sl, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d7 	ldrdeq	r0, [r0], -r7
  10:	00018c0c 	andeq	r8, r1, ip, lsl #24
  14:	00007f00 	andeq	r7, r0, r0, lsl #30
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	41070403 	tstmi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00cb0601 	sbceq	r0, fp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a105 	andeq	sl, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000bd 	strheq	r0, [r0], -sp
  48:	65050803 	strvs	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	000e0801 	andeq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002e07 	andeq	r2, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	4e070803 	cdpmi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	73060000 	movwvc	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c6 	andeq	r0, r0, r6, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b80600 	adcseq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	10060c01 	andne	r0, r6, r1, lsl #24
  c8:	10000000 	andne	r0, r0, r0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000e89c 	muleq	r0, ip, r8
  d4:	00720a00 	rsbseq	r0, r2, r0, lsl #20
  d8:	2c0e0d01 	stccs	13, cr0, [lr], {1}
  dc:	06000000 	streq	r0, [r0], -r0
	...
  e8:	0000ab0b 	andeq	sl, r0, fp, lsl #22
  ec:	06030100 	streq	r0, [r3], -r0, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000010 	andeq	r0, r0, r0, lsl r0
  f8:	720a9c01 	andvc	r9, sl, #256	; 0x100
  fc:	0e040100 	adfeqs	f0, f4, f0
 100:	0000002c 	andeq	r0, r0, ip, lsr #32
 104:	0000003b 	andeq	r0, r0, fp, lsr r0
 108:	00000035 	andeq	r0, r0, r5, lsr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <disable_cache+0x2c009c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <disable_cache+0xec2d20>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <disable_cache+0x2ce894>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	340a0000 	strcc	r0, [sl], #-0
  7c:	3a080300 	bcc	200c84 <disable_cache+0x200c74>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  90:	03193f01 	tsteq	r9, #1, 30
  94:	3b0b3a0e 	blcc	2ce8d4 <disable_cache+0x2ce8c4>
  98:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00140000 	andseq	r0, r4, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001800 	andeq	r1, r0, r0, lsl #16
  18:	73000700 	movwvc	r0, #1792	; 0x700
  1c:	efff0b00 	svc	0x00ff0b00
  20:	00189f1a 	andseq	r9, r8, sl, lsl pc
  24:	00200000 	eoreq	r0, r0, r0
  28:	00010000 	andeq	r0, r1, r0
  2c:	00000053 	andeq	r0, r0, r3, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	01010000 	mrseq	r0, (UNDEF: 1)
  38:	04000000 	streq	r0, [r0], #-0
  3c:	04000000 	streq	r0, [r0], #-0
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	00045300 	andeq	r5, r4, r0, lsl #6
  48:	00080000 	andeq	r0, r8, r0
  4c:	00070000 	andeq	r0, r7, r0
  50:	000a0073 	andeq	r0, sl, r3, ror r0
  54:	089f2110 	ldmeq	pc, {r4, r8, sp}	; <UNPREDICTABLE>
  58:	10000000 	andne	r0, r0, r0
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	00005300 	andeq	r5, r0, r0, lsl #6
  64:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009e 	muleq	r0, lr, r0
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <disable_cache+0xfffffe88>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	61630000 	cmnvs	r3, r0
  54:	2e656863 	cdpcs	8, 6, cr6, cr5, cr3, {3}
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050019 	andeq	r0, r5, #25, 0
  6c:	00000000 	andeq	r0, r0, r0
  70:	13050514 	movwne	r0, #21780	; 0x5514
  74:	2f020513 	svccs	0x00020513
  78:	06040513 			; <UNDEFINED> instruction: 0x06040513
  7c:	06050501 	streq	r0, [r5], -r1, lsl #10
  80:	0601052f 	streq	r0, [r1], -pc, lsr #10
  84:	061a052f 	ldreq	r0, [sl], -pc, lsr #10
  88:	13050531 	movwne	r0, #21809	; 0x5531
  8c:	30020513 	andcc	r0, r2, r3, lsl r5
  90:	06040513 			; <UNDEFINED> instruction: 0x06040513
  94:	06050501 	streq	r0, [r5], -r1, lsl #10
  98:	0601052f 	streq	r0, [r1], -pc, lsr #10
  9c:	0002022f 	andeq	r0, r2, pc, lsr #4
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	61736964 	cmnvs	r3, r4, ror #18
   4:	5f656c62 	svcpl	0x00656c62
   8:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   c:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	736e7500 	cmnvc	lr, #0, 10
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	6f6c0074 	svcvs	0x006c0074
  50:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  68:	6f6c2067 	svcvs	0x006c2067
  6c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  70:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  74:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  78:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  7c:	2f007261 	svccs	0x00007261
  80:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  84:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  88:	2f73656c 	svccs	0x0073656c
  8c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  90:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  94:	30343273 	eorscc	r3, r4, r3, ror r2
  98:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffef0 <disable_cache+0xfffffee0>
  9c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  a0:	6f687300 	svcvs	0x00687300
  a4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  a8:	6500746e 	strvs	r7, [r0, #-1134]	; 0xfffffb92
  ac:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  b0:	61635f65 	cmnvs	r3, r5, ror #30
  b4:	00656863 	rsbeq	r6, r5, r3, ror #16
  b8:	6b747570 	blvs	1d1d680 <disable_cache+0x1d1d670>
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c4:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  c8:	73007261 	movwvc	r7, #609	; 0x261
  cc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d4:	47007261 	strmi	r7, [r0, -r1, ror #4]
  d8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  dc:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  e0:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e4:	31303220 	teqcc	r0, r0, lsr #4
  e8:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  ec:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  f0:	61656c65 	cmnvs	r5, r5, ror #24
  f4:	20296573 	eorcs	r6, r9, r3, ror r5
  f8:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 100:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 104:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 108:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 10c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 110:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 114:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 118:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 11c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 120:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 124:	36373131 			; <UNDEFINED> instruction: 0x36373131
 128:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 12c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 130:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 134:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 138:	36373131 			; <UNDEFINED> instruction: 0x36373131
 13c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 140:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 144:	616f6c66 	cmnvs	pc, r6, ror #24
 148:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 14c:	6f733d69 	svcvs	0x00733d69
 150:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 154:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 158:	616d2d20 	cmnvs	sp, r0, lsr #26
 15c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 160:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 164:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 168:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 16c:	4f2d2062 	svcmi	0x002d2062
 170:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 174:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 178:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 17c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 180:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 184:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 188:	00676e69 	rsbeq	r6, r7, r9, ror #28
 18c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 190:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 194:	2f637273 	svccs	0x00637273
 198:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
 19c:	00632e65 	rsbeq	r2, r3, r5, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <disable_cache+0x80a5e0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <disable_cache+0x12cd81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <disable_cache+0x46420>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3018 	ldr	r3, [pc, #24]	; 24 <clean_reboot+0x24>
   8:	e5933000 	ldr	r3, [r3]
   c:	e59f0014 	ldr	r0, [pc, #20]	; 28 <clean_reboot+0x28>
  10:	e12fff33 	blx	r3
  14:	ebfffffe 	bl	0 <uart_flush_tx>
  18:	e3a0000a 	mov	r0, #10, 0
  1c:	ebfffffe 	bl	0 <delay_ms>
  20:	ebfffffe 	bl	0 <rpi_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012f 	andeq	r0, r0, pc, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f8 	strdeq	r0, [r0], -r8
  10:	0000780c 	andeq	r7, r0, ip, lsl #16
  14:	0000ad00 	andeq	sl, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	54070403 	strpl	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	00ec0601 	rsceq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000cf05 	andeq	ip, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000de 	ldrdeq	r0, [r0], -lr
  48:	93050803 	movwls	r0, #22531	; 0x5803
  4c:	03000000 	movweq	r0, #0
  50:	000b0801 	andeq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004107 	andeq	r4, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002f 	andeq	r0, r0, pc, lsr #32
  64:	61070803 	tstvs	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a1060000 	mrsge	r0, (UNDEF: 6)
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e7 	andeq	r0, r0, r7, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d90600 	sbcseq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	2c000000 	stccs	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00010e9c 	muleq	r1, ip, lr
  d4:	00140a00 	andseq	r0, r4, r0, lsl #20
  d8:	00e80000 	rsceq	r0, r8, r0
  dc:	010b0000 	mrseq	r0, (UNDEF: 11)
  e0:	00030550 	andeq	r0, r3, r0, asr r5
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000180c 	andeq	r1, r0, ip, lsl #16
  ec:	00010e00 	andeq	r0, r1, r0, lsl #28
  f0:	00200d00 	eoreq	r0, r0, r0, lsl #26
  f4:	011a0000 	tsteq	sl, r0
  f8:	01040000 	mrseq	r0, (UNDEF: 4)
  fc:	010b0000 	mrseq	r0, (UNDEF: 11)
 100:	003a0150 	eorseq	r0, sl, r0, asr r1
 104:	0000240c 	andeq	r2, r0, ip, lsl #8
 108:	00012600 	andeq	r2, r1, r0, lsl #12
 10c:	ad0e0000 	stcge	0, cr0, [lr, #-0]
 110:	ad000001 	stcge	0, cr0, [r0, #-4]
 114:	02000001 	andeq	r0, r0, #1, 0
 118:	190e064d 	stmdbne	lr, {r0, r2, r3, r6, r9, sl}
 11c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 120:	02000000 	andeq	r0, r0, #0, 0
 124:	000e0658 	andeq	r0, lr, r8, asr r6
 128:	00000000 	andeq	r0, r0, r0
 12c:	02000000 	andeq	r0, r0, #0, 0
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <clean_reboot+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <clean_reboot+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <clean_reboot+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	00130119 	andseq	r0, r3, r9, lsl r1
  7c:	82890a00 	addhi	r0, r9, #0, 20
  80:	01110101 	tsteq	r1, r1, lsl #2
  84:	00001301 	andeq	r1, r0, r1, lsl #6
  88:	01828a0b 	orreq	r8, r2, fp, lsl #20
  8c:	91180200 	tstls	r8, r0, lsl #4
  90:	00001842 	andeq	r1, r0, r2, asr #16
  94:	0182890c 	orreq	r8, r2, ip, lsl #18
  98:	31011100 	mrscc	r1, (UNDEF: 17)
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	01018289 	smlabbeq	r1, r9, r2, r8
  a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a8:	00001301 	andeq	r1, r0, r1, lsl #6
  ac:	3f002e0e 	svccc	0x00002e0e
  b0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  b4:	3a0e030e 	bcc	380cf4 <clean_reboot+0x380cf4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000007f 	andeq	r0, r0, pc, ror r0
   4:	00640003 	rsbeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <clean_reboot+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	6c630000 	stclvs	0, cr0, [r3], #-0
  54:	2d6e6165 	stfcse	f6, [lr, #-404]!	; 0xfffffe6c
  58:	6f626572 	svcvs	0x00626572
  5c:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  68:	00020068 	andeq	r0, r2, r8, rrx
  6c:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
  70:	00020500 	andeq	r0, r2, r0, lsl #10
  74:	15000000 	strne	r0, [r0, #-0]
  78:	832f0505 			; <UNDEFINED> instruction: 0x832f0505
  7c:	06024b2f 	streq	r4, [r2], -pc, lsr #22
  80:	Address 0x0000000000000080 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  10:	2064656e 	rsbcs	r6, r4, lr, ror #10
  14:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  18:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  1c:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; ffffff62 <clean_reboot+0xffffff62>	; <UNPREDICTABLE>
  20:	6c630073 	stclvs	0, cr0, [r3], #-460	; 0xfffffe34
  24:	5f6e6165 	svcpl	0x006e6165
  28:	6f626572 	svcvs	0x00626572
  2c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  30:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f687300 	svcvs	0x00687300
  44:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  60:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  64:	6f6c2067 	svcvs	0x006c2067
  68:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  7c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  80:	2f637273 	svccs	0x00637273
  84:	61656c63 	cmnvs	r5, r3, ror #24
  88:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
  8c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 94 <.debug_str+0x94>
  90:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  a8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  ac:	73552f00 	cmpvc	r5, #0, 30
  b0:	2f737265 	svccs	0x00737265
  b4:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  b8:	6f532f73 	svcvs	0x00532f73
  bc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  c0:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  c4:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  c8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  cc:	73006970 	movwvc	r6, #2416	; 0x970
  d0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  d4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d8:	74757000 	ldrbtvc	r7, [r5], #-0
  dc:	6f6c006b 	svcvs	0x006c006b
  e0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  e4:	6300746e 	movwvs	r7, #1134	; 0x46e
  e8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ec:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  f4:	00726168 	rsbseq	r6, r2, r8, ror #2
  f8:	20554e47 	subscs	r4, r5, r7, asr #28
  fc:	20393943 	eorscs	r3, r9, r3, asr #18
 100:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 104:	30322031 	eorscc	r2, r2, r1, lsr r0
 108:	30313931 	eorscc	r3, r1, r1, lsr r9
 10c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 110:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 114:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 118:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 11c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 120:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 124:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 128:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 12c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 130:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 134:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 138:	205d3939 	subscs	r3, sp, r9, lsr r9
 13c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 140:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 144:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 148:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 14c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 150:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 154:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 158:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 15c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 160:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 164:	6f6c666d 	svcvs	0x006c666d
 168:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 16c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 170:	2074666f 	rsbscs	r6, r4, pc, ror #12
 174:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 178:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 17c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 180:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 184:	7a6b3676 	bvc	1acdb64 <clean_reboot+0x1acdb64>
 188:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 18c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 190:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 194:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 198:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 19c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1a0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1a4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1a8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1ac:	72617500 	rsbvc	r7, r1, #0, 10
 1b0:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 1b4:	5f687375 	svcpl	0x00687375
 1b8:	Address 0x00000000000001b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <clean_reboot+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <custom_loader>
   8:	e59f3024 	ldr	r3, [pc, #36]	; 34 <_cstart+0x34>
   c:	e59f2024 	ldr	r2, [pc, #36]	; 38 <_cstart+0x38>
  10:	e1530002 	cmp	r3, r2
  14:	33a02000 	movcc	r2, #0, 0
  18:	34832004 	strcc	r2, [r3], #4
  1c:	3afffffa 	bcc	c <_cstart+0xc>
  20:	ebfffffe 	bl	0 <uart_init>
  24:	e3a03001 	mov	r3, #1, 0
  28:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
  2c:	ebfffffe 	bl	0 <notmain>
  30:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000189 	andeq	r0, r0, r9, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000120 	andeq	r0, r0, r0, lsr #2
  10:	0000760c 	andeq	r7, r0, ip, lsl #12
  14:	0000d500 	andeq	sp, r0, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	97070403 	strls	r0, [r7, -r3, lsl #8]
  30:	03000000 	movweq	r0, #0
  34:	01140601 	tsteq	r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f705 	andeq	pc, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000106 	andeq	r0, r0, r6, lsl #2
  48:	bb050803 	bllt	142014 <_cstart+0x142014>
  4c:	03000000 	movweq	r0, #0
  50:	00280801 	eoreq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005507 	andeq	r5, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000043 	andeq	r0, r0, r3, asr #32
  64:	a4070803 	strge	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000010f 	andeq	r0, r0, pc, lsl #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01010600 	tsteq	r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001549c 	muleq	r1, ip, r4
  d4:	00000600 	andeq	r0, r0, r0, lsl #12
  d8:	05010000 	streq	r0, [r1, #-0]
  dc:	00002510 	andeq	r2, r0, r0, lsl r5
  e0:	008b0600 	addeq	r0, fp, r0, lsl #12
  e4:	05010000 	streq	r0, [r1, #-0]
  e8:	0000251f 	andeq	r2, r0, pc, lsl r5
  ec:	01d50a00 	bicseq	r0, r5, r0, lsl #20
  f0:	06010000 	streq	r0, [r1], -r0
  f4:	73620b07 	cmnvc	r2, #7168	; 0x1c00
  f8:	0a010073 	beq	402cc <_cstart+0x402cc>
  fc:	0001540a 	andeq	r5, r1, sl, lsl #8
 100:	00000600 	andeq	r0, r0, r0, lsl #12
 104:	00000000 	andeq	r0, r0, r0
 108:	00160c00 	andseq	r0, r6, r0, lsl #24
 10c:	0b010000 	bleq	40114 <_cstart+0x40114>
 110:	0001540a 	andeq	r5, r1, sl, lsl #8
 114:	00240d00 	eoreq	r0, r4, r0, lsl #26
 118:	00080000 	andeq	r0, r8, r0
 11c:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 120:	690e0000 	stmdbvs	lr, {}	; <UNPREDICTABLE>
 124:	1401006e 	strne	r0, [r1], #-110	; 0xffffff92
 128:	00002c05 	andeq	r2, r0, r5, lsl #24
 12c:	0f000100 	svceq	0x00000100
 130:	00000008 	andeq	r0, r0, r8
 134:	0000015a 	andeq	r0, r0, sl, asr r1
 138:	0000240f 	andeq	r2, r0, pc, lsl #8
 13c:	00016700 	andeq	r6, r1, r0, lsl #14
 140:	00300f00 	eorseq	r0, r0, r0, lsl #30
 144:	01730000 	cmneq	r3, r0
 148:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 14c:	80000000 	andhi	r0, r0, r0
 150:	00000001 	andeq	r0, r0, r1
 154:	00250407 	eoreq	r0, r5, r7, lsl #8
 158:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
 15c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 160:	02000000 	andeq	r0, r0, #0, 0
 164:	11060131 	tstne	r6, r1, lsr r1
 168:	0000001e 	andeq	r0, r0, lr, lsl r0
 16c:	0000001e 	andeq	r0, r0, lr, lsl r0
 170:	10063b02 	andne	r3, r6, r2, lsl #22
 174:	000001d5 	ldrdeq	r0, [r0], -r5
 178:	000001d5 	ldrdeq	r0, [r0], -r5
 17c:	06010502 	streq	r0, [r1], -r2, lsl #10
 180:	00003611 	andeq	r3, r0, r1, lsl r6
 184:	00003600 	andeq	r3, r0, r0, lsl #12
 188:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <_cstart+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <_cstart+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <_cstart+0x2ce8a4>
  68:	110b390b 	tstne	fp, fp, lsl #18
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	00001301 	andeq	r1, r0, r1, lsl #6
  78:	3f002e0a 	svccc	0x00002e0a
  7c:	3a0e0319 	bcc	380ce8 <_cstart+0x380ce8>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	3c19270b 	ldccc	7, cr2, [r9], {11}
  88:	0b000019 	bleq	f4 <.debug_abbrev+0xf4>
  8c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  90:	0b3b0b3a 	bleq	ec2d80 <_cstart+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	0b3b0b3a 	bleq	ec2d94 <_cstart+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	0b0d0000 	bleq	3400b4 <_cstart+0x3400b4>
  b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  b4:	00130106 	andseq	r0, r3, r6, lsl #2
  b8:	00340e00 	eorseq	r0, r4, r0, lsl #28
  bc:	0b3a0803 	bleq	e820d0 <_cstart+0xe820d0>
  c0:	0b390b3b 	bleq	e42db4 <_cstart+0xe42db4>
  c4:	0b1c1349 	bleq	704df0 <_cstart+0x704df0>
  c8:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  cc:	11000182 	smlabbne	r0, r2, r1, r0
  d0:	00133101 	andseq	r3, r3, r1, lsl #2
  d4:	002e1000 	eoreq	r1, lr, r0
  d8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  dc:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  e4:	00000b39 	andeq	r0, r0, r9, lsr fp
  e8:	3f002e11 	svccc	0x00002e11
  ec:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  f0:	3a0e030e 	bcc	380d30 <_cstart+0x380d30>
  f4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	000c0000 	andeq	r0, ip, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001c00 	andeq	r1, r0, r0, lsl #24
  18:	73000300 	movwvc	r0, #768	; 0x300
  1c:	001c9f04 	andseq	r9, ip, r4, lsl #30
  20:	00230000 	eoreq	r0, r3, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000099 	muleq	r0, r9, r0
   4:	005e0003 	subseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <_cstart+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	73630000 	cmnvc	r3, #0, 0
  54:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  58:	0100632e 	tsteq	r0, lr, lsr #6
  5c:	70720000 	rsbsvc	r0, r2, r0
  60:	00682e69 	rsbeq	r2, r8, r9, ror #28
  64:	00000002 	andeq	r0, r0, r2
  68:	05001005 	streq	r1, [r0, #-5]
  6c:	00000002 	andeq	r0, r0, r2
  70:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  74:	1302052f 	movwne	r0, #9519	; 0x252f
  78:	30140505 	andscc	r0, r4, r5, lsl #10
  7c:	0a051413 	beq	1450d0 <_cstart+0x1450d0>
  80:	31060f06 	tstcc	r6, r6, lsl #30
  84:	054b0905 	strbeq	r0, [fp, #-2309]	; 0xfffff6fb
  88:	4a010610 	bmi	418d0 <_cstart+0x418d0>
  8c:	30060505 	andcc	r0, r6, r5, lsl #10
  90:	4a010132 	bmi	40560 <_cstart+0x40560>
  94:	2f020514 	svccs	0x00020514
  98:	01000602 	tsteq	r0, r2, lsl #12
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73625f5f 	cmnvc	r2, #380	; 0x17c
   4:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
   8:	5f747261 	svcpl	0x00747261
   c:	635f005f 	cmpvs	pc, #95, 0	; 0x5f
  10:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  14:	73620074 	cmnvc	r2, #116, 0	; 0x74
  18:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  1c:	61750064 	cmnvs	r5, r4, rrx
  20:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  24:	0074696e 	rsbseq	r6, r4, lr, ror #18
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  38:	5f6e6165 	svcpl	0x006e6165
  3c:	6f626572 	svcvs	0x00626572
  40:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  44:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  48:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  4c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  50:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  54:	6f687300 	svcvs	0x00687300
  58:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  6c:	6c5f6d6f 	mrrcvs	13, 6, r6, pc, cr15	; <UNPREDICTABLE>
  70:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  74:	2f2e0072 	svccs	0x002e0072
  78:	66617473 			; <UNDEFINED> instruction: 0x66617473
  7c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  80:	73632f63 	cmnvc	r3, #396	; 0x18c
  84:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  88:	5f00632e 	svcpl	0x0000632e
  8c:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  90:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  94:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  98:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  9c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  ac:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  cc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	73552f00 	cmpvc	r5, #0, 30
  d8:	2f737265 	svccs	0x00737265
  dc:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  e0:	6f532f73 	svcvs	0x00532f73
  e4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  e8:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  ec:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  f0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  f4:	73006970 	movwvc	r6, #2416	; 0x970
  f8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	74757000 	ldrbtvc	r7, [r5], #-0
 104:	6f6c006b 	svcvs	0x006c006b
 108:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 10c:	6300746e 	movwvs	r7, #1134	; 0x46e
 110:	00726168 	rsbseq	r6, r2, r8, ror #2
 114:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 118:	63206465 			; <UNDEFINED> instruction: 0x63206465
 11c:	00726168 	rsbseq	r6, r2, r8, ror #2
 120:	20554e47 	subscs	r4, r5, r7, asr #28
 124:	20393943 	eorscs	r3, r9, r3, asr #18
 128:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 12c:	30322031 	eorscc	r2, r2, r1, lsr r0
 130:	30313931 	eorscc	r3, r1, r1, lsr r9
 134:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 138:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 13c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 140:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 144:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 148:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 14c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 150:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 154:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 158:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 15c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 160:	205d3939 	subscs	r3, sp, r9, lsr r9
 164:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 168:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 16c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 170:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 174:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 178:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 17c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 180:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 184:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 188:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 18c:	6f6c666d 	svcvs	0x006c666d
 190:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 194:	733d6962 	teqvc	sp, #1605632	; 0x188000
 198:	2074666f 	rsbscs	r6, r4, pc, ror #12
 19c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1a4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1ac:	7a6b3676 	bvc	1acdb8c <_cstart+0x1acdb8c>
 1b0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1b4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b8:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1bc:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1c0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1c4:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1cc:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1d0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1d4:	746f6e00 	strbtvc	r6, [pc], #-3584	; 1dc <.debug_str+0x1dc>
 1d8:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <_cstart+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e6 	andeq	r0, r0, r6, ror #1
  10:	0000000c 	andeq	r0, r0, ip
  14:	00009b00 	andeq	r9, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5d070403 	cfstrspl	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00da0601 	sbcseq	r0, sl, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000bd05 	andeq	fp, r0, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000cc 	andeq	r0, r0, ip, asr #1
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	001c0801 	andseq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003c07 	andeq	r3, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002a 	andeq	r0, r0, sl, lsr #32
  64:	6a070803 	bvs	1c2014 <custom_loader+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8f060000 	svchi	0x00060000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000d5 	ldrdeq	r0, [r0], -r5
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00c70600 	sbceq	r0, r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000004f 	andeq	r0, r0, pc, asr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <custom_loader+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <custom_loader+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <custom_loader+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000007d 	andeq	r0, r0, sp, ror r0
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <custom_loader+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	75630000 	strbvc	r0, [r3, #-0]!
  54:	6d6f7473 	cfstrdvs	mvd7, [pc, #-460]!	; fffffe90 <custom_loader+0xfffffe90>
  58:	616f6c2d 	cmnvs	pc, sp, lsr #24
  5c:	2e726564 	cdpcs	5, 7, cr6, cr2, cr4, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	0205001a 	andeq	r0, r5, #26, 0
  74:	00000000 	andeq	r0, r0, r0
  78:	14010515 	strne	r0, [r1], #-1301	; 0xfffffaeb
  7c:	01000202 	tsteq	r0, r2, lsl #4
  80:	Address 0x0000000000000080 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  10:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  14:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  24:	61686320 	cmnvs	r8, r0, lsr #6
  28:	6f6c0072 	svcvs	0x006c0072
  2c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	00746e69 	rsbseq	r6, r4, r9, ror #28
  3c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  40:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	6300746e 	movwvs	r7, #1134	; 0x46e
  50:	6f747375 	svcvs	0x00747375
  54:	6f6c5f6d 	svcvs	0x006c5f6d
  58:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	2f007261 	svccs	0x00007261
  9c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  a0:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  a4:	2f73656c 	svccs	0x0073656c
  a8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  ac:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  b0:	30343273 	eorscc	r3, r4, r3, ror r2
  b4:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff0c <custom_loader+0xffffff0c>
  b8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  bc:	6f687300 	svcvs	0x00687300
  c0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c4:	7000746e 	andvc	r7, r0, lr, ror #8
  c8:	006b7475 	rsbeq	r7, fp, r5, ror r4
  cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d4:	61686300 	cmnvs	r8, r0, lsl #6
  d8:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e0:	61686320 	cmnvs	r8, r0, lsr #6
  e4:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  e8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  ec:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  f0:	20312e32 	eorscs	r2, r1, r2, lsr lr
  f4:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  f8:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  fc:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 100:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 104:	5b202965 	blpl	80a6a0 <custom_loader+0x80a6a0>
 108:	2f4d5241 	svccs	0x004d5241
 10c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 110:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 114:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 118:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 11c:	6f697369 	svcvs	0x00697369
 120:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 124:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 128:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 12c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 130:	316d7261 	cmncc	sp, r1, ror #4
 134:	6a363731 	bvs	d8de00 <custom_loader+0xd8de00>
 138:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 13c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 140:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 144:	316d7261 	cmncc	sp, r1, ror #4
 148:	6a363731 	bvs	d8de14 <custom_loader+0xd8de14>
 14c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 150:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 154:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 158:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 15c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 160:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 164:	206d7261 	rsbcs	r7, sp, r1, ror #4
 168:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 16c:	613d6863 	teqvs	sp, r3, ror #16
 170:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 174:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 178:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 17c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 180:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 184:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 188:	20393975 	eorscs	r3, r9, r5, ror r9
 18c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 190:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 194:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 198:	Address 0x0000000000000198 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <custom_loader+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <custom_loader+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cycle-per-sec.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cyc_per_sec>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	ee1f5f3c 	mrc	15, 0, r5, cr15, cr12, {1}
   8:	ebfffffe 	bl	0 <timer_get_usec>
   c:	e1a04000 	mov	r4, r0
  10:	ebfffffe 	bl	0 <timer_get_usec>
  14:	e0400004 	sub	r0, r0, r4
  18:	e59f3010 	ldr	r3, [pc, #16]	; 30 <cyc_per_sec+0x30>
  1c:	e1500003 	cmp	r0, r3
  20:	3afffffa 	bcc	10 <cyc_per_sec+0x10>
  24:	ee1f0f3c 	mrc	15, 0, r0, cr15, cr12, {1}
  28:	e0400005 	sub	r0, r0, r5
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000173 	andeq	r0, r0, r3, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fe 	strdeq	r0, [r0], -lr
  10:	0000540c 	andeq	r5, r0, ip, lsl #8
  14:	0000b300 	andeq	fp, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	70070403 	andvc	r0, r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00f20601 	rscseq	r0, r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d505 	andeq	sp, r0, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e4 	andeq	r0, r0, r4, ror #1
  48:	99050803 	stmdbls	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00080801 	andeq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002807 	andeq	r2, r0, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000016 	andeq	r0, r0, r6, lsl r0
  64:	82070803 	andhi	r0, r7, #196608	; 0x30000
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a7060000 	strge	r0, [r6, -r0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ed 	andeq	r0, r0, sp, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00df0600 	sbcseq	r0, pc, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
  c4:	2c0a0401 	cfstrscs	mvf0, [sl], {1}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00016a9c 	muleq	r1, ip, sl
  d8:	003b0a00 	eorseq	r0, fp, r0, lsl #20
  dc:	05010000 	streq	r0, [r1, #-0]
  e0:	00002c0e 	andeq	r2, r0, lr, lsl #24
  e4:	00000200 	andeq	r0, r0, r0, lsl #4
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00730b00 	rsbseq	r0, r3, r0, lsl #22
  f0:	2c0e0701 	stccs	7, cr0, [lr], {1}
  f4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
  f8:	15000000 	strne	r0, [r0, #-0]
  fc:	0a000000 	beq	104 <.debug_info+0x104>
 100:	00000000 	andeq	r0, r0, r0
 104:	2c0e0b01 			; <UNDEFINED> instruction: 0x2c0e0b01
 108:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 10c:	37000000 	strcc	r0, [r0, -r0]
 110:	0c000000 	stceq	0, cr0, [r0], {-0}
 114:	00000004 	andeq	r0, r0, r4
 118:	00000004 	andeq	r0, r0, r4
 11c:	00000135 	andeq	r0, r0, r5, lsr r1
 120:	00007d0a 	andeq	r7, r0, sl, lsl #26
 124:	1a050100 	bne	14052c <cyc_per_sec+0x14052c>
 128:	0000002c 	andeq	r0, r0, ip, lsr #32
 12c:	0000004e 	andeq	r0, r0, lr, asr #32
 130:	0000004c 	andeq	r0, r0, ip, asr #32
 134:	00240c00 	eoreq	r0, r4, r0, lsl #24
 138:	00040000 	andeq	r0, r4, r0
 13c:	01570000 	cmpeq	r7, r0
 140:	7d0a0000 	stcvc	0, cr0, [sl, #-0]
 144:	01000000 	mrseq	r0, (UNDEF: 0)
 148:	002c180b 	eoreq	r1, ip, fp, lsl #16
 14c:	00630000 	rsbeq	r0, r3, r0
 150:	00610000 	rsbeq	r0, r1, r0
 154:	0d000000 	stceq	0, cr0, [r0, #-0]
 158:	0000000c 	andeq	r0, r0, ip
 15c:	0000016a 	andeq	r0, r0, sl, ror #2
 160:	0000140d 	andeq	r1, r0, sp, lsl #8
 164:	00016a00 	andeq	r6, r1, r0, lsl #20
 168:	450e0000 	strmi	r0, [lr, #-0]
 16c:	45000000 	strmi	r0, [r0, #-0]
 170:	02000000 	andeq	r0, r0, #0, 0
 174:	Address 0x0000000000000174 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <cyc_per_sec+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <cyc_per_sec+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <cyc_per_sec+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300340a 	movweq	r3, #1034	; 0x40a
  80:	3b0b3a0e 	blcc	2ce8c0 <cyc_per_sec+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300340b 	movweq	r3, #1035	; 0x40b
  94:	3b0b3a08 	blcc	2ce8bc <cyc_per_sec+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a0:	00001742 	andeq	r1, r0, r2, asr #14
  a4:	11010b0c 	tstne	r1, ip, lsl #22
  a8:	01061201 	tsteq	r6, r1, lsl #4
  ac:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b0:	00018289 	andeq	r8, r1, r9, lsl #5
  b4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  bc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
  c0:	030e6e19 	movweq	r6, #60953	; 0xee19
  c4:	3b0b3a0e 	blcc	2ce904 <cyc_per_sec+0x2ce904>
  c8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00080001 	andeq	r0, r8, r1
   4:	00340000 	eorseq	r0, r4, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000055 	andeq	r0, r0, r5, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	01010000 	mrseq	r0, (UNDEF: 1)
  18:	00001000 	andeq	r1, r0, r0
  1c:	00001000 	andeq	r1, r0, r0
  20:	50000100 	andpl	r0, r0, r0, lsl #2
  24:	00000010 	andeq	r0, r0, r0, lsl r0
  28:	00000034 	andeq	r0, r0, r4, lsr r0
  2c:	00540001 	subseq	r0, r4, r1
  30:	00000000 	andeq	r0, r0, r0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00002800 	andeq	r2, r0, r0, lsl #16
  3c:	00002c00 	andeq	r2, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  4c:	00080000 	andeq	r0, r8, r0
  50:	00340000 	eorseq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000055 	andeq	r0, r0, r5, asr r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	00005000 	andeq	r5, r0, r0
  70:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c8 	andeq	r0, r0, r8, asr #1
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <cyc_per_sec+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	79630000 	stmdbvc	r3!, {}^	; <UNPREDICTABLE>
  54:	2d656c63 	stclcs	12, cr6, [r5, #-396]!	; 0xfffffe74
  58:	2d726570 	cfldr64cs	mvdx6, [r2, #-448]!	; 0xfffffe40
  5c:	2e636573 	mcrcs	5, 3, r6, cr3, cr3, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	0205001c 	andeq	r0, r5, #28, 0
  74:	00000000 	andeq	r0, r0, r0
  78:	2f050515 	svccs	0x00050515
  7c:	01011a05 	tsteq	r1, r5, lsl #20
  80:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
  84:	05140605 	ldreq	r0, [r4, #-1541]	; 0xfffff9fb
  88:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
  8c:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
  90:	04020009 	streq	r0, [r2], #-9
  94:	0a051301 	beq	144ca0 <cyc_per_sec+0x144ca0>
  98:	01040200 	mrseq	r0, R12_usr
  9c:	000c0511 	andeq	r0, ip, r1, lsl r5
  a0:	06010402 	streq	r0, [r1], -r2, lsl #8
  a4:	001d0501 	andseq	r0, sp, r1, lsl #10
  a8:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  ac:	02000a05 	andeq	r0, r0, #20480	; 0x5000
  b0:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
  b4:	05690605 	strbeq	r0, [r9, #-1541]!	; 0xfffff9fb
  b8:	2e010118 	mcrcs	1, 0, r0, cr1, cr8, {0}
  bc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  c0:	01051306 	tsteq	r5, r6, lsl #6
  c4:	022e1306 	eoreq	r1, lr, #402653184	; 0x18000000
  c8:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f637963 	svcpl	0x00637963
   4:	00646e65 	rsbeq	r6, r4, r5, ror #28
   8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  10:	61686320 	cmnvs	r8, r0, lsr #6
  14:	6f6c0072 	svcvs	0x006c0072
  18:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  1c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  20:	2064656e 	rsbcs	r6, r4, lr, ror #10
  24:	00746e69 	rsbseq	r6, r4, r9, ror #28
  28:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  2c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  30:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  34:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  38:	6300746e 	movwvs	r7, #1134	; 0x46e
  3c:	735f6379 	cmpvc	pc, #-469762047	; 0xe4000001
  40:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  44:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  48:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  4c:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffbef <cyc_per_sec+0xfffffbef>
  50:	00636573 	rsbeq	r6, r3, r3, ror r5
  54:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  58:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  5c:	2f637273 	svccs	0x00637273
  60:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
  64:	65702d65 	ldrbvs	r2, [r0, #-3429]!	; 0xfffff29b
  68:	65732d72 	ldrbvs	r2, [r3, #-3442]!	; 0xfffff28e
  6c:	00632e63 	rsbeq	r2, r3, r3, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	756f5f00 	strbvc	r5, [pc, #-3840]!	; fffff184 <cyc_per_sec+0xfffff184>
  80:	6f6c0074 	svcvs	0x006c0074
  84:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  9c:	6f6c2067 	svcvs	0x006c2067
  a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  ac:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b0:	2f007261 	svccs	0x00007261
  b4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  b8:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  bc:	2f73656c 	svccs	0x0073656c
  c0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  c4:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  c8:	30343273 	eorscc	r3, r4, r3, ror r2
  cc:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff24 <cyc_per_sec+0xffffff24>
  d0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  d4:	6f687300 	svcvs	0x00687300
  d8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  dc:	7000746e 	andvc	r7, r0, lr, ror #8
  e0:	006b7475 	rsbeq	r7, fp, r5, ror r4
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ec:	61686300 	cmnvs	r8, r0, lsl #6
  f0:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f8:	61686320 	cmnvs	r8, r0, lsr #6
  fc:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 100:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 104:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 108:	20312e32 	eorscs	r2, r1, r2, lsr lr
 10c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 110:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 114:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 118:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 11c:	5b202965 	blpl	80a6b8 <cyc_per_sec+0x80a6b8>
 120:	2f4d5241 	svccs	0x004d5241
 124:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 128:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 12c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 130:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 134:	6f697369 	svcvs	0x00697369
 138:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 13c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 140:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 144:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 148:	316d7261 	cmncc	sp, r1, ror #4
 14c:	6a363731 	bvs	d8de18 <cyc_per_sec+0xd8de18>
 150:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 154:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 158:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 15c:	316d7261 	cmncc	sp, r1, ror #4
 160:	6a363731 	bvs	d8de2c <cyc_per_sec+0xd8de2c>
 164:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 168:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 16c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 170:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 174:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 178:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 17c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 180:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 184:	613d6863 	teqvs	sp, r3, ror #16
 188:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 18c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 190:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 194:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 198:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 19c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a0:	20393975 	eorscs	r3, r9, r5, ror r9
 1a4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1a8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1ac:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1b0:	6300676e 	movwvs	r6, #1902	; 0x76e
 1b4:	705f6379 	subsvc	r6, pc, r9, ror r3	; <UNPREDICTABLE>
 1b8:	735f7265 	cmpvc	pc, #1342177286	; 0x50000006
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <cyc_per_sec+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <cyc_per_sec+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <cyc_per_sec+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <data_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <data_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <data_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <data_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000068 	andeq	r0, r0, r8, rrx
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  3c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  40:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  44:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  48:	2064656c 	rsbcs	r6, r4, ip, ror #10
  4c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  50:	6f697470 	svcvs	0x00697470
  54:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  58:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  5c:	43502074 	cmpmi	r0, #116, 0	; 0x74
  60:	0a78253d 	beq	1e0955c <data_abort_vector+0x1e0955c>
  64:	0000000a 	andeq	r0, r0, sl
  68:	61746164 	cmnvs	r4, r4, ror #2
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000118 	andeq	r0, r0, r8, lsl r1
  10:	0000000c 	andeq	r0, r0, ip
  14:	0000c600 	andeq	ip, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	76070403 	strvc	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	010c0601 	tsteq	ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000e805 	andeq	lr, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fe 	strdeq	r0, [r0], -lr
  48:	ac050803 	stcge	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00290801 	eoreq	r0, r9, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005607 	andeq	r5, r0, r7, lsl #12
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000044 	andeq	r0, r0, r4, asr #32
  64:	95070803 	strls	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ba060000 	blt	180008 <data_abort_vector+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000107 	andeq	r0, r0, r7, lsl #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f90600 	rscseq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000083 	andeq	r0, r0, r3, lsl #1
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	21020100 	mrscs	r0, (UNDEF: 18)
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000690b 	andeq	r6, r0, fp, lsl #18
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002c03 	andeq	r2, r0, r3, lsl #24
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00680305 	rsbeq	r0, r8, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f2110000 	vhadd.s16	d0, d1, d0
 158:	f2000000 	vhadd.s8	d0, d0, d0
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	37110628 	ldrcc	r0, [r1, -r8, lsr #12]
 164:	37000000 	strcc	r0, [r0, -r0]
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <data_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <data_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <data_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <data_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <data_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000092 	muleq	r0, r2, r0
   4:	00720003 	rsbseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <data_abort_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	61642d72 	smcvs	17106	; 0x42d2
  64:	612d6174 			; <UNDEFINED> instruction: 0x612d6174
  68:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  6c:	0100632e 	tsteq	r0, lr, lsr #6
  70:	70720000 	rsbsvc	r0, r2, r0
  74:	00682e69 	rsbeq	r2, r8, r9, ror #28
  78:	00000002 	andeq	r0, r0, r2
  7c:	05002505 	streq	r2, [r0, #-1285]	; 0xfffffafb
  80:	00000002 	andeq	r0, r0, r2
  84:	01061300 	mrseq	r1, LR_und
  88:	4a062705 	bmi	189ca4 <data_abort_vector+0x189ca4>
  8c:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  90:	000a022e 	andeq	r0, sl, lr, lsr #4
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	63007261 	movwvs	r7, #609	; 0x261
  38:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  3c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  40:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  44:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  58:	2074726f 	rsbscs	r7, r4, pc, ror #4
  5c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  60:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  6c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  70:	5f4e4f49 	svcpl	0x004e4f49
  74:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
  84:	5f617461 	svcpl	0x00617461
  88:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
  8c:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  90:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  98:	6f6c2067 	svcvs	0x006c2067
  9c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  b8:	70720074 	rsbsvc	r0, r2, r4, ror r0
  bc:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  c0:	61686374 	smcvs	34356	; 0x8634
  c4:	552f0072 	strpl	r0, [pc, #-114]!	; 5a <.debug_str+0x5a>
  c8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  cc:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  d0:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  d4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  d8:	73632f65 	cmnvc	r3, #404	; 0x194
  dc:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  e0:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  e4:	00697062 	rsbeq	r7, r9, r2, rrx
  e8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  ec:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  f0:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  f4:	6b746e69 	blvs	1d1baa0 <data_abort_vector+0x1d1baa0>
  f8:	74757000 	ldrbtvc	r7, [r5], #-0
  fc:	6f6c006b 	svcvs	0x006c006b
 100:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 104:	6300746e 	movwvs	r7, #1134	; 0x46e
 108:	00726168 	rsbseq	r6, r2, r8, ror #2
 10c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 110:	63206465 			; <UNDEFINED> instruction: 0x63206465
 114:	00726168 	rsbseq	r6, r2, r8, ror #2
 118:	20554e47 	subscs	r4, r5, r7, asr #28
 11c:	20393943 	eorscs	r3, r9, r3, asr #18
 120:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 124:	30322031 	eorscc	r2, r2, r1, lsr r0
 128:	30313931 	eorscc	r3, r1, r1, lsr r9
 12c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 130:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 134:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 138:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 13c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 140:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 144:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 148:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 14c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 150:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 154:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 158:	205d3939 	subscs	r3, sp, r9, lsr r9
 15c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 160:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 164:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 168:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 16c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 170:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 174:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 178:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 17c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 180:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 184:	6f6c666d 	svcvs	0x006c666d
 188:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 18c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 190:	2074666f 	rsbscs	r6, r4, pc, ror #12
 194:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 198:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 19c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a4:	7a6b3676 	bvc	1acdb84 <data_abort_vector+0x1acdb84>
 1a8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1ac:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1b4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1b8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1c4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <data_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <data_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <fast_interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <fast_interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <fast_interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <fast_interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fast_interrupt_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <fast_interrupt_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
   c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	0000710c 	andeq	r7, r0, ip, lsl #2
  14:	0000ae00 	andeq	sl, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4d070403 	cfstrsmi	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00f40601 	rscseq	r0, r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d005 	andeq	sp, r0, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e6 	andeq	r0, r0, r6, ror #1
  48:	94050803 	strls	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	5a070803 	bpl	1c2014 <fast_interrupt_vector+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a2060000 	andge	r0, r6, #0, 0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ef 	andeq	r0, r0, pc, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e10600 	rsceq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000400b 	andeq	r4, r0, fp
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	da110000 	ble	440008 <fast_interrupt_vector+0x440008>
 158:	da000000 	ble	8 <.debug_info+0x8>
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <fast_interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <fast_interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <fast_interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <fast_interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008c 	andeq	r0, r0, ip, lsl #1
   4:	006c0003 	rsbeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <fast_interrupt_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	61662d72 	smcvs	25298	; 0x62d2
  64:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  68:	00000100 	andeq	r0, r0, r0, lsl #2
  6c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  70:	00020068 	andeq	r0, r2, r8, rrx
  74:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  78:	00020500 	andeq	r0, r2, r0, lsl #10
  7c:	13000000 	movwne	r0, #0
  80:	2b050106 	blcs	1404a0 <fast_interrupt_vector+0x1404a0>
  84:	06014a06 	streq	r4, [r1], -r6, lsl #20
  88:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  8c:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  44:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  48:	5f5f4e4f 	svcpl	0x005f4e4f
  4c:	736e7500 	cmnvc	lr, #0, 10
  50:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  54:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  58:	6f6c0074 	svcvs	0x006c0074
  5c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  60:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  74:	66666174 			; <UNDEFINED> instruction: 0x66666174
  78:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  7c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  80:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  84:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  8c:	7361662d 	cmnvc	r1, #47185920	; 0x2d00000
  90:	00632e74 	rsbeq	r2, r3, r4, ror lr
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  9c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  a0:	70720074 	rsbsvc	r0, r2, r4, ror r0
  a4:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  a8:	61686374 	smcvs	34356	; 0x8634
  ac:	552f0072 	strpl	r0, [pc, #-114]!	; 42 <.debug_str+0x42>
  b0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  b4:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  b8:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  bc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  c0:	73632f65 	cmnvc	r3, #404	; 0x194
  c4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  c8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  cc:	00697062 	rsbeq	r7, r9, r2, rrx
  d0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  d8:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  dc:	6b746e69 	blvs	1d1ba88 <fast_interrupt_vector+0x1d1ba88>
  e0:	74757000 	ldrbtvc	r7, [r5], #-0
  e4:	6f6c006b 	svcvs	0x006c006b
  e8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  ec:	6300746e 	movwvs	r7, #1134	; 0x46e
  f0:	00726168 	rsbseq	r6, r2, r8, ror #2
  f4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f8:	63206465 			; <UNDEFINED> instruction: 0x63206465
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	20554e47 	subscs	r4, r5, r7, asr #28
 104:	20393943 	eorscs	r3, r9, r3, asr #18
 108:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 10c:	30322031 	eorscc	r2, r2, r1, lsr r0
 110:	30313931 	eorscc	r3, r1, r1, lsr r9
 114:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 118:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 11c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 120:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 124:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 128:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 12c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 130:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 134:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 138:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 13c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 140:	205d3939 	subscs	r3, sp, r9, lsr r9
 144:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 148:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 14c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 150:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 154:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 158:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 15c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 160:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 164:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 168:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 16c:	6f6c666d 	svcvs	0x006c666d
 170:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 174:	733d6962 	teqvc	sp, #1605632	; 0x188000
 178:	2074666f 	rsbscs	r6, r4, pc, ror #12
 17c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 180:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 184:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 188:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 18c:	7a6b3676 	bvc	1acdb6c <fast_interrupt_vector+0x1acdb6c>
 190:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 194:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 198:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 19c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1a4:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1a8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1ac:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1b4:	73616600 	cmnvc	r1, #0, 12
 1b8:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
 1bc:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 1c0:	5f747075 	svcpl	0x00747075
 1c4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <int_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <int_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <int_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <int_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <int_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  64:	70757272 	rsbsvc	r7, r5, r2, ror r2
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010a 	andeq	r0, r0, sl, lsl #2
  10:	0000650c 	andeq	r6, r0, ip, lsl #10
  14:	0000b800 	andeq	fp, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	58070403 	stmdapl	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	00fe0601 	rscseq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000da05 	andeq	sp, r0, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  48:	9e050803 	cdpls	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	87070803 	strhi	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ac060000 	stcge	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f9 	strdeq	r0, [r0], -r9
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00eb0600 	rsceq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000004d 	andeq	r0, r0, sp, asr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1a030100 	bne	c04e0 <int_vector+0xc04e0>
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000400b 	andeq	r4, r0, fp
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0a000000 	beq	154 <.debug_info+0x154>
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	e4110000 	ldr	r0, [r1], #-0
 158:	e4000000 	str	r0, [r0], #-0
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <int_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <int_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <int_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008b 	andeq	r0, r0, fp, lsl #1
   4:	006b0003 	rsbeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <int_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  64:	00632e74 	rsbeq	r2, r3, r4, ror lr
  68:	72000001 	andvc	r0, r0, #1, 0
  6c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  70:	00000200 	andeq	r0, r0, r0, lsl #4
  74:	001e0500 	andseq	r0, lr, r0, lsl #10
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	06140000 	ldreq	r0, [r4], -r0
  80:	06200501 	strteq	r0, [r0], -r1, lsl #10
  84:	d606014a 	strle	r0, [r6], -sl, asr #2
  88:	0a022e06 	beq	8b8a8 <int_vector+0x8b8a8>
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  44:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  48:	5f5f4e4f 	svcpl	0x005f4e4f
  4c:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  50:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  54:	00726f74 	rsbseq	r6, r2, r4, ror pc
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  68:	66666174 			; <UNDEFINED> instruction: 0x66666174
  6c:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  70:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  74:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  78:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  7c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  80:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  84:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  98:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  9c:	6f6c0074 	svcvs	0x006c0074
  a0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	5f697072 	svcpl	0x00697072
  b0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  bc:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffefc <int_vector+0xfffffefc>
  c0:	73656c69 	cmnvc	r5, #26880	; 0x6900
  c4:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd9d <int_vector+0xfffffd9d>
  c8:	2f656372 	svccs	0x00656372
  cc:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  d0:	2f786c30 	svccs	0x00786c30
  d4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  d8:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  dc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  e8:	70006b74 	andvc	r6, r0, r4, ror fp
  ec:	006b7475 	rsbeq	r7, fp, r5, ror r4
  f0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f8:	61686300 	cmnvs	r8, r0, lsl #6
  fc:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	61686320 	cmnvs	r8, r0, lsr #6
 108:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 10c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 110:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 114:	20312e32 	eorscs	r2, r1, r2, lsr lr
 118:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 11c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 120:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 124:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 128:	5b202965 	blpl	80a6c4 <int_vector+0x80a6c4>
 12c:	2f4d5241 	svccs	0x004d5241
 130:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 134:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 138:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 13c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 140:	6f697369 	svcvs	0x00697369
 144:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 148:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 14c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 150:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 154:	316d7261 	cmncc	sp, r1, ror #4
 158:	6a363731 	bvs	d8de24 <int_vector+0xd8de24>
 15c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 160:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 164:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 168:	316d7261 	cmncc	sp, r1, ror #4
 16c:	6a363731 	bvs	d8de38 <int_vector+0xd8de38>
 170:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 174:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 178:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 17c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 180:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 184:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 188:	206d7261 	rsbcs	r7, sp, r1, ror #4
 18c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 190:	613d6863 	teqvs	sp, r3, ror #16
 194:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 198:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 19c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1ac:	20393975 	eorscs	r3, r9, r5, ror r9
 1b0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <interrupt_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000116 	andeq	r0, r0, r6, lsl r1
  10:	0000e20c 	andeq	lr, r0, ip, lsl #4
  14:	0000a100 	andeq	sl, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	63070403 	movwvs	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	010a0601 	tsteq	sl, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c305 	andeq	ip, r0, r5, lsl #6
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000d9 	ldrdeq	r0, [r0], -r9
  48:	87050803 	strhi	r0, [r5, -r3, lsl #16]
  4c:	03000000 	movweq	r0, #0
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003207 	andeq	r3, r0, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000020 	andeq	r0, r0, r0, lsr #32
  64:	70070803 	andvc	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	95060000 	strls	r0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000000 	andeq	r0, r0, r0
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d40600 	sbcseq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000045 	andeq	r0, r0, r5, asr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	20030100 	andcs	r0, r3, r0, lsl #2
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000560b 	andeq	r5, r0, fp, lsl #12
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	10000000 	andne	r0, r0, r0
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	cd110000 	ldcgt	0, cr0, [r1, #-0]
 158:	cd000000 	stcgt	0, cr0, [r0, #-0]
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	13110628 	tstne	r1, #40, 12	; 0x2800000
 164:	13000000 	movwne	r0, #0
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000091 	muleq	r0, r1, r0
   4:	00710003 	rsbseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <interrupt_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  64:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  68:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  6c:	00010063 	andeq	r0, r1, r3, rrx
  70:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  78:	05000000 	streq	r0, [r0, #-0]
  7c:	02050024 	andeq	r0, r5, #36, 0	; 0x24
  80:	00000000 	andeq	r0, r0, r0
  84:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  88:	014a0626 	cmpeq	sl, r6, lsr #12
  8c:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  90:	01000a02 	tsteq	r0, r2, lsl #20
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  10:	63007261 	movwvs	r7, #609	; 0x261
  14:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  18:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  1c:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  20:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  24:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  2c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  30:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  34:	2074726f 	rsbscs	r7, r4, pc, ror #4
  38:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  3c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  40:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  44:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  48:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  4c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  50:	6f746365 	svcvs	0x00746365
  54:	5f5f0072 	svcpl	0x005f0072
  58:	434e5546 	movtmi	r5, #58694	; 0xe546
  5c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  60:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  64:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  68:	2064656e 	rsbcs	r6, r4, lr, ror #10
  6c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  70:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  74:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  78:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  7c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  80:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  84:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  94:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  98:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  9c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a0:	73552f00 	cmpvc	r5, #0, 30
  a4:	2f737265 	svccs	0x00737265
  a8:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  ac:	6f532f73 	svcvs	0x00532f73
  b0:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  b4:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  b8:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  bc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c0:	73006970 	movwvc	r6, #2416	; 0x970
  c4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  cc:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  d0:	006b746e 	rsbeq	r7, fp, lr, ror #8
  d4:	6b747570 	blvs	1d1d69c <interrupt_vector+0x1d1d69c>
  d8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  dc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e0:	2f2e0074 	svccs	0x002e0074
  e4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  e8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  ec:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  f0:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  f4:	61682d74 	smcvs	33492	; 0x82d4
  f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  fc:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
 100:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 104:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
 108:	69730063 	ldmdbvs	r3!, {r0, r1, r5, r6}^
 10c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 110:	61686320 	cmnvs	r8, r0, lsr #6
 114:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 118:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 11c:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 120:	20312e32 	eorscs	r2, r1, r2, lsr lr
 124:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 128:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 12c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 130:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 134:	5b202965 	blpl	80a6d0 <interrupt_vector+0x80a6d0>
 138:	2f4d5241 	svccs	0x004d5241
 13c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 140:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 144:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 148:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 14c:	6f697369 	svcvs	0x00697369
 150:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 154:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 158:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 15c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 160:	316d7261 	cmncc	sp, r1, ror #4
 164:	6a363731 	bvs	d8de30 <interrupt_vector+0xd8de30>
 168:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 16c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 170:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 174:	316d7261 	cmncc	sp, r1, ror #4
 178:	6a363731 	bvs	d8de44 <interrupt_vector+0xd8de44>
 17c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 180:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 184:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 188:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 18c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 190:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 194:	206d7261 	rsbcs	r7, sp, r1, ror #4
 198:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 19c:	613d6863 	teqvs	sp, r3, ror #16
 1a0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1a4:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1a8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1ac:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1b0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1b4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1b8:	20393975 	eorscs	r3, r9, r5, ror r9
 1bc:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1c0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1c4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <prefetch_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <prefetch_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <prefetch_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <prefetch_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	66657270 			; <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <prefetch_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000011a 	andeq	r0, r0, sl, lsl r1
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0000c800 	andeq	ip, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8a070403 	bhi	1c1014 <prefetch_abort_vector+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	010e0601 	tsteq	lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ea05 	andeq	lr, r0, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000100 	andeq	r0, r0, r0, lsl #2
  48:	ae050803 	cdpge	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	003d0801 	eorseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006a07 	andeq	r6, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000058 	andeq	r0, r0, r8, asr r0
  64:	97070803 	strls	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	bc060000 	stclt	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000109 	andeq	r0, r0, r9, lsl #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00fb0600 	rscseq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00007d0b 	andeq	r7, r0, fp, lsl #26
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f4110000 			; <UNDEFINED> instruction: 0xf4110000
 158:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	4b110628 	blmi	4418a8 <prefetch_abort_vector+0x4418a8>
 164:	4b000000 	blmi	8 <.debug_info+0x8>
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <prefetch_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <prefetch_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <prefetch_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <prefetch_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <prefetch_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000090 	muleq	r0, r0, r0
   4:	00700003 	rsbseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <prefetch_abort_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  64:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  68:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  6c:	00000100 	andeq	r0, r0, r0, lsl #2
  70:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  74:	00020068 	andeq	r0, r2, r8, rrx
  78:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  7c:	00020500 	andeq	r0, r2, r0, lsl #10
  80:	13000000 	movwne	r0, #0
  84:	2b050106 	blcs	1404a4 <prefetch_abort_vector+0x1404a4>
  88:	06014a06 	streq	r4, [r1], -r6, lsl #20
  8c:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  90:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	2f2e0072 	svccs	0x002e0072
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  24:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  28:	61682d74 	smcvs	33492	; 0x82d4
  2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  30:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  34:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  38:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  3c:	736e7500 	cmnvc	lr, #0, 10
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  48:	63007261 	movwvs	r7, #609	; 0x261
  4c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  50:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  54:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  6c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  80:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  84:	5f4e4f49 	svcpl	0x004e4f49
  88:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  8c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	6f6c0074 	svcvs	0x006c0074
  b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	5f697072 	svcpl	0x00697072
  c0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  c4:	00726168 	rsbseq	r6, r2, r8, ror #2
  c8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  cc:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffff0c <prefetch_abort_vector+0xffffff0c>
  d0:	73656c69 	cmnvc	r5, #26880	; 0x6900
  d4:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffdad <prefetch_abort_vector+0xfffffdad>
  d8:	2f656372 	svccs	0x00656372
  dc:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  e0:	2f786c30 	svccs	0x00786c30
  e4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  e8:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  ec:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  f8:	70006b74 	andvc	r6, r0, r4, ror fp
  fc:	006b7475 	rsbeq	r7, fp, r5, ror r4
 100:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 104:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 108:	61686300 	cmnvs	r8, r0, lsl #6
 10c:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 110:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 114:	61686320 	cmnvs	r8, r0, lsr #6
 118:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 11c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 120:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 124:	20312e32 	eorscs	r2, r1, r2, lsr lr
 128:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 12c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 130:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 134:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 138:	5b202965 	blpl	80a6d4 <prefetch_abort_vector+0x80a6d4>
 13c:	2f4d5241 	svccs	0x004d5241
 140:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 144:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 148:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 14c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 150:	6f697369 	svcvs	0x00697369
 154:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 158:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 15c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 160:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 164:	316d7261 	cmncc	sp, r1, ror #4
 168:	6a363731 	bvs	d8de34 <prefetch_abort_vector+0xd8de34>
 16c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 170:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 174:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 178:	316d7261 	cmncc	sp, r1, ror #4
 17c:	6a363731 	bvs	d8de48 <prefetch_abort_vector+0xd8de48>
 180:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 184:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 188:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 18c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 190:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 194:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 198:	206d7261 	rsbcs	r7, sp, r1, ror #4
 19c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a0:	613d6863 	teqvs	sp, r3, ror #16
 1a4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1a8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1ac:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1b0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1b4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1b8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1bc:	20393975 	eorscs	r3, r9, r5, ror r9
 1c0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1c4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1c8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	Address 0x00000000000001cc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <prefetch_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <prefetch_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <reset_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <reset_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <reset_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <reset_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <reset_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010e 	andeq	r0, r0, lr, lsl #2
  10:	0000710c 	andeq	r7, r0, ip, lsl #2
  14:	0000af00 	andeq	sl, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	64070403 	strvs	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	01020601 	tsteq	r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d105 	andeq	sp, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f4 	strdeq	r0, [r0], -r4
  48:	95050803 	strls	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00170801 	andseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	00070803 	andeq	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a3060000 	movwge	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000fd 	strdeq	r0, [r0], -sp
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e20600 	rsceq	r0, r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000e7 	andeq	r0, r0, r7, ror #1
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1c020100 	stfnes	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000570b 	andeq	r5, r0, fp, lsl #14
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0c000000 	stceq	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	db110000 	blle	440008 <reset_vector+0x440008>
 158:	db000000 	blle	8 <.debug_info+0x8>
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	25110628 	ldrcs	r0, [r1, #-1576]	; 0xfffff9d8
 164:	25000000 	strcs	r0, [r0, #-0]
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reset_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reset_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reset_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <reset_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <reset_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008d 	andeq	r0, r0, sp, lsl #1
   4:	006d0003 	rsbeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <reset_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	65722d72 	ldrbvs	r2, [r2, #-3442]!	; 0xfffff28e
  64:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  68:	00010063 	andeq	r0, r1, r3, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  74:	05000000 	streq	r0, [r0, #-0]
  78:	02050020 	andeq	r0, r5, #32, 0
  7c:	00000000 	andeq	r0, r0, r0
  80:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  84:	014a0622 	cmpeq	sl, r2, lsr #12
  88:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  8c:	01000a02 	tsteq	r0, r2, lsl #20
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  14:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  28:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  2c:	6f6f6265 	svcvs	0x006f6265
  30:	6f6c0074 	svcvs	0x006c0074
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	5f00746e 	svcpl	0x0000746e
  58:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  5c:	4f495443 	svcmi	0x00495443
  60:	005f5f4e 	subseq	r5, pc, lr, asr #30
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  74:	66666174 			; <UNDEFINED> instruction: 0x66666174
  78:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  7c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  80:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  84:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  8c:	7365722d 	cmnvc	r5, #-805306366	; 0xd0000002
  90:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  98:	6f6c2067 	svcvs	0x006c2067
  9c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  ac:	2f007261 	svccs	0x00007261
  b0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  b4:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  b8:	2f73656c 	svccs	0x0073656c
  bc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  c0:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  c4:	30343273 	eorscc	r3, r4, r3, ror r2
  c8:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff20 <reset_vector+0xffffff20>
  cc:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  d0:	6f687300 	svcvs	0x00687300
  d4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  d8:	7000746e 	andvc	r7, r0, lr, ror #8
  dc:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  e0:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
  e4:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
  e8:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
  ec:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  f0:	00726f74 	rsbseq	r6, r2, r4, ror pc
  f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  fc:	61686300 	cmnvs	r8, r0, lsl #6
 100:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 104:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 108:	61686320 	cmnvs	r8, r0, lsr #6
 10c:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 110:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 114:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 118:	20312e32 	eorscs	r2, r1, r2, lsr lr
 11c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 120:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 124:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 128:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 12c:	5b202965 	blpl	80a6c8 <reset_vector+0x80a6c8>
 130:	2f4d5241 	svccs	0x004d5241
 134:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 138:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 13c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 140:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 144:	6f697369 	svcvs	0x00697369
 148:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 14c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 150:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 154:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 158:	316d7261 	cmncc	sp, r1, ror #4
 15c:	6a363731 	bvs	d8de28 <reset_vector+0xd8de28>
 160:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 164:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 168:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 16c:	316d7261 	cmncc	sp, r1, ror #4
 170:	6a363731 	bvs	d8de3c <reset_vector+0xd8de3c>
 174:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 178:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 17c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 180:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 184:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 188:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 18c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 190:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 194:	613d6863 	teqvs	sp, r3, ror #16
 198:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 19c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1a0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1ac:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1b0:	20393975 	eorscs	r3, r9, r5, ror r9
 1b4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1bc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1c0:	Address 0x00000000000001c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reset_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reset_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <syscall_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <syscall_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <syscall_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <syscall_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <syscall_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010e 	andeq	r0, r0, lr, lsl #2
  10:	0000000c 	andeq	r0, r0, ip
  14:	0000bc00 	andeq	fp, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	7e070403 	cdpvc	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	01020601 	tsteq	r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000de05 	andeq	sp, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f4 	strdeq	r0, [r0], -r4
  48:	a2050803 	andge	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00310801 	eorseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005e07 	andeq	r5, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000004c 	andeq	r0, r0, ip, asr #32
  64:	8b070803 	blhi	1c2014 <syscall_vector+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b0060000 	andlt	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000fd 	strdeq	r0, [r0], -sp
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ef0600 	rsceq	r0, pc, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1e030100 	adfnes	f0, f3, f0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000710b 	andeq	r7, r0, fp, lsl #2
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	e8110000 	ldmda	r1, {}	; <UNPREDICTABLE>
 158:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	3f110628 	svccc	0x00110628
 164:	3f000000 	svccc	0x00000000
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <syscall_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <syscall_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <syscall_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <syscall_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <syscall_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008b 	andeq	r0, r0, fp, lsl #1
   4:	006b0003 	rsbeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <syscall_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	77732d72 			; <UNDEFINED> instruction: 0x77732d72
  64:	00632e69 	rsbeq	r2, r3, r9, ror #28
  68:	72000001 	andvc	r0, r0, #1, 0
  6c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  70:	00000200 	andeq	r0, r0, r0, lsl #4
  74:	00220500 	eoreq	r0, r2, r0, lsl #10
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	06140000 	ldreq	r0, [r4], -r0
  80:	06240501 	strteq	r0, [r4], -r1, lsl #10
  84:	d606014a 	strle	r0, [r6], -sl, asr #2
  88:	0a022e06 	beq	8b8a8 <syscall_vector+0x8b8a8>
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	79730063 	ldmdbvc	r3!, {r0, r1, r5, r6}^
  24:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  28:	65765f6c 	ldrbvs	r5, [r6, #-3948]!	; 0xfffff094
  2c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	63007261 	movwvs	r7, #609	; 0x261
  40:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  44:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  48:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  60:	2074726f 	rsbscs	r7, r4, pc, ror #4
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  74:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  78:	5f4e4f49 	svcpl	0x004e4f49
  7c:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  9c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a0:	6f6c0074 	svcvs	0x006c0074
  a4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b0:	5f697072 	svcpl	0x00697072
  b4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b8:	00726168 	rsbseq	r6, r2, r8, ror #2
  bc:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  c0:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffff00 <syscall_vector+0xffffff00>
  c4:	73656c69 	cmnvc	r5, #26880	; 0x6900
  c8:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffda1 <syscall_vector+0xfffffda1>
  cc:	2f656372 	svccs	0x00656372
  d0:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  d4:	2f786c30 	svccs	0x00786c30
  d8:	7062696c 	rsbvc	r6, r2, ip, ror #18
  dc:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  e0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  ec:	70006b74 	andvc	r6, r0, r4, ror fp
  f0:	006b7475 	rsbeq	r7, fp, r5, ror r4
  f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  fc:	61686300 	cmnvs	r8, r0, lsl #6
 100:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 104:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 108:	61686320 	cmnvs	r8, r0, lsr #6
 10c:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 110:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 114:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 118:	20312e32 	eorscs	r2, r1, r2, lsr lr
 11c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 120:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 124:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 128:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 12c:	5b202965 	blpl	80a6c8 <syscall_vector+0x80a6c8>
 130:	2f4d5241 	svccs	0x004d5241
 134:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 138:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 13c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 140:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 144:	6f697369 	svcvs	0x00697369
 148:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 14c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 150:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 154:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 158:	316d7261 	cmncc	sp, r1, ror #4
 15c:	6a363731 	bvs	d8de28 <syscall_vector+0xd8de28>
 160:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 164:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 168:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 16c:	316d7261 	cmncc	sp, r1, ror #4
 170:	6a363731 	bvs	d8de3c <syscall_vector+0xd8de3c>
 174:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 178:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 17c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 180:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 184:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 188:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 18c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 190:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 194:	613d6863 	teqvs	sp, r3, ror #16
 198:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 19c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1a0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1ac:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1b0:	20393975 	eorscs	r3, r9, r5, ror r9
 1b4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1bc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1c0:	Address 0x00000000000001c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <syscall_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <syscall_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <undefined_instruction_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <undefined_instruction_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <undefined_instruction_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <undefined_instruction_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000006c 	andeq	r0, r0, ip, rrx
	...
  38:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  40:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  44:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  48:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  4c:	2064656c 	rsbcs	r6, r4, ip, ror #10
  50:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  54:	6f697470 	svcvs	0x00697470
  58:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  5c:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  60:	43502074 	cmpmi	r0, #116, 0	; 0x74
  64:	0a78253d 	beq	1e09560 <undefined_instruction_vector+0x1e09560>
  68:	0000000a 	andeq	r0, r0, sl
  6c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  70:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000127 	andeq	r0, r0, r7, lsr #2
  10:	0000db0c 	andeq	sp, r0, ip, lsl #22
  14:	0000a800 	andeq	sl, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6a070403 	bvs	1c1014 <undefined_instruction_vector+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	011b0601 	tsteq	fp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ca05 	andeq	ip, r0, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000010d 	andeq	r0, r0, sp, lsl #2
  48:	8e050803 	cdphi	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	001d0801 	andseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004a07 	andeq	r4, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000038 	andeq	r0, r0, r8, lsr r0
  64:	77070803 	strvc	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9c060000 	stcls	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000116 	andeq	r0, r0, r6, lsl r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01080600 	tsteq	r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	2c020100 	stfcss	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00005d0b 	andeq	r5, r0, fp, lsl #26
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00003003 	andeq	r3, r0, r3
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	006c0305 	rsbeq	r0, ip, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	1c000000 	stcne	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	d4110000 	ldrle	r0, [r1], #-0
 158:	d4000000 	strle	r0, [r0], #-0
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	2b110628 	blcs	4418a8 <undefined_instruction_vector+0x4418a8>
 164:	2b000000 	blcs	8 <.debug_info+0x8>
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <undefined_instruction_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <undefined_instruction_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <undefined_instruction_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <undefined_instruction_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <undefined_instruction_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000096 	muleq	r0, r6, r0
   4:	00760003 	rsbseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <undefined_instruction_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	6e752d72 	mrcvs	13, 3, r2, cr5, cr2, {3}
  64:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
  68:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
  6c:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xfffff197
  70:	0100632e 	tsteq	r0, lr, lsr #6
  74:	70720000 	rsbsvc	r0, r2, r0
  78:	00682e69 	rsbeq	r2, r8, r9, ror #28
  7c:	00000002 	andeq	r0, r0, r2
  80:	05003005 	streq	r3, [r0, #-5]
  84:	00000002 	andeq	r0, r0, r2
  88:	01061300 	mrseq	r1, LR_und
  8c:	4a063205 	bmi	18c8a8 <undefined_instruction_vector+0x18c8a8>
  90:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  94:	000a022e 	andeq	r0, sl, lr, lsr #4
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  1c:	736e7500 	cmnvc	lr, #0, 10
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  28:	63007261 	movwvs	r7, #609	; 0x261
  2c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  30:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  34:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  38:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  4c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  5c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  60:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  64:	5f4e4f49 	svcpl	0x004e4f49
  68:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  6c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  70:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  74:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	00746e69 	rsbseq	r6, r4, r9, ror #28
  9c:	5f697072 	svcpl	0x00697072
  a0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2
  a8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  ac:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffeec <undefined_instruction_vector+0xfffffeec>
  b0:	73656c69 	cmnvc	r5, #26880	; 0x6900
  b4:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd8d <undefined_instruction_vector+0xfffffd8d>
  b8:	2f656372 	svccs	0x00656372
  bc:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  c0:	2f786c30 	svccs	0x00786c30
  c4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  c8:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  cc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  d8:	2e006b74 	vmovcs.16	d0[1], r6
  dc:	6174732f 	cmnvs	r4, pc, lsr #6
  e0:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  e4:	642f6372 	strtvs	r6, [pc], #-882	; ec <.debug_str+0xec>
  e8:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
  ec:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  f0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  f4:	752d7265 	strvc	r7, [sp, #-613]!	; 0xfffffd9b
  f8:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
  fc:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xfffff197
 100:	736e692d 	cmnvc	lr, #737280	; 0xb4000
 104:	00632e74 	rsbeq	r2, r3, r4, ror lr
 108:	6b747570 	blvs	1d1d6d0 <undefined_instruction_vector+0x1d1d6d0>
 10c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 110:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 114:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 118:	73007261 	movwvc	r7, #609	; 0x261
 11c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 120:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 124:	47007261 	strmi	r7, [r0, -r1, ror #4]
 128:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 12c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 130:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 134:	31303220 	teqcc	r0, r0, lsr #4
 138:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 13c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 140:	61656c65 	cmnvs	r5, r5, ror #24
 144:	20296573 	eorcs	r6, r9, r3, ror r5
 148:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 14c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 150:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 154:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 158:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 15c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 160:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 164:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 168:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 16c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 170:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 174:	36373131 			; <UNDEFINED> instruction: 0x36373131
 178:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 17c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 180:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 184:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 188:	36373131 			; <UNDEFINED> instruction: 0x36373131
 18c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 190:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 194:	616f6c66 	cmnvs	pc, r6, ror #24
 198:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 19c:	6f733d69 	svcvs	0x00733d69
 1a0:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 1a4:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 1a8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1ac:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1b0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1b4:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1b8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1bc:	4f2d2062 	svcmi	0x002d2062
 1c0:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1c4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1c8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1cc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1d0:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1d4:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1d8:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <undefined_instruction_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <undefined_instruction_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_callout>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000cb 	andeq	r0, r0, fp, asr #1
  10:	0001800c 	andeq	r8, r1, ip
  14:	00008000 	andeq	r8, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	42070403 	andmi	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	00bf0601 	adcseq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a205 	andeq	sl, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b1 	strheq	r0, [r0], -r1
  48:	66050803 	strvs	r0, [r5], -r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	000f0801 	andeq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002f07 	andeq	r2, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001d 	andeq	r0, r0, sp, lsl r0
  64:	4f070803 	svcmi	0x00070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	74060000 	strvc	r0, [r6], #-0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ba 	strheq	r0, [r0], -sl
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ac0600 	adceq	r0, ip, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_callout+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_callout+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_callout+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008a 	andeq	r0, r0, sl, lsl #1
   4:	006e0003 	rsbeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <reboot_callout+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	65722d74 	ldrbvs	r2, [r2, #-3444]!	; 0xfffff28c
  5c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 64 <.debug_line+0x64>
  60:	6c61632d 	stclvs	3, cr6, [r1], #-180	; 0xffffff4c
  64:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  68:	0100632e 	tsteq	r0, lr, lsr #6
  6c:	70720000 	rsbsvc	r0, r2, r0
  70:	00682e69 	rsbeq	r2, r8, r9, ror #28
  74:	00000002 	andeq	r0, r0, r2
  78:	05001b05 	streq	r1, [r0, #-2821]	; 0xfffff4fb
  7c:	00000002 	andeq	r0, r0, r2
  80:	1c051400 	cfstrsne	mvf1, [r5], {-0}
  84:	06010501 	streq	r0, [r1], -r1, lsl #10
  88:	00020201 	andeq	r0, r2, r1, lsl #4
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f626572 	svcvs	0x00626572
   4:	635f746f 	cmpvs	pc, #1862270976	; 0x6f000000
   8:	6f6c6c61 	svcvs	0x006c6c61
   c:	75007475 	strvc	r7, [r0, #-1141]	; 0xfffffb8b
  10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  14:	2064656e 	rsbcs	r6, r4, lr, ror #10
  18:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  1c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  20:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	7300746e 	movwvc	r7, #1134	; 0x46e
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6f6c0074 	svcvs	0x006c0074
  68:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	5f697072 	svcpl	0x00697072
  78:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  7c:	00726168 	rsbseq	r6, r2, r8, ror #2
  80:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  84:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffec4 <reboot_callout+0xfffffec4>
  88:	73656c69 	cmnvc	r5, #26880	; 0x6900
  8c:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd65 <reboot_callout+0xfffffd65>
  90:	2f656372 	svccs	0x00656372
  94:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  98:	2f786c30 	svccs	0x00786c30
  9c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  a4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	6b747570 	blvs	1d1d674 <reboot_callout+0x1d1d674>
  b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  b8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  bc:	73007261 	movwvc	r7, #609	; 0x261
  c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  c4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  c8:	47007261 	strmi	r7, [r0, -r1, ror #4]
  cc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d0:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  d4:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  d8:	31303220 	teqcc	r0, r0, lsr #4
  dc:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  e0:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  e4:	61656c65 	cmnvs	r5, r5, ror #24
  e8:	20296573 	eorcs	r6, r9, r3, ror r5
  ec:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  f0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  f4:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  f8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  fc:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 100:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 104:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 108:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 10c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 110:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 114:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 118:	36373131 			; <UNDEFINED> instruction: 0x36373131
 11c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 120:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 124:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 128:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 12c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 130:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 134:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 138:	616f6c66 	cmnvs	pc, r6, ror #24
 13c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 140:	6f733d69 	svcvs	0x00733d69
 144:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 148:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 14c:	616d2d20 	cmnvs	sp, r0, lsr #26
 150:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 154:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 158:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 15c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 160:	4f2d2062 	svcmi	0x002d2062
 164:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 168:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 16c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 170:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 174:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 178:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 17c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 180:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 184:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 188:	2f637273 	svccs	0x00637273
 18c:	61666564 	cmnvs	r6, r4, ror #10
 190:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
 194:	6f626572 	svcvs	0x00626572
 198:	632d746f 			; <UNDEFINED> instruction: 0x632d746f
 19c:	6f6c6c61 	svcvs	0x006c6c61
 1a0:	632e7475 			; <UNDEFINED> instruction: 0x632e7475
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_callout+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_callout+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_callout+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_handler>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  10:	0000570c 	andeq	r5, r0, ip, lsl #14
  14:	00009600 	andeq	r9, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	00e40601 	rsceq	r0, r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000b805 	andeq	fp, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000d6 	ldrdeq	r0, [r0], -r6
  48:	7c050803 	stcvc	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	40070803 	andmi	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8a060000 	bhi	180008 <reboot_handler+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00c20600 	sbceq	r0, r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000c7 	andeq	r0, r0, r7, asr #1
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_handler+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_handler+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_handler+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008a 	andeq	r0, r0, sl, lsl #1
   4:	006e0003 	rsbeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <reboot_handler+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	65722d74 	ldrbvs	r2, [r2, #-3444]!	; 0xfffff28c
  5c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 64 <.debug_line+0x64>
  60:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  68:	0100632e 	tsteq	r0, lr, lsr #6
  6c:	70720000 	rsbsvc	r0, r2, r0
  70:	00682e69 	rsbeq	r2, r8, r9, ror #28
  74:	00000002 	andeq	r0, r0, r2
  78:	05001b05 	streq	r1, [r0, #-2821]	; 0xfffff4fb
  7c:	00000002 	andeq	r0, r0, r2
  80:	1d051500 	cfstr32ne	mvfx1, [r5, #-0]
  84:	06010501 	streq	r0, [r1], -r1, lsl #10
  88:	00020201 	andeq	r0, r2, r1, lsl #4
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  58:	6174732f 	cmnvs	r4, pc, lsr #6
  5c:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  60:	642f6372 	strtvs	r6, [pc], #-882	; 68 <.debug_str+0x68>
  64:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
  68:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
  6c:	6f6f6265 	svcvs	0x006f6265
  70:	61682d74 	smcvs	33492	; 0x82d4
  74:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  78:	00632e72 	rsbeq	r2, r3, r2, ror lr
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  84:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  88:	70720074 	rsbsvc	r0, r2, r4, ror r0
  8c:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  90:	61686374 	smcvs	34356	; 0x8634
  94:	552f0072 	strpl	r0, [pc, #-114]!	; 2a <.debug_str+0x2a>
  98:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  9c:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  a0:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  a4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  a8:	73632f65 	cmnvc	r3, #404	; 0x194
  ac:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  b0:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  b4:	00697062 	rsbeq	r7, r9, r2, rrx
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  c4:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
  c8:	6f6f6265 	svcvs	0x006f6265
  cc:	61685f74 	smcvs	34292	; 0x85f4
  d0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  d4:	6f6c0072 	svcvs	0x006c0072
  d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  dc:	6300746e 	movwvs	r7, #1134	; 0x46e
  e0:	00726168 	rsbseq	r6, r2, r8, ror #2
  e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
  ec:	00726168 	rsbseq	r6, r2, r8, ror #2
  f0:	20554e47 	subscs	r4, r5, r7, asr #28
  f4:	20393943 	eorscs	r3, r9, r3, asr #18
  f8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  fc:	30322031 	eorscc	r2, r2, r1, lsr r0
 100:	30313931 	eorscc	r3, r1, r1, lsr r9
 104:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 108:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 10c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 110:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 114:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 118:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 11c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 120:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 124:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 128:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 12c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 130:	205d3939 	subscs	r3, sp, r9, lsr r9
 134:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 138:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 13c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 140:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 144:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 148:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 14c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 150:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 154:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 158:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 15c:	6f6c666d 	svcvs	0x006c666d
 160:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 164:	733d6962 	teqvc	sp, #1605632	; 0x188000
 168:	2074666f 	rsbscs	r6, r4, pc, ror #12
 16c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 170:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 174:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 178:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 17c:	7a6b3676 	bvc	1acdb5c <reboot_handler+0x1acdb5c>
 180:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 184:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 188:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 18c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 190:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 194:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 198:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 19c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_handler+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_handler+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_handler+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	e2403001 	sub	r3, r0, #1, 0
   4:	e3500000 	cmp	r0, #0, 0
   8:	012fff1e 	bxeq	lr
   c:	e2811000 	add	r1, r1, #0, 0
  10:	e1a00003 	mov	r0, r3
  14:	eafffff9 	b	0 <delay_cycles>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e3 	andeq	r0, r0, r3, ror #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000eb 	andeq	r0, r0, fp, ror #1
  10:	0000cf0c 	andeq	ip, r0, ip, lsl #30
  14:	00008400 	andeq	r8, r0, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	46070403 	strmi	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00c30601 	sbceq	r0, r3, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a605 	andeq	sl, r0, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b5 	strheq	r0, [r0], -r5
  48:	6a050803 	bvs	142014 <delay_cycles+0x142014>
  4c:	03000000 	movweq	r0, #0
  50:	00130801 	andseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003307 	andeq	r3, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000021 	andeq	r0, r0, r1, lsr #32
  64:	53070803 	movwpl	r0, #30723	; 0x7803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	78060000 	stmdavc	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000be 	strheq	r0, [r0], -lr
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b00600 	adcseq	r0, r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060501 	andeq	r0, r6, r1, lsl #10
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	000d0a9c 	muleq	sp, ip, sl
  d4:	05010000 	streq	r0, [r1, #-0]
  d8:	00002c1c 	andeq	r2, r0, ip, lsl ip
  dc:	00000400 	andeq	r0, r0, r0, lsl #8
  e0:	00000000 	andeq	r0, r0, r0
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_cycles+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_cycles+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_cycles+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
  78:	0300050a 	movweq	r0, #1290	; 0x50a
  7c:	3b0b3a0e 	blcc	2ce8bc <delay_cycles+0x2ce8bc>
  80:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  84:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  88:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04500001 	ldrbeq	r0, [r0], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005300 	andeq	r5, r0, r0, lsl #6
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008f 	andeq	r0, r0, pc, lsl #1
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <delay_cycles+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	2d79616c 	ldfcse	f6, [r9, #-432]!	; 0xfffffe50
  58:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
  5c:	2e73656c 	cdpcs	5, 7, cr6, cr3, cr12, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	02050023 	andeq	r0, r5, #35, 0	; 0x23
  74:	00000000 	andeq	r0, r0, r0
  78:	14050516 	strne	r0, [r5], #-1302	; 0xfffffaea
  7c:	05010a05 	streq	r0, [r1, #-2565]	; 0xfffff5fb
  80:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  84:	09052e0a 	stmdbeq	r5, {r1, r3, r9, sl, fp, sp}
  88:	10054b06 	andne	r4, r5, r6, lsl #22
  8c:	04022d06 	streq	r2, [r2], #-3334	; 0xfffff2fa
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	616c6564 	cmnvs	ip, r4, ror #10
   4:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	73656c63 	cmnvc	r5, #25344	; 0x6300
   c:	63697400 	cmnvs	r9, #0, 8
  10:	7500736b 	strvc	r7, [r0, #-875]	; 0xfffffc95
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	5f697072 	svcpl	0x00697072
  7c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  80:	00726168 	rsbseq	r6, r2, r8, ror #2
  84:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  88:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffec8 <delay_cycles+0xfffffec8>
  8c:	73656c69 	cmnvc	r5, #26880	; 0x6900
  90:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffd69 <delay_cycles+0xfffffd69>
  94:	2f656372 	svccs	0x00656372
  98:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  9c:	2f786c30 	svccs	0x00786c30
  a0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a4:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
  a8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b0:	6b747570 	blvs	1d1d678 <delay_cycles+0x1d1d678>
  b4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  bc:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
  c0:	73007261 	movwvc	r7, #609	; 0x261
  c4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  c8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  cc:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
  d0:	6174732f 	cmnvs	r4, pc, lsr #6
  d4:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  d8:	642f6372 	strtvs	r6, [pc], #-882	; e0 <.debug_str+0xe0>
  dc:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  e0:	79636e2d 	stmdbvc	r3!, {r0, r2, r3, r5, r9, sl, fp, sp, lr}^
  e4:	73656c63 	cmnvc	r5, #25344	; 0x6300
  e8:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
  ec:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  f0:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  f4:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  f8:	31303220 	teqcc	r0, r0, lsr #4
  fc:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 100:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 104:	61656c65 	cmnvs	r5, r5, ror #24
 108:	20296573 	eorcs	r6, r9, r3, ror r5
 10c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 110:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 114:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 118:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 11c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 120:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 124:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 128:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 12c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 130:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 134:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 138:	36373131 			; <UNDEFINED> instruction: 0x36373131
 13c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 140:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 144:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 148:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 14c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 150:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 154:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 158:	616f6c66 	cmnvs	pc, r6, ror #24
 15c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 160:	6f733d69 	svcvs	0x00733d69
 164:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 168:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 16c:	616d2d20 	cmnvs	sp, r0, lsr #26
 170:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 174:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 178:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 17c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 180:	4f2d2062 	svcmi	0x002d2062
 184:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 188:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 18c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 190:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 194:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 198:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 19c:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_cycles+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_cycles+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


enable-disable.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128, 0	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128, 0	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <system_disable_interrupts+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


fp-support.o:     file format elf32-littlearm


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	0x168d82c
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0, 0
   c:	e59f0044 	ldr	r0, [pc, #68]	; 58 <int_init+0x58>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0, 0
  18:	e59f003c 	ldr	r0, [pc, #60]	; 5c <int_init+0x5c>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f0034 	ldr	r0, [pc, #52]	; 60 <int_init+0x60>
  28:	e59f3034 	ldr	r3, [pc, #52]	; 64 <int_init+0x64>
  2c:	e0400003 	sub	r0, r0, r3
  30:	e1a00140 	asr	r0, r0, #2
  34:	e3a03000 	mov	r3, #0, 0
  38:	e1530000 	cmp	r3, r0
  3c:	28bd8010 	popcs	{r4, pc}
  40:	e1a02103 	lsl	r2, r3, #2
  44:	e59f1018 	ldr	r1, [pc, #24]	; 64 <int_init+0x64>
  48:	e7911103 	ldr	r1, [r1, r3, lsl #2]
  4c:	e5821000 	str	r1, [r2]
  50:	e2833001 	add	r3, r3, #1, 0
  54:	eafffff7 	b	38 <int_init+0x38>
  58:	2000b21c 	andcs	fp, r0, ip, lsl r2
  5c:	2000b220 	andcs	fp, r0, r0, lsr #4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000212 	andeq	r0, r0, r2, lsl r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001a8 	andeq	r0, r0, r8, lsr #3
  10:	0001630c 	andeq	r6, r1, ip, lsl #6
  14:	00011500 	andeq	r1, r1, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006800 	andeq	r6, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	d7070403 	strle	r0, [r7, -r3, lsl #8]
  30:	03000000 	movweq	r0, #0
  34:	019c0601 	orrseq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00013705 	andeq	r3, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000015a 	andeq	r0, r0, sl, asr r1
  48:	fb050803 	blx	142016 <int_init+0x142016>
  4c:	03000000 	movweq	r0, #0
  50:	00750801 	rsbseq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00009507 	andeq	r9, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000083 	andeq	r0, r0, r3, lsl #1
  64:	e4070803 	str	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000012 	andeq	r0, r0, r2, lsl r0
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	014f0600 	cmpeq	pc, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14030000 	strne	r0, [r3], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02660a00 	rsbeq	r0, r6, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0, 0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init+0x8003ac>
  e0:	000000a8 	andeq	r0, r0, r8, lsr #1
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	0001410a 	andeq	r4, r1, sl, lsl #2
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	002a0a20 	eoreq	r0, sl, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0, 0
  f8:	590a2000 	stmdbpl	sl, {sp}
  fc:	10000000 	andne	r0, r0, r0
 100:	0a2000b2 	beq	8003d0 <int_init+0x8003d0>
 104:	00000067 	andeq	r0, r0, r7, rrx
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	0000470a 	andeq	r4, r0, sl, lsl #14
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	017e0a20 	cmneq	lr, r0, lsr #20
 118:	b21c0000 	andslt	r0, ip, #0, 0
 11c:	8d0a2000 	stchi	0, cr2, [sl, #-0]
 120:	20000001 	andcs	r0, r0, r1
 124:	0a2000b2 	beq	8003f4 <int_init+0x8003f4>
 128:	00000017 	andeq	r0, r0, r7, lsl r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	025d0b00 	subseq	r0, sp, #0, 22
 134:	1b010000 	blne	4013c <int_init+0x4013c>
 138:	00000006 	andeq	r0, r0, r6
 13c:	00006800 	andeq	r6, r0, r0, lsl #16
 140:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
 144:	06000001 	streq	r0, [r0], -r1
 148:	00000036 	andeq	r0, r0, r6, lsr r0
 14c:	2c152301 	ldccs	3, cr2, [r5], {1}
 150:	06000000 	streq	r0, [r0], -r0
 154:	000000b6 	strheq	r0, [r0], -r6
 158:	2c152401 	cfldrscs	mvf2, [r5], {1}
 15c:	0c000000 	stceq	0, cr0, [r0], {-0}
 160:	00747364 	rsbseq	r7, r4, r4, ror #6
 164:	f70f2701 			; <UNDEFINED> instruction: 0xf70f2701
 168:	00000001 	andeq	r0, r0, r1
 16c:	6372730d 	cmnvs	r2, #872415232	; 0x34000000
 170:	13280100 			; <UNDEFINED> instruction: 0x13280100
 174:	000001f7 	strdeq	r0, [r0], -r7
 178:	01006e0e 	tsteq	r0, lr, lsl #28
 17c:	002c1229 	eoreq	r1, ip, r9, lsr #4
 180:	00020000 	andeq	r0, r2, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 18c:	34000000 	strcc	r0, [r0], #-0
 190:	aa000000 	bge	198 <.debug_info+0x198>
 194:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 198:	2a010069 	bcs	40344 <int_init+0x40344>
 19c:	0000250d 	andeq	r2, r0, sp, lsl #10
 1a0:	00001900 	andeq	r1, r0, r0, lsl #18
 1a4:	00001500 	andeq	r1, r0, r0, lsl #10
 1a8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
 1ac:	fd000000 	stc2	0, cr0, [r0, #-0]
 1b0:	11000001 	tstne	r0, r1
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
 1b8:	00000209 	andeq	r0, r0, r9, lsl #4
 1bc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1c0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1c4:	00b21c0c 	adcseq	r1, r2, ip, lsl #24
 1c8:	51011220 	tstpl	r1, r0, lsr #4
 1cc:	00ff0902 	rscseq	r0, pc, r2, lsl #18
 1d0:	00002011 	andeq	r2, r0, r1, lsl r0
 1d4:	00020900 	andeq	r0, r2, r0, lsl #18
 1d8:	0001ed00 	andeq	lr, r1, r0, lsl #26
 1dc:	50011200 	andpl	r1, r1, r0, lsl #4
 1e0:	b2200c05 	eorlt	r0, r0, #1280	; 0x500
 1e4:	01122000 	tsteq	r2, r0
 1e8:	ff090251 			; <UNDEFINED> instruction: 0xff090251
 1ec:	00241000 	eoreq	r1, r4, r0
 1f0:	01fd0000 	mvnseq	r0, r0
 1f4:	07000000 	streq	r0, [r0, -r0]
 1f8:	00002c04 	andeq	r2, r0, r4, lsl #24
 1fc:	00cb1300 	sbceq	r1, fp, r0, lsl #6
 200:	00cb0000 	sbceq	r0, fp, r0
 204:	9c020000 	stcls	0, cr0, [r2], {-0}
 208:	01541306 	cmpeq	r4, r6, lsl #6
 20c:	01540000 	cmpeq	r4, r0
 210:	ad020000 	stcge	0, cr0, [r2, #-0]
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_init+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	340c0000 	strcc	r0, [ip], #-0
  98:	3a080300 	bcc	200ca0 <int_init+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  a4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ac:	0b3b0b3a 	bleq	ec2d9c <int_init+0xec2d9c>
  b0:	13490b39 	movtne	r0, #39737	; 0x9b39
  b4:	340e0000 	strcc	r0, [lr], #-0
  b8:	3a080300 	bcc	200cc0 <int_init+0x200cc0>
  bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c4:	1742b717 	smlaldne	fp, r2, r7, r7
  c8:	0b0f0000 	bleq	3c00d0 <int_init+0x3c00d0>
  cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  d0:	00130106 	andseq	r0, r3, r6, lsl #2
  d4:	82891000 	addhi	r1, r9, #0, 0
  d8:	01110001 	tsteq	r1, r1
  dc:	00001331 	andeq	r1, r0, r1, lsr r3
  e0:	01828911 	orreq	r8, r2, r1, lsl r9
  e4:	31011101 	tstcc	r1, r1, lsl #2
  e8:	00130113 	andseq	r0, r3, r3, lsl r1
  ec:	828a1200 	addhi	r1, sl, #0, 4
  f0:	18020001 	stmdane	r2, {r0}
  f4:	00184291 	mulseq	r8, r1, r2
  f8:	002e1300 	eoreq	r1, lr, r0, lsl #6
  fc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 100:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 104:	0b3b0b3a 	bleq	ec2df4 <int_init+0xec2df4>
 108:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00340000 	eorseq	r0, r4, r0
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000050 	andeq	r0, r0, r0, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000200 	andeq	r0, r0, r0, lsl #4
  18:	00003400 	andeq	r3, r0, r0, lsl #8
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	30000200 	andcc	r0, r0, r0, lsl #4
  24:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  28:	00006800 	andeq	r6, r0, r0, lsl #16
  2c:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000068 	andeq	r0, r0, r8, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e3 	andeq	r0, r0, r3, ror #1
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <int_init+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
  54:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  58:	73747075 	cmnvc	r4, #117, 0	; 0x75
  5c:	632e632d 			; <UNDEFINED> instruction: 0x632e632d
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  68:	00020068 	andeq	r0, r2, r8, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  74:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  78:	2e737470 	mrccs	4, 3, r7, cr3, cr0, {3}
  7c:	00020068 	andeq	r0, r2, r8, rrx
  80:	15050000 	strne	r0, [r5, #-0]
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	03000000 	movweq	r0, #0
  8c:	0505011a 	streq	r0, [r5, #-282]	; 0xfffffee6
  90:	67672f31 			; <UNDEFINED> instruction: 0x67672f31
  94:	05151330 	ldreq	r1, [r5, #-816]	; 0xfffffcd0
  98:	05140612 	ldreq	r0, [r4, #-1554]	; 0xfffff9ee
  9c:	05830605 	streq	r0, [r3, #1541]	; 0x605
  a0:	0d050109 	stfeqs	f0, [r5, #-36]	; 0xffffffdc
  a4:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	09050106 	stmdbeq	r5, {r1, r2, r8}
  b8:	03040200 	movweq	r0, #16896	; 0x4200
  bc:	15054b06 	strne	r4, [r5, #-2822]	; 0xfffff4fa
  c0:	03040200 	movweq	r0, #16896	; 0x4200
  c4:	10050106 	andne	r0, r5, r6, lsl #2
  c8:	03040200 	movweq	r0, #16896	; 0x4200
  cc:	001b0566 	andseq	r0, fp, r6, ror #10
  d0:	06030402 	streq	r0, [r3], -r2, lsl #8
  d4:	001c052d 	andseq	r0, ip, sp, lsr #10
  d8:	06030402 	streq	r0, [r3], -r2, lsl #8
  dc:	04020001 	streq	r0, [r2], #-1
  e0:	0a022e03 	beq	8b8f4 <int_init+0x8b8f4>
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	68630067 	stmdavs	r3!, {r0, r1, r2, r5, r6}^
  14:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
  18:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  1c:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
  20:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
  24:	5152495f 	cmppl	r2, pc, asr r9
  28:	49460073 	stmdbmi	r6, {r0, r1, r4, r5, r6}^
  2c:	6f635f51 	svcvs	0x00635f51
  30:	6f72746e 	svcvs	0x0072746e
  34:	695f006c 	ldmdbvs	pc, {r2, r3, r5, r6}^	; <UNPREDICTABLE>
  38:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  3c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  40:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
  44:	4500656c 	strmi	r6, [r0, #-1388]	; 0xfffffa94
  48:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  4c:	61425f65 	cmpvs	r2, r5, ror #30
  50:	5f636973 	svcpl	0x00636973
  54:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  58:	616e4500 	cmnvs	lr, r0, lsl #10
  5c:	5f656c62 	svcpl	0x00656c62
  60:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  64:	4500315f 	strmi	r3, [r0, #-351]	; 0xfffffea1
  68:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  6c:	52495f65 	subpl	r5, r9, #404	; 0x194
  70:	325f7351 	subscc	r7, pc, #1140850689	; 0x44000001
  74:	736e7500 	cmnvc	lr, #0, 10
  78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  7c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  80:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  84:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  88:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  8c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  90:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  94:	6f687300 	svcvs	0x00687300
  98:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  9c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a8:	5f515249 	svcpl	0x00515249
  ac:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
  b0:	5f676e69 	svcpl	0x00676e69
  b4:	695f0031 	ldmdbvs	pc, {r0, r4, r5}^	; <UNPREDICTABLE>
  b8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  bc:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  c0:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
  c4:	655f656c 	ldrbvs	r6, [pc, #-1388]	; fffffb60 <int_init+0xfffffb60>
  c8:	6400646e 	strvs	r6, [r0], #-1134	; 0xfffffb92
  cc:	625f7665 	subsvs	r7, pc, #105906176	; 0x6500000
  d0:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  d4:	75007265 	strvc	r7, [r0, #-613]	; 0xfffffd9b
  d8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  dc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  ec:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  f0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  f8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 104:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 108:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 10c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 110:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 114:	73552f00 	cmpvc	r5, #0, 30
 118:	2f737265 	svccs	0x00737265
 11c:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 120:	6f532f73 	svcvs	0x00532f73
 124:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 128:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 12c:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 130:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 134:	73006970 	movwvc	r6, #2416	; 0x970
 138:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 13c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 140:	51524900 	cmppl	r2, r0, lsl #18
 144:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 148:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 14c:	7000325f 	andvc	r3, r0, pc, asr r2
 150:	006b7475 	rsbeq	r7, fp, r5, ror r4
 154:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 158:	6f6c0032 	svcvs	0x006c0032
 15c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 160:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 164:	6174732f 	cmnvs	r4, pc, lsr #6
 168:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 16c:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 170:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 174:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 178:	2e632d73 	mcrcs	13, 3, r2, cr3, cr3, {3}
 17c:	69440063 	stmdbvs	r4, {r0, r1, r5, r6}^
 180:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 184:	52495f65 	subpl	r5, r9, #404	; 0x194
 188:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
 18c:	73694400 	cmnvc	r9, #0, 8
 190:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 194:	5152495f 	cmppl	r2, pc, asr r9
 198:	00325f73 	eorseq	r5, r2, r3, ror pc
 19c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1a0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1a4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1a8:	20554e47 	subscs	r4, r5, r7, asr #28
 1ac:	20393943 	eorscs	r3, r9, r3, asr #18
 1b0:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 1b4:	30322031 	eorscc	r2, r2, r1, lsr r0
 1b8:	30313931 	eorscc	r3, r1, r1, lsr r9
 1bc:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 1c0:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 1c4:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 1c8:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 1cc:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 1d0:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 1d4:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 1d8:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 1dc:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 1e0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 1e4:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 1e8:	205d3939 	subscs	r3, sp, r9, lsr r9
 1ec:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1f0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1f4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1f8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1fc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 200:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 204:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 208:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 20c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 210:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 214:	6f6c666d 	svcvs	0x006c666d
 218:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 21c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 220:	2074666f 	rsbscs	r6, r4, pc, ror #12
 224:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 228:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 22c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 230:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 234:	7a6b3676 	bvc	1acdc14 <int_init+0x1acdc14>
 238:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 23c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 240:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 244:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 248:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 24c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 250:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 254:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 258:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 25c:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 260:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 264:	52490074 	subpl	r0, r9, #116, 0	; 0x74
 268:	61425f51 	cmpvs	r2, r1, asr pc
 26c:	Address 0x000000000000026c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_init+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000068 	andeq	r0, r0, r8, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


maybe.o:     file format elf32-littlearm


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b4 	strheq	r0, [r0], -r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  10:	0000b00c 	andeq	fp, r0, ip
  14:	00007100 	andeq	r7, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  20:	00746e69 	rsbseq	r6, r4, r9, ror #28
  24:	33070403 	movwcc	r0, #29699	; 0x7403
  28:	03000000 	movweq	r0, #0
  2c:	00c40601 	sbceq	r0, r4, r1, lsl #12
  30:	02030000 	andeq	r0, r3, #0, 0
  34:	00009305 	andeq	r9, r0, r5, lsl #6
  38:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  3c:	000000a2 	andeq	r0, r0, r2, lsr #1
  40:	57050803 	strpl	r0, [r5, -r3, lsl #16]
  44:	03000000 	movweq	r0, #0
  48:	00000801 	andeq	r0, r0, r1, lsl #16
  4c:	02030000 	andeq	r0, r3, #0, 0
  50:	00002007 	andeq	r2, r0, r7
  54:	07040300 	streq	r0, [r4, -r0, lsl #6]
  58:	0000000e 	andeq	r0, r0, lr
  5c:	40070803 	andmi	r0, r7, r3, lsl #16
  60:	04000000 	streq	r0, [r0], #-0
  64:	0000001d 	andeq	r0, r0, sp, lsl r0
  68:	00000072 	andeq	r0, r0, r2, ror r0
  6c:	00001d05 	andeq	r1, r0, r5, lsl #26
  70:	65060000 	strvs	r0, [r6, #-0]
  74:	01000000 	mrseq	r0, (UNDEF: 0)
  78:	007e0e1c 	rsbseq	r0, lr, ip, lsl lr
  7c:	04070000 	streq	r0, [r7], #-0
  80:	00000063 	andeq	r0, r0, r3, rrx
  84:	00001d04 	andeq	r1, r0, r4, lsl #26
  88:	00009300 	andeq	r9, r0, r0, lsl #6
  8c:	00930500 	addseq	r0, r3, r0, lsl #10
  90:	07000000 	streq	r0, [r0, -r0]
  94:	0000a004 	andeq	sl, r0, r4
  98:	08010300 	stmdaeq	r1, {r8, r9}
  9c:	000000ab 	andeq	r0, r0, fp, lsr #1
  a0:	00009908 	andeq	r9, r0, r8, lsl #18
  a4:	009d0600 	addseq	r0, sp, r0, lsl #12
  a8:	21010000 	mrscs	r0, (UNDEF: 1)
  ac:	0000b10e 	andeq	fp, r0, lr, lsl #2
  b0:	84040700 	strhi	r0, [r4], #-1792	; 0xfffff900
  b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	100e1b0e 	andne	r1, lr, lr, lsl #22
   c:	02000017 	andeq	r0, r0, #23, 0
  10:	0b0b0024 	bleq	0x2c00a8
  14:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  18:	24030000 	strcs	r0, [r3], #-0
  1c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  20:	000e030b 	andeq	r0, lr, fp, lsl #6
  24:	01150400 	tsteq	r5, r0, lsl #8
  28:	13491927 	movtne	r1, #39207	; 0x9927
  2c:	00001301 	andeq	r1, r0, r1, lsl #6
  30:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  34:	06000013 			; <UNDEFINED> instruction: 0x06000013
  38:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  3c:	0b3b0b3a 	bleq	0xec2d2c
  40:	13490b39 	movtne	r0, #39737	; 0x9b39
  44:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  48:	0f070000 	svceq	0x00070000
  4c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  50:	08000013 	stmdaeq	r0, {r0, r1, r4}
  54:	13490026 	movtne	r0, #36902	; 0x9026
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000004c 	andeq	r0, r0, ip, asr #32
   4:	00460003 	subeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  20:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  24:	2f73656c 	svccs	0x0073656c
  28:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  2c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  30:	30343273 	eorscc	r3, r4, r3, ror r2
  34:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 0xfffffe8c
  38:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  3c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  40:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  44:	70720000 	rsbsvc	r0, r2, r0
  48:	00682e69 	rsbeq	r2, r8, r9, ror #28
  4c:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  6c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  70:	73552f00 	cmpvc	r5, #0, 30
  74:	2f737265 	svccs	0x00737265
  78:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  7c:	6f532f73 	svcvs	0x00532f73
  80:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  84:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  88:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  8c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  90:	73006970 	movwvc	r6, #2416	; 0x970
  94:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  98:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  9c:	74757000 	ldrbtvc	r7, [r5], #-0
  a0:	6f6c006b 	svcvs	0x006c006b
  a4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a8:	6300746e 	movwvs	r7, #1134	; 0x46e
  ac:	00726168 	rsbseq	r6, r2, r8, ror #2
  b0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  b4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  b8:	2f637273 	svccs	0x00637273
  bc:	6279616d 	rsbsvs	r6, r9, #1073741851	; 0x4000001b
  c0:	00632e65 	rsbeq	r2, r3, r5, ror #28
  c4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  c8:	63206465 			; <UNDEFINED> instruction: 0x63206465
  cc:	00726168 	rsbseq	r6, r2, r8, ror #2
  d0:	20554e47 	subscs	r4, r5, r7, asr #28
  d4:	20393943 	eorscs	r3, r9, r3, asr #18
  d8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  dc:	30322031 	eorscc	r2, r2, r1, lsr r0
  e0:	30313931 	eorscc	r3, r1, r1, lsr r9
  e4:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  e8:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  ec:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f0:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  f4:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  f8:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  fc:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 100:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 104:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 108:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 10c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 110:	205d3939 	subscs	r3, sp, r9, lsr r9
 114:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 118:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 11c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 120:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 124:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 128:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 12c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 130:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 134:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 138:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 13c:	6f6c666d 	svcvs	0x006c666d
 140:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 144:	733d6962 	teqvc	sp, #1605632	; 0x188000
 148:	2074666f 	rsbscs	r6, r4, pc, ror #12
 14c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 150:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 154:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 158:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 15c:	7a6b3676 	bvc	0x1acdb3c
 160:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 164:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 168:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 16c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 170:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 174:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 178:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 17c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 180:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	0x80a5f0
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003741 	andeq	r3, r0, r1, asr #14
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002d 	andeq	r0, r0, sp, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	01140412 	tsteq	r4, r2, lsl r4
  28:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  2c:	01190118 	tsteq	r9, r8, lsl r1
  30:	011e011a 	tsteq	lr, sl, lsl r1
  34:	01440122 	cmpeq	r4, r2, lsr #2

mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0, 0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


panic.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <panic>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	e1a06002 	mov	r6, r2
  10:	e59f3020 	ldr	r3, [pc, #32]	; 38 <panic+0x38>
  14:	e5933000 	ldr	r3, [r3]
  18:	e59f001c 	ldr	r0, [pc, #28]	; 3c <panic+0x3c>
  1c:	e12fff33 	blx	r3
  20:	e1a03006 	mov	r3, r6
  24:	e1a02005 	mov	r2, r5
  28:	e1a01004 	mov	r1, r4
  2c:	e59f000c 	ldr	r0, [pc, #12]	; 40 <panic+0x40>
  30:	ebfffffe 	bl	0 <printk>
  34:	ebfffffe 	bl	0 <rpi_reboot>
	...
  40:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
   4:	3a3e4349 	bcc	f90d30 <panic+0xf90d30>
   8:	00000000 	andeq	r0, r0, r0
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  10:	50203a64 	eorpl	r3, r0, r4, ror #20
  14:	43494e41 	movtmi	r4, #40513	; 0x9e41
  18:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  1c:	50204349 	eorpl	r4, r0, r9, asr #6
  20:	43494e41 	movtmi	r4, #40513	; 0x9e41
  24:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000137 	andeq	r0, r0, r7, lsr r1
  10:	0000260c 	andeq	r2, r0, ip, lsl #12
  14:	0000d600 	andeq	sp, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004400 	andeq	r4, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	98070403 	stmdals	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	011c0601 	tsteq	ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f805 	andeq	pc, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000010e 	andeq	r0, r0, lr, lsl #2
  48:	bc050803 	stclt	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00470801 	subeq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006707 	andeq	r6, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000055 	andeq	r0, r0, r5, asr r0
  64:	a5070803 	strge	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ca060000 	bgt	180008 <panic+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000117 	andeq	r0, r0, r7, lsl r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01090600 	tsteq	r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	000001fb 	strdeq	r0, [r0], -fp
  c4:	a10d0b03 	tstge	sp, r3, lsl #22
  c8:	06000000 	streq	r0, [r0], -r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	a10d0c03 	tstge	sp, r3, lsl #24
  d4:	06000000 	streq	r0, [r0], -r0
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
  dc:	a10d0d03 	tstge	sp, r3, lsl #26
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	0000008c 	andeq	r0, r0, ip, lsl #1
  e8:	a10d0e03 	tstge	sp, r3, lsl #28
  ec:	06000000 	streq	r0, [r0], -r0
  f0:	000001ec 	andeq	r0, r0, ip, ror #3
  f4:	a10d0f03 	tstge	sp, r3, lsl #30
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000020a 	andeq	r0, r0, sl, lsl #4
 100:	a10d1003 	tstge	sp, r3
 104:	06000000 	streq	r0, [r0], -r0
 108:	0000003a 	andeq	r0, r0, sl, lsr r0
 10c:	a10d1103 	tstge	sp, r3, lsl #2
 110:	06000000 	streq	r0, [r0], -r0
 114:	00000128 	andeq	r0, r0, r8, lsr #2
 118:	a10d1203 	tstge	sp, r3, lsl #4
 11c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 120:	0000000b 	andeq	r0, r0, fp
 124:	00070501 	andeq	r0, r7, r1, lsl #10
 128:	44000000 	strmi	r0, [r0], #-0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001b79c 	muleq	r1, ip, r7
 134:	00870a00 	addeq	r0, r7, r0, lsl #20
 138:	05010000 	streq	r0, [r1, #-0]
 13c:	00009b1a 	andeq	r9, r0, sl, lsl fp
 140:	00000400 	andeq	r0, r0, r0, lsl #8
 144:	00000000 	andeq	r0, r0, r0
 148:	00110a00 	andseq	r0, r1, r0, lsl #20
 14c:	05010000 	streq	r0, [r1, #-0]
 150:	00002524 	andeq	r2, r0, r4, lsr #10
 154:	00002600 	andeq	r2, r0, r0, lsl #12
 158:	00002200 	andeq	r2, r0, r0, lsl #4
 15c:	736d0b00 	cmnvc	sp, #0, 22
 160:	05010067 	streq	r0, [r1, #-103]	; 0xffffff99
 164:	00009b38 	andeq	r9, r0, r8, lsr fp
 168:	00004800 	andeq	r4, r0, r0, lsl #16
 16c:	00004400 	andeq	r4, r0, r0, lsl #8
 170:	00200c00 	eoreq	r0, r0, r0, lsl #24
 174:	01840000 	orreq	r0, r4, r0
 178:	010d0000 	mrseq	r0, (UNDEF: 13)
 17c:	00030550 	andeq	r0, r3, r0, asr r5
 180:	00000000 	andeq	r0, r0, r0
 184:	0000340e 	andeq	r3, r0, lr, lsl #8
 188:	0001b700 	andeq	fp, r1, r0, lsl #14
 18c:	0001ad00 	andeq	sl, r1, r0, lsl #26
 190:	50010d00 	andpl	r0, r1, r0, lsl #26
 194:	000c0305 	andeq	r0, ip, r5, lsl #6
 198:	010d0000 	mrseq	r0, (UNDEF: 13)
 19c:	00740251 	rsbseq	r0, r4, r1, asr r2
 1a0:	0252010d 	subseq	r0, r2, #1073741827	; 0x40000003
 1a4:	010d0075 	tsteq	sp, r5, ror r0
 1a8:	00760253 	rsbseq	r0, r6, r3, asr r2
 1ac:	00380f00 	eorseq	r0, r8, r0, lsl #30
 1b0:	01c30000 	biceq	r0, r3, r0
 1b4:	10000000 	andne	r0, r0, r0
 1b8:	00000102 	andeq	r0, r0, r2, lsl #2
 1bc:	00000102 	andeq	r0, r0, r2, lsl #2
 1c0:	10062802 	andne	r2, r6, r2, lsl #16
	...
 1cc:	00066b02 	andeq	r6, r6, r2, lsl #22

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <panic+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <panic+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <panic+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a0e0300 	bcc	380c84 <panic+0x380c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	050b0000 	streq	r0, [fp, #-0]
  90:	3a080300 	bcc	200c98 <panic+0x200c98>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	1742b717 	smlaldne	fp, r2, r7, r7
  a0:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
  a4:	11010182 	smlabbne	r1, r2, r1, r0
  a8:	00130101 	andseq	r0, r3, r1, lsl #2
  ac:	828a0d00 	addhi	r0, sl, #0, 26
  b0:	18020001 	stmdane	r2, {r0}
  b4:	00184291 	mulseq	r8, r1, r2
  b8:	82890e00 	addhi	r0, r9, #0, 28
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	movwne	r1, #4913	; 0x1331
  c4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  c8:	11000182 	smlabbne	r0, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	002e1000 	eoreq	r1, lr, r0
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <panic+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	44000000 	strmi	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  28:	001f0000 	andseq	r0, pc, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001f51 	andeq	r1, r0, r1, asr pc
  34:	00004400 	andeq	r4, r0, r0, lsl #8
  38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  4c:	0000001f 	andeq	r0, r0, pc, lsl r0
  50:	1f520001 	svcne	0x00520001
  54:	44000000 	strmi	r0, [r0], #-0
  58:	01000000 	mrseq	r0, (UNDEF: 0)
  5c:	00005600 	andeq	r5, r0, r0, lsl #12
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008f 	andeq	r0, r0, pc, lsl #1
   4:	006f0003 	rsbeq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <panic+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	61700000 	cmnvs	r0, r0
  54:	2e63696e 	vnmulcs.f16	s13, s6, s29	; <UNPREDICTABLE>
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	70720000 	rsbsvc	r0, r2, r0
  68:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  6c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
  70:	682e6c61 	stmdavs	lr!, {r0, r5, r6, sl, fp, sp, lr}
  74:	00000200 	andeq	r0, r0, r0, lsl #4
  78:	003d0500 	eorseq	r0, sp, r0, lsl #10
  7c:	00000205 	andeq	r0, r0, r5, lsl #4
  80:	06160000 	ldreq	r0, [r6], -r0
  84:	06050501 	streq	r0, [r5], -r1, lsl #10
  88:	06660683 	strbteq	r0, [r6], -r3, lsl #13
  8c:	08029f2f 	stmdaeq	r2, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, pc}
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7000746f 	andvc	r7, r0, pc, ror #8
   c:	63696e61 	cmnvs	r9, #1552	; 0x610
  10:	6e696c00 	cdpvs	12, 6, cr6, cr9, cr0, {0}
  14:	006f6e65 	rsbeq	r6, pc, r5, ror #28
  18:	73625f5f 	cmnvc	r2, #380	; 0x17c
  1c:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
  20:	5f747261 	svcpl	0x00747261
  24:	2f2e005f 	svccs	0x002e005f
  28:	66617473 			; <UNDEFINED> instruction: 0x66617473
  2c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  30:	61702f63 	cmnvs	r0, r3, ror #30
  34:	2e63696e 	vnmulcs.f16	s13, s6, s29	; <UNPREDICTABLE>
  38:	5f5f0063 	svcpl	0x005f0063
  3c:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
  40:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  44:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  54:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  58:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7300746e 	movwvc	r7, #1134	; 0x46e
  68:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  6c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	5f5f0074 	svcpl	0x005f0074
  7c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  80:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  84:	66005f5f 			; <UNDEFINED> instruction: 0x66005f5f
  88:	00656c69 	rsbeq	r6, r5, r9, ror #24
  8c:	73625f5f 	cmnvc	r2, #380	; 0x17c
  90:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  94:	005f5f64 	subseq	r5, pc, r4, ror #30
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c8:	70720074 	rsbsvc	r0, r2, r4, ror r0
  cc:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  d0:	61686374 	smcvs	34356	; 0x8634
  d4:	552f0072 	strpl	r0, [pc, #-114]!	; 6a <.debug_str+0x6a>
  d8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  dc:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  e0:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  e4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  e8:	73632f65 	cmnvc	r3, #404	; 0x194
  ec:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  f0:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  f4:	00697062 	rsbeq	r7, r9, r2, rrx
  f8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  fc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 100:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 104:	6b746e69 	blvs	1d1bab0 <panic+0x1d1bab0>
 108:	74757000 	ldrbtvc	r7, [r5], #-0
 10c:	6f6c006b 	svcvs	0x006c006b
 110:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 114:	6300746e 	movwvs	r7, #1134	; 0x46e
 118:	00726168 	rsbseq	r6, r2, r8, ror #2
 11c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 120:	63206465 			; <UNDEFINED> instruction: 0x63206465
 124:	00726168 	rsbseq	r6, r2, r8, ror #2
 128:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 12c:	735f7061 	cmpvc	pc, #97, 0	; 0x61
 130:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 134:	47005f5f 	smlsdmi	r0, pc, pc, r5	; <UNPREDICTABLE>
 138:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 13c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 140:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 144:	31303220 	teqcc	r0, r0, lsr #4
 148:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 14c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 150:	61656c65 	cmnvs	r5, r5, ror #24
 154:	20296573 	eorcs	r6, r9, r3, ror r5
 158:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 15c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 160:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 164:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 168:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 16c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 170:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 174:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 178:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 17c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 180:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 184:	36373131 			; <UNDEFINED> instruction: 0x36373131
 188:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 18c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 190:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 194:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 198:	36373131 			; <UNDEFINED> instruction: 0x36373131
 19c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1a0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1a4:	616f6c66 	cmnvs	pc, r6, ror #24
 1a8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 1ac:	6f733d69 	svcvs	0x00733d69
 1b0:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 1b4:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 1b8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1bc:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1c0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1c4:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1c8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1cc:	4f2d2062 	svcmi	0x002d2062
 1d0:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1d4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1d8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1dc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1e0:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1e8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1ec:	61645f5f 	cmnvs	r4, pc, asr pc
 1f0:	735f6174 	cmpvc	pc, #29
 1f4:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 1f8:	5f005f5f 	svcpl	0x00005f5f
 1fc:	646f635f 	strbtvs	r6, [pc], #-863	; 204 <.debug_str+0x204>
 200:	74735f65 	ldrbtvc	r5, [r3], #-3941	; 0xfffff09b
 204:	5f747261 	svcpl	0x00747261
 208:	5f5f005f 	svcpl	0x005f005f
 20c:	61746164 	cmnvs	r4, r4, ror #2
 210:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <panic+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <panic+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <panic+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put16>:
   0:	e1c010b0 	strh	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT16>:
   8:	e1c010b0 	strh	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <PUT8>:
  10:	e5c01000 	strb	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <GET8>:
  18:	e5d00000 	ldrb	r0, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <GETPC>:
  20:	e1a0000e 	mov	r0, lr
  24:	e12fff1e 	bx	lr

00000028 <dummy>:
  28:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dummy+0x168d804>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31, 0
   8:	e3500010 	cmp	r0, #16, 0
   c:	13a00000 	movne	r0, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31, 0
  20:	e3833010 	orr	r3, r3, #16, 0
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0, 0
  38:	1a00000a 	bne	68 <rpi_reboot+0x3c>
  3c:	ebfffffe 	bl	0 <reboot_callout>
  40:	ebfffffe 	bl	0 <uart_flush_tx>
  44:	e3a0000a 	mov	r0, #10, 0
  48:	ebfffffe 	bl	0 <delay_ms>
  4c:	e59f101c 	ldr	r1, [pc, #28]	; 70 <rpi_reboot+0x44>
  50:	e59f001c 	ldr	r0, [pc, #28]	; 74 <rpi_reboot+0x48>
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e59f1018 	ldr	r1, [pc, #24]	; 78 <rpi_reboot+0x4c>
  5c:	e59f0018 	ldr	r0, [pc, #24]	; 7c <rpi_reboot+0x50>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	eafffffe 	b	64 <rpi_reboot+0x38>
  68:	ebfffffe 	bl	18 <set_user_level>
  6c:	eafffff2 	b	3c <rpi_reboot+0x10>
  70:	5a000001 	bpl	7c <rpi_reboot+0x50>
  74:	20100024 	andscs	r0, r0, r4, lsr #32
  78:	5a000020 	bpl	100 <rpi_reboot+0xd4>
  7c:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000236 	andeq	r0, r0, r6, lsr r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000015c 	andeq	r0, r0, ip, asr r1
  10:	00007e0c 	andeq	r7, r0, ip, lsl #28
  14:	00010400 	andeq	r0, r1, r0, lsl #8
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	000000ad 	andeq	r0, r0, sp, lsr #1
  38:	50060104 	andpl	r0, r6, r4, lsl #2
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01260502 			; <UNDEFINED> instruction: 0x01260502
  44:	04040000 	streq	r0, [r4], #-0
  48:	00014205 	andeq	r4, r1, r5, lsl #4
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	000000ea 	andeq	r0, r0, sl, ror #1
  54:	42080104 	andmi	r0, r8, #1
  58:	04000000 	streq	r0, [r0], #-0
  5c:	006b0702 	rsbeq	r0, fp, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	00005907 	andeq	r5, r0, r7, lsl #18
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	000000ba 	strheq	r0, [r0], -sl
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	000000f8 	strdeq	r0, [r0], -r8
  84:	8b0e1c02 	blhi	387094 <rpi_reboot+0x387068>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	00014b08 	andeq	r4, r1, r8, lsl #22
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	30070000 	andcc	r0, r7, r0
  b4:	02000001 	andeq	r0, r0, #1, 0
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00000b09 	andeq	r0, r0, r9, lsl #22
  c8:	110d0100 	mrsne	r0, (UNDEF: 29)
  cc:	00000031 	andeq	r0, r0, r1, lsr r0
  d0:	0000000a 	andeq	r0, r0, sl
  d4:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  dc:	00000054 	andeq	r0, r0, r4, asr r0
  e0:	01ae9c01 			; <UNDEFINED> instruction: 0x01ae9c01
  e4:	350b0000 	strcc	r0, [fp, #-0]
  e8:	01000001 	tsteq	r0, r1
  ec:	002c0f2c 	eoreq	r0, ip, ip, lsr #30
  f0:	00020000 	andeq	r0, r2, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	250b0000 	strcs	r0, [fp, #-0]
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	002c0f2d 	eoreq	r0, ip, sp, lsr #30
 104:	001c0000 	andseq	r0, ip, r0
 108:	001a0000 	andseq	r0, sl, r0
 10c:	930b0000 	movwls	r0, #45056	; 0xb000
 110:	01000000 	mrseq	r0, (UNDEF: 0)
 114:	002c0f2e 	eoreq	r0, ip, lr, lsr #30
 118:	00360000 	eorseq	r0, r6, r0
 11c:	00340000 	eorseq	r0, r4, r0
 120:	d10b0000 	mrsle	r0, (UNDEF: 11)
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	002c0f2f 	eoreq	r0, ip, pc, lsr #30
 12c:	004f0000 	subeq	r0, pc, r0
 130:	004d0000 	subeq	r0, sp, r0
 134:	340c0000 	strcc	r0, [ip], #-0
 138:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 13c:	0c000001 	stceq	0, cr0, [r0], {1}
 140:	00000040 	andeq	r0, r0, r0, asr #32
 144:	00000208 	andeq	r0, r0, r8, lsl #4
 148:	0000440c 	andeq	r4, r0, ip, lsl #8
 14c:	00021500 	andeq	r1, r2, r0, lsl #10
 150:	004c0d00 	subeq	r0, ip, r0, lsl #26
 154:	02210000 	eoreq	r0, r1, #0, 0
 158:	01640000 	cmneq	r4, r0
 15c:	010e0000 	mrseq	r0, (UNDEF: 14)
 160:	003a0150 	eorseq	r0, sl, r0, asr r1
 164:	0000580d 	andeq	r5, r0, sp, lsl #16
 168:	00022d00 	andeq	r2, r2, r0, lsl #26
 16c:	00018400 	andeq	r8, r1, r0, lsl #8
 170:	50010e00 	andpl	r0, r1, r0, lsl #28
 174:	00240c05 	eoreq	r0, r4, r5, lsl #24
 178:	010e2010 	tsteq	lr, r0, lsl r0
 17c:	010c0551 	tsteq	ip, r1, asr r5
 180:	005a0000 	subseq	r0, sl, r0
 184:	0000640d 	andeq	r6, r0, sp, lsl #8
 188:	00022d00 	andeq	r2, r2, r0, lsl #26
 18c:	0001a400 	andeq	sl, r1, r0, lsl #8
 190:	50010e00 	andpl	r0, r1, r0, lsl #28
 194:	001c0c05 	andseq	r0, ip, r5, lsl #24
 198:	010e2010 	tsteq	lr, r0, lsl r0
 19c:	200c0551 	andcs	r0, ip, r1, asr r5
 1a0:	005a0000 	subseq	r0, sl, r0
 1a4:	00006c0c 	andeq	r6, r0, ip, lsl #24
 1a8:	0001ae00 	andeq	sl, r1, r0, lsl #28
 1ac:	330f0000 	movwcc	r0, #61440	; 0xf000
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00180617 	andseq	r0, r8, r7, lsl r6
 1b8:	00140000 	andseq	r0, r4, r0
 1bc:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c0:	000001d9 	ldrdeq	r0, [r0], -r9
 1c4:	00013d0b 	andeq	r3, r1, fp, lsl #26
 1c8:	0e180100 	mufeqe	f0, f0, f0
 1cc:	00000031 	andeq	r0, r0, r1, lsr r0
 1d0:	0000006a 	andeq	r0, r0, sl, rrx
 1d4:	00000064 	andeq	r0, r0, r4, rrx
 1d8:	009f1000 	addseq	r1, pc, r0
 1dc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 1e0:	00002505 	andeq	r2, r0, r5, lsl #10
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	00001800 	andeq	r1, r0, r0, lsl #16
 1ec:	089c0100 	ldmeq	ip, {r8}
 1f0:	0b000002 	bleq	200 <.debug_info+0x200>
 1f4:	0000013d 	andeq	r0, r0, sp, lsr r1
 1f8:	310e0f01 	tstcc	lr, r1, lsl #30
 1fc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 200:	94000000 	strls	r0, [r0], #-0
 204:	00000000 	andeq	r0, r0, r0
 208:	00001611 	andeq	r1, r0, r1, lsl r6
 20c:	00001600 	andeq	r1, r0, r0, lsl #12
 210:	01360200 	teqeq	r6, r0, lsl #4
 214:	02111206 	andseq	r1, r1, #1610612736	; 0x60000000
 218:	02110000 	andseq	r0, r1, #0, 0
 21c:	4d020000 	stcmi	0, cr0, [r2, #-0]
 220:	00501206 	subseq	r1, r0, r6, lsl #4
 224:	00500000 	subseq	r0, r0, r0
 228:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
 22c:	002d1206 	eoreq	r1, sp, r6, lsl #4
 230:	002d0000 	eoreq	r0, sp, r0
 234:	ad020000 	stcge	0, cr0, [r2, #-0]
 238:	Address 0x0000000000000238 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reboot+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_reboot+0xf82c30>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <rpi_reboot+0x380c20>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reboot+0x380c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reboot+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	11190187 	tstne	r9, r7, lsl #3
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	0300340b 	movweq	r3, #1035	; 0x40b
  90:	3b0b3a0e 	blcc	2ce8d0 <rpi_reboot+0x2ce8a4>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  9c:	00001742 	andeq	r1, r0, r2, asr #14
  a0:	0182890c 	orreq	r8, r2, ip, lsl #18
  a4:	31011100 	mrscc	r1, (UNDEF: 17)
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	01018289 	smlabbeq	r1, r9, r2, r8
  b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	01828a0e 	orreq	r8, r2, lr, lsl #20
  bc:	91180200 	tstls	r8, r0, lsl #4
  c0:	00001842 	andeq	r1, r0, r2, asr #16
  c4:	3f012e0f 	svccc	0x00012e0f
  c8:	3a0e0319 	bcc	380d34 <rpi_reboot+0x380d08>
  cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d0:	1119270b 	tstne	r9, fp, lsl #14
  d4:	40061201 	andmi	r1, r6, r1, lsl #4
  d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  dc:	00001301 	andeq	r1, r0, r1, lsl #6
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <rpi_reboot+0x380d24>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	13011942 	movwne	r1, #6466	; 0x1942
  fc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 100:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 104:	030e6e19 	movweq	r6, #60953	; 0xee19
 108:	3b0b3a0e 	blcc	2ce948 <rpi_reboot+0x2ce91c>
 10c:	000b3905 	andeq	r3, fp, r5, lsl #18
 110:	002e1200 	eoreq	r1, lr, r0, lsl #4
 114:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 118:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 11c:	0b3b0b3a 	bleq	ec2e0c <rpi_reboot+0xec2de0>
 120:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	004c0001 	subeq	r0, ip, r1
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00060000 	andeq	r0, r6, r0
   c:	10001c0c 	andne	r1, r0, ip, lsl #24
  10:	00009f20 	andeq	r9, r0, r0, lsr #30
  14:	00000000 	andeq	r0, r0, r0
  18:	00020000 	andeq	r0, r2, r0
  1c:	0000004c 	andeq	r0, r0, ip, asr #32
  20:	00000068 	andeq	r0, r0, r8, rrx
  24:	240c0006 	strcs	r0, [ip], #-6
  28:	9f201000 	svcls	0x00201000
	...
  34:	004c0003 	subeq	r0, ip, r3
  38:	00680000 	rsbeq	r0, r8, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  48:	00000000 	andeq	r0, r0, r0
  4c:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
  50:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
  54:	03000000 	movweq	r0, #0
  58:	9f200800 	svcls	0x00200800
	...
  64:	00000002 	andeq	r0, r0, r2
  68:	00180000 	andseq	r0, r8, r0
  6c:	001c0000 	andseq	r0, ip, r0
  70:	00020000 	andeq	r0, r2, r0
  74:	001c9f30 	andseq	r9, ip, r0, lsr pc
  78:	00200000 	eoreq	r0, r0, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00002453 	andeq	r2, r0, r3, asr r4
  84:	00002c00 	andeq	r2, r0, r0, lsl #24
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00000002 	andeq	r0, r0, r2
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000004 	andeq	r0, r0, r4
  a0:	9f300002 	svcls	0x00300002
  a4:	00000004 	andeq	r0, r0, r4
  a8:	00000008 	andeq	r0, r0, r8
  ac:	00500001 	subseq	r0, r0, r1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000cd 	andeq	r0, r0, sp, asr #1
   4:	005e0003 	subseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <rpi_reboot+0xfffffe6c>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65720000 	ldrbvs	r0, [r2, #-0]!
  54:	746f6f62 	strbtvc	r6, [pc], #-3938	; 5c <.debug_line+0x5c>
  58:	0100632e 	tsteq	r0, lr, lsr #6
  5c:	70720000 	rsbsvc	r0, r2, r0
  60:	00682e69 	rsbeq	r2, r8, r9, ror #28
  64:	00000002 	andeq	r0, r0, r2
  68:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  6c:	00000002 	andeq	r0, r0, r2
  70:	010d0300 	mrseq	r0, SP_mon
  74:	13130505 	tstne	r3, #20971520	; 0x1400000
  78:	06130531 			; <UNDEFINED> instruction: 0x06130531
  7c:	2f010501 	svccs	0x00010501
  80:	85061b05 	strhi	r1, [r6, #-2821]	; 0xfffff4fb
  84:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
  88:	052f0905 	streq	r0, [pc, #-2309]!	; fffff78b <rpi_reboot+0xfffff75f>
  8c:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  90:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
  94:	01052f06 	tsteq	r5, r6, lsl #30
  98:	17052f06 	strne	r2, [r5, -r6, lsl #30]
  9c:	05053006 	streq	r3, [r5, #-6]
  a0:	0608052f 	streq	r0, [r8], -pc, lsr #10
  a4:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
  a8:	50060505 	andpl	r0, r6, r5, lsl #10
  ac:	134d2f30 	movtne	r2, #57136	; 0xdf30
  b0:	67151313 			; <UNDEFINED> instruction: 0x67151313
  b4:	01040200 	mrseq	r0, R12_usr
  b8:	000d0567 	andeq	r0, sp, r7, ror #10
  bc:	01010402 	tsteq	r1, r2, lsl #8
  c0:	02000a05 	andeq	r0, r0, #20480	; 0x5000
  c4:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  c8:	2e6d0309 	cdpcs	3, 6, cr0, cr13, cr9, {0}
  cc:	01000c02 	tsteq	r0, r2, lsl #24
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	5f726573 	svcpl	0x00726573
  10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  14:	6572006c 	ldrbvs	r0, [r2, #-108]!	; 0xffffff94
  18:	746f6f62 	strbtvc	r6, [pc], #-3938	; 20 <.debug_str+0x20>
  1c:	6c61635f 	stclvs	3, cr6, [r1], #-380	; 0xfffffe84
  20:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  24:	5f4d5000 	svcpl	0x004d5000
  28:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  2c:	54555000 	ldrbpl	r5, [r5], #-0
  30:	73003233 	movwvc	r3, #563	; 0x233
  34:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffbd7 <rpi_reboot+0xfffffbab>
  38:	5f726573 	svcpl	0x00726573
  3c:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  40:	6e75006c 	cdpvs	0, 7, cr0, cr5, cr12, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	63206465 			; <UNDEFINED> instruction: 0x63206465
  4c:	00726168 	rsbseq	r6, r2, r8, ror #2
  50:	616c6564 	cmnvs	ip, r4, ror #10
  54:	736d5f79 	cmnvc	sp, #484	; 0x1e4
  58:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  5c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	7300746e 	movwvc	r7, #1134	; 0x46e
  6c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  70:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	2f2e0074 	svccs	0x002e0074
  80:	66617473 			; <UNDEFINED> instruction: 0x66617473
  84:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  88:	65722f63 	ldrbvs	r2, [r2, #-3939]!	; 0xfffff09d
  8c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 94 <.debug_str+0x94>
  90:	5000632e 	andpl	r6, r0, lr, lsr #6
  94:	41505f4d 	cmpmi	r0, sp, asr #30
  98:	4f575353 	svcmi	0x00575353
  9c:	61004452 	tstvs	r0, r2, asr r4
  a0:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  a4:	6c5f7265 	lfmvs	f7, 2, [pc], {101}	; 0x65
  a8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
  ac:	736e7500 	cmnvc	lr, #0, 10
  b0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b8:	6f6c0074 	svcvs	0x006c0074
  bc:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d0:	5f4d5000 	svcpl	0x004d5000
  d4:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
  d8:	4352575f 	cmpmi	r2, #24903680	; 0x17c0000
  dc:	465f4746 	ldrbmi	r4, [pc], -r6, asr #14
  e0:	5f4c4c55 	svcpl	0x004c4c55
  e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
  e8:	6f6c0054 	svcvs	0x006c0054
  ec:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f8:	5f697072 	svcpl	0x00697072
  fc:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 100:	00726168 	rsbseq	r6, r2, r8, ror #2
 104:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 108:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffff48 <rpi_reboot+0xffffff1c>
 10c:	73656c69 	cmnvc	r5, #26880	; 0x6900
 110:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffde9 <rpi_reboot+0xfffffdbd>
 114:	2f656372 	svccs	0x00656372
 118:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 11c:	2f786c30 	svccs	0x00786c30
 120:	7062696c 	rsbvc	r6, r2, ip, ror #18
 124:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 128:	2074726f 	rsbscs	r7, r4, pc, ror #4
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	6b747570 	blvs	1d1d6f8 <rpi_reboot+0x1d1d6cc>
 134:	5f4d5000 	svcpl	0x004d5000
 138:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
 13c:	73706300 	cmnvc	r0, #0, 6
 140:	6f6c0072 	svcvs	0x006c0072
 144:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 148:	6300746e 	movwvs	r7, #1134	; 0x46e
 14c:	00726168 	rsbseq	r6, r2, r8, ror #2
 150:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 154:	63206465 			; <UNDEFINED> instruction: 0x63206465
 158:	00726168 	rsbseq	r6, r2, r8, ror #2
 15c:	20554e47 	subscs	r4, r5, r7, asr #28
 160:	20393943 	eorscs	r3, r9, r3, asr #18
 164:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 168:	30322031 	eorscc	r2, r2, r1, lsr r0
 16c:	30313931 	eorscc	r3, r1, r1, lsr r9
 170:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 174:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 178:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 17c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 180:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 184:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 188:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 18c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 190:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 194:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 198:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 19c:	205d3939 	subscs	r3, sp, r9, lsr r9
 1a0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1a4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1a8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1ac:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1b0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1b4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1b8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1bc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1c0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1c4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1c8:	6f6c666d 	svcvs	0x006c666d
 1cc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1d0:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1d4:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1d8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1dc:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1e0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1e4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1e8:	7a6b3676 	bvc	1acdbc8 <rpi_reboot+0x1acdb9c>
 1ec:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1f0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1f4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1f8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1fc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 200:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 204:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 208:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 20c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 210:	72617500 	rsbvc	r7, r1, #0, 10
 214:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 218:	5f687375 	svcpl	0x00687375
 21c:	Address 0x000000000000021c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reboot+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_check_offsets>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd01c 	sub	sp, sp, #28, 0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <timer_check_offsets+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e28dd01c 	add	sp, sp, #28, 0
  14:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  18:	0000010c 	andeq	r0, r0, ip, lsl #2

0000001c <timer_interrupt_init>:
  1c:	e92d4010 	push	{r4, lr}
  20:	e1a04000 	mov	r4, r0
  24:	ebfffff5 	bl	0 <timer_check_offsets>
  28:	e3a01001 	mov	r1, #1, 0
  2c:	e59f001c 	ldr	r0, [pc, #28]	; 50 <timer_interrupt_init+0x34>
  30:	ebfffffe 	bl	0 <PUT32>
  34:	e1a01004 	mov	r1, r4
  38:	e59f0014 	ldr	r0, [pc, #20]	; 54 <timer_interrupt_init+0x38>
  3c:	ebfffffe 	bl	0 <PUT32>
  40:	e3a010a2 	mov	r1, #162, 0	; 0xa2
  44:	e59f000c 	ldr	r0, [pc, #12]	; 58 <timer_interrupt_init+0x3c>
  48:	ebfffffe 	bl	0 <PUT32>
  4c:	e8bd8010 	pop	{r4, pc}
  50:	2000b218 	andcs	fp, r0, r8, lsl r2
  54:	2000b400 	andcs	fp, r0, r0, lsl #8
  58:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  10:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  14:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  18:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  1c:	00000063 	andeq	r0, r0, r3, rrx
  20:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  24:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  28:	3a73253a 	bcc	1cc9518 <timer_interrupt_init+0x1cc94fc>
  2c:	6f3a6425 	svcvs	0x003a6425
  30:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
  34:	72772074 	rsbsvc	r2, r7, #116, 0	; 0x74
  38:	3a676e6f 	bcc	19db9fc <timer_interrupt_init+0x19db9e0>
  3c:	70786520 	rsbsvc	r6, r8, r0, lsr #10
  40:	20746365 	rsbscs	r6, r4, r5, ror #6
  44:	67207825 	strvs	r7, [r0, -r5, lsr #16]!
  48:	2520746f 	strcs	r7, [r0, #-1135]!	; 0xfffffb91
  4c:	73252078 			; <UNDEFINED> instruction: 0x73252078
  50:	666f5b20 	strbtvs	r5, [pc], -r0, lsr #22
  54:	64253d66 	strtvs	r3, [r5], #-3430	; 0xfffff29a
  58:	69626e2c 	stmdbvs	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
  5c:	253d7374 	ldrcs	r7, [sp, #-884]!	; 0xfffffc8c
  60:	0a0a5d64 	beq	2975f8 <timer_interrupt_init+0x2975dc>
  64:	00000000 	andeq	r0, r0, r0
  68:	5f657375 	svcpl	0x00657375
  6c:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  70:	6f635f74 	svcvs	0x00635f74
  74:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
  78:	00000072 	andeq	r0, r0, r2, ror r0
  7c:	73657270 	cmnvc	r5, #112, 4
  80:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
  84:	00000072 	andeq	r0, r0, r2, ror r0
  88:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  8c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  90:	3a73253a 	bcc	1cc9580 <timer_interrupt_init+0x1cc9564>
  94:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  98:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  9c:	6f727720 	svcvs	0x00727720
  a0:	203a676e 	eorscs	r6, sl, lr, ror #14
  a4:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0xfffff79b
  a8:	25207463 	strcs	r7, [r0, #-1123]!	; 0xfffffb9d
  ac:	6f672078 	svcvs	0x00672078
  b0:	78252074 	stmdavc	r5!, {r2, r4, r5, r6, sp}
  b4:	20732520 	rsbscs	r2, r3, r0, lsr #10
  b8:	66666f5b 	uqsaxvs	r6, r6, fp
  bc:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
  c0:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
  c4:	64253d73 	strtvs	r3, [r5], #-3443	; 0xfffff28d
  c8:	000a0a5d 	andeq	r0, sl, sp, asr sl
  cc:	5f746e69 	svcpl	0x00746e69
  d0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  d4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  d8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  dc:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
  e0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  e4:	00000064 	andeq	r0, r0, r4, rrx
  e8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ec:	5f726574 	svcpl	0x00726574
  f0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  f4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  f8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  fc:	5f726574 	svcpl	0x00726574
 100:	73657270 	cmnvc	r5, #112, 4
 104:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 108:	00000072 	andeq	r0, r0, r2, ror r0
 10c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 110:	20737465 	rsbscs	r7, r3, r5, ror #8
 114:	63656863 	cmnvs	r5, #6488064	; 0x630000
 118:	2064656b 	rsbcs	r6, r4, fp, ror #10
 11c:	2174756f 	cmncs	r4, pc, ror #10
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4021>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	5f6b6365 	svcpl	0x006b6365
   c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
  10:	00737465 	rsbseq	r7, r3, r5, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000558 	andeq	r0, r0, r8, asr r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000022e 	andeq	r0, r0, lr, lsr #4
  10:	0000230c 	andeq	r2, r0, ip, lsl #6
  14:	00011300 	andeq	r1, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	d2070403 	andle	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	01990601 	orrseq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00005f05 	andeq	r5, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f7 	strdeq	r0, [r0], -r7
  48:	e9050803 	stmdb	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	01780801 	cmneq	r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0001e907 	andeq	lr, r1, r7, lsl #18
  5c:	01c40400 	biceq	r0, r4, r0, lsl #8
  60:	34040000 	strcc	r0, [r4], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	0000030f 	andeq	r0, r0, pc, lsl #6
  70:	ad070803 	stcge	8, cr0, [r7, #-12]
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	7b070000 	blvc	1c0008 <timer_interrupt_init+0x1bffec>
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	00000222 	andeq	r0, r0, r2, lsr #4
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01cd0700 	biceq	r0, sp, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	091e0304 	ldmdbeq	lr, {r2, r8, r9}
  d0:	00000135 	andeq	r0, r0, r5, lsr r1
  d4:	0001350b 	andeq	r3, r1, fp, lsl #10
  d8:	0f210300 	svceq	0x00210300
  dc:	0000005d 	andeq	r0, r0, sp, asr r0
  e0:	001e0104 	andseq	r0, lr, r4, lsl #2
  e4:	0001df0b 	andeq	sp, r1, fp, lsl #30
  e8:	0f220300 	svceq	0x00220300
  ec:	0000005d 	andeq	r0, r0, sp, asr r0
  f0:	001c0204 	andseq	r0, ip, r4, lsl #4
  f4:	0003550b 	andeq	r5, r3, fp, lsl #10
  f8:	0f270300 	svceq	0x00270300
  fc:	0000005d 	andeq	r0, r0, sp, asr r0
 100:	001a0104 	andseq	r0, sl, r4, lsl #2
 104:	0003330b 	andeq	r3, r3, fp, lsl #6
 108:	0f290300 	svceq	0x00290300
 10c:	0000005d 	andeq	r0, r0, sp, asr r0
 110:	00180104 	andseq	r0, r8, r4, lsl #2
 114:	0000a80b 	andeq	sl, r0, fp, lsl #16
 118:	0f2b0300 	svceq	0x002b0300
 11c:	0000005d 	andeq	r0, r0, sp, asr r0
 120:	00160104 	andseq	r0, r6, r4, lsl #2
 124:	0000690b 	andeq	r6, r0, fp, lsl #18
 128:	0f2d0300 	svceq	0x002d0300
 12c:	0000005d 	andeq	r0, r0, sp, asr r0
 130:	00090704 	andeq	r0, r9, r4, lsl #14
 134:	020d0400 	andeq	r0, sp, #0, 8
 138:	2f030000 	svccs	0x00030000
 13c:	0000cb03 	andeq	ip, r0, r3, lsl #22
 140:	04070c00 	streq	r0, [r7], #-3072	; 0xfffff400
 144:	0000002c 	andeq	r0, r0, ip, lsr #32
 148:	aa0e3303 	bge	38cd5c <timer_interrupt_init+0x38cd40>
 14c:	0d000001 	stceq	0, cr0, [r0, #-4]
 150:	00000041 	andeq	r0, r0, r1, asr #32
 154:	2000b400 	andcs	fp, r0, r0, lsl #8
 158:	0000990d 	andeq	r9, r0, sp, lsl #18
 15c:	00b40000 	adcseq	r0, r4, r0
 160:	01680d20 	cmneq	r8, r0, lsr #26
 164:	b4040000 	strlt	r0, [r4], #-0
 168:	090d2000 	stmdbeq	sp, {sp}
 16c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 170:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 174:	00000147 	andeq	r0, r0, r7, asr #2
 178:	2000b40c 	andcs	fp, r0, ip, lsl #8
 17c:	0003610d 	andeq	r6, r3, sp, lsl #2
 180:	00b41000 	adcseq	r1, r4, r0
 184:	03a70d20 			; <UNDEFINED> instruction: 0x03a70d20
 188:	b4140000 	ldrlt	r0, [r4], #-0
 18c:	fc0d2000 	stc2	0, cr2, [sp], {-0}
 190:	18000001 	stmdane	r0, {r0}
 194:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 198:	00000372 	andeq	r0, r0, r2, ror r3
 19c:	2000b41c 	andcs	fp, r0, ip, lsl r4
 1a0:	0002e30d 	andeq	lr, r2, sp, lsl #6
 1a4:	00b42000 	adcseq	r2, r4, r0
 1a8:	070c0020 	streq	r0, [ip, -r0, lsr #32]
 1ac:	00002c04 	andeq	r2, r0, r4, lsl #24
 1b0:	06140500 	ldreq	r0, [r4], -r0, lsl #10
 1b4:	0000021c 	andeq	r0, r0, ip, lsl r2
 1b8:	0000000d 	andeq	r0, r0, sp
 1bc:	00b20000 	adcseq	r0, r2, r0
 1c0:	03950d20 	orrseq	r0, r5, #32, 26	; 0x800
 1c4:	b2000000 	andlt	r0, r0, #0, 0
 1c8:	870d2000 	strhi	r2, [sp, -r0]
 1cc:	04000003 	streq	r0, [r0], #-3
 1d0:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1d4:	000000cd 	andeq	r0, r0, sp, asr #1
 1d8:	2000b208 	andcs	fp, r0, r8, lsl #4
 1dc:	00008d0d 	andeq	r8, r0, sp, lsl #26
 1e0:	00b20c00 	adcseq	r0, r2, r0, lsl #24
 1e4:	00db0d20 	sbcseq	r0, fp, r0, lsr #26
 1e8:	b2100000 	andslt	r0, r0, #0, 0
 1ec:	5a0d2000 	bpl	348008 <timer_interrupt_init+0x347fec>
 1f0:	14000001 	strne	r0, [r0], #-1
 1f4:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1f8:	00000321 	andeq	r0, r0, r1, lsr #6
 1fc:	2000b218 	andcs	fp, r0, r8, lsl r2
 200:	0003000d 	andeq	r0, r3, sp
 204:	00b21c00 	adcseq	r1, r2, r0, lsl #24
 208:	00500d20 	subseq	r0, r0, r0, lsr #26
 20c:	b2200000 	eorlt	r0, r0, #0, 0
 210:	860d2000 	strhi	r2, [sp], -r0
 214:	24000001 	strcs	r0, [r0], #-1
 218:	002000b2 	strhteq	r0, [r0], -r2
 21c:	0003410e 	andeq	r4, r3, lr, lsl #2
 220:	0d3f0100 	ldfeqs	f0, [pc, #-0]	; 228 <.debug_info+0x228>
 224:	00000000 	andeq	r0, r0, r0
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	04a89c01 	strteq	r9, [r8], #3073	; 0xc01
 230:	060f0000 	streq	r0, [pc], -r0
 234:	b8000001 	stmdalt	r0, {r0}
 238:	05000004 	streq	r0, [r0, #-4]
 23c:	00000003 	andeq	r0, r0, r3
 240:	00081000 	andeq	r1, r8, r0
 244:	00000000 	andeq	r0, r0, r0
 248:	02a10000 	adceq	r0, r1, #0, 0
 24c:	5f110000 	svcpl	0x00110000
 250:	01040075 	tsteq	r4, r5, ror r0
 254:	026f0543 	rsbeq	r0, pc, #281018368	; 0x10c00000
 258:	73120000 	tstvc	r2, #0, 0
 25c:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 260:	00000135 	andeq	r0, r0, r5, lsr r1
 264:	01007512 	tsteq	r0, r2, lsl r5
 268:	002c0543 	eoreq	r0, ip, r3, asr #10
 26c:	13000000 	movwne	r0, #0
 270:	43010078 	movwmi	r0, #4216	; 0x1078
 274:	00024e05 	andeq	r4, r2, r5, lsl #28
 278:	78651400 	stmdavc	r5!, {sl, ip}^
 27c:	43010070 	movwmi	r0, #4208	; 0x1070
 280:	00002c05 	andeq	r2, r0, r5, lsl #24
 284:	00150200 	andseq	r0, r5, r0, lsl #4
 288:	01000001 	tsteq	r0, r1
 28c:	002c0543 	eoreq	r0, ip, r3, asr #10
 290:	151f0000 	ldrne	r0, [pc, #-0]	; 298 <.debug_info+0x298>
 294:	0000001b 	andeq	r0, r0, fp, lsl r0
 298:	2c054301 	stccs	3, cr4, [r5], {1}
 29c:	01000000 	mrseq	r0, (UNDEF: 0)
 2a0:	00081000 	andeq	r1, r8, r0
 2a4:	00000000 	andeq	r0, r0, r0
 2a8:	030a0000 	movweq	r0, #40960	; 0xa000
 2ac:	5f110000 	svcpl	0x00110000
 2b0:	01040075 	tsteq	r4, r5, ror r0
 2b4:	02cf0544 	sbceq	r0, pc, #68, 10	; 0x11000000
 2b8:	73120000 	tstvc	r2, #0, 0
 2bc:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 2c0:	00000135 	andeq	r0, r0, r5, lsr r1
 2c4:	01007512 	tsteq	r0, r2, lsl r5
 2c8:	002c0544 	eoreq	r0, ip, r4, asr #10
 2cc:	16000000 	strne	r0, [r0], -r0
 2d0:	44010078 	strmi	r0, [r1], #-120	; 0xffffff88
 2d4:	0002ae05 	andeq	sl, r2, r5, lsl #28
 2d8:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
 2dc:	00707865 	rsbseq	r7, r0, r5, ror #16
 2e0:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2e4:	04000000 	streq	r0, [r0], #-0
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	15000000 	strne	r0, [r0, #-0]
 2f0:	00000100 	andeq	r0, r0, r0, lsl #2
 2f4:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2f8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 2fc:	00001b15 	andeq	r1, r0, r5, lsl fp
 300:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 304:	0000002c 	andeq	r0, r0, ip, lsr #32
 308:	08100003 	ldmdaeq	r0, {r0, r1}
 30c:	00000000 	andeq	r0, r0, r0
 310:	6a000000 	bvs	318 <.debug_info+0x318>
 314:	11000003 	tstne	r0, r3
 318:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 31c:	38054501 	stmdacc	r5, {r0, r8, sl, lr}
 320:	12000003 	andne	r0, r0, #3, 0
 324:	45010073 	strmi	r0, [r1, #-115]	; 0xffffff8d
 328:	00013505 	andeq	r3, r1, r5, lsl #10
 32c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 330:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 334:	00000000 	andeq	r0, r0, r0
 338:	01007813 	tsteq	r0, r3, lsl r8
 33c:	03170545 	tsteq	r7, #289406976	; 0x11400000
 340:	65140000 	ldrvs	r0, [r4, #-0]
 344:	01007078 	tsteq	r0, r8, ror r0
 348:	002c0545 	eoreq	r0, ip, r5, asr #10
 34c:	15200000 	strne	r0, [r0, #-0]!
 350:	00000100 	andeq	r0, r0, r0, lsl #2
 354:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 358:	1f000000 	svcne	0x00000000
 35c:	00001b15 	andeq	r1, r0, r5, lsl fp
 360:	05450100 	strbeq	r0, [r5, #-256]	; 0xffffff00
 364:	0000002c 	andeq	r0, r0, ip, lsr #32
 368:	08100001 	ldmdaeq	r0, {r0}
 36c:	00000000 	andeq	r0, r0, r0
 370:	ca000000 	bgt	378 <.debug_info+0x378>
 374:	11000003 	tstne	r0, r3
 378:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 37c:	98054601 	stmdals	r5, {r0, r9, sl, lr}
 380:	12000003 	andne	r0, r0, #3, 0
 384:	46010073 			; <UNDEFINED> instruction: 0x46010073
 388:	00013505 	andeq	r3, r1, r5, lsl #10
 38c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 390:	2c054601 	stccs	6, cr4, [r5], {1}
 394:	00000000 	andeq	r0, r0, r0
 398:	01007813 	tsteq	r0, r3, lsl r8
 39c:	03770546 	cmneq	r7, #293601280	; 0x11800000
 3a0:	65140000 	ldrvs	r0, [r4, #-0]
 3a4:	01007078 	tsteq	r0, r8, ror r0
 3a8:	002c0546 	eoreq	r0, ip, r6, asr #10
 3ac:	15800000 	strne	r0, [r0]
 3b0:	00000100 	andeq	r0, r0, r0, lsl #2
 3b4:	2c054601 	stccs	6, cr4, [r5], {1}
 3b8:	1f000000 	svcne	0x00000000
 3bc:	00001b15 	andeq	r1, r0, r5, lsl fp
 3c0:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 3c4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3c8:	08100001 	ldmdaeq	r0, {r0}
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	2b000000 	blcs	3d8 <.debug_info+0x3d8>
 3d4:	11000004 	tstne	r0, r4
 3d8:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 3dc:	f8054701 			; <UNDEFINED> instruction: 0xf8054701
 3e0:	12000003 	andne	r0, r0, #3, 0
 3e4:	47010073 	smlsdxmi	r1, r3, r0, r0
 3e8:	00013505 	andeq	r3, r1, r5, lsl #10
 3ec:	00751200 	rsbseq	r1, r5, r0, lsl #4
 3f0:	2c054701 	stccs	7, cr4, [r5], {1}
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	01007813 	tsteq	r0, r3, lsl r8
 3fc:	03d70547 	bicseq	r0, r7, #297795584	; 0x11c00000
 400:	65180000 	ldrvs	r0, [r8, #-0]
 404:	01007078 	tsteq	r0, r8, ror r0
 408:	002c0547 	eoreq	r0, ip, r7, asr #10
 40c:	02000000 	andeq	r0, r0, #0, 0
 410:	00010015 	andeq	r0, r1, r5, lsl r0
 414:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 418:	0000002c 	andeq	r0, r0, ip, lsr #32
 41c:	001b151f 	andseq	r1, fp, pc, lsl r5
 420:	47010000 	strmi	r0, [r1, -r0]
 424:	00002c05 	andeq	r2, r0, r5, lsl #24
 428:	10000100 	andne	r0, r0, r0, lsl #2
 42c:	00000008 	andeq	r0, r0, r8
 430:	00000000 	andeq	r0, r0, r0
 434:	00000494 	muleq	r0, r4, r4
 438:	00755f11 	rsbseq	r5, r5, r1, lsl pc
 43c:	05480104 	strbeq	r0, [r8, #-260]	; 0xfffffefc
 440:	00000459 	andeq	r0, r0, r9, asr r4
 444:	01007312 	tsteq	r0, r2, lsl r3
 448:	01350548 	teqeq	r5, r8, asr #10
 44c:	75120000 	ldrvc	r0, [r2, #-0]
 450:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
 454:	0000002c 	andeq	r0, r0, ip, lsr #32
 458:	00781600 	rsbseq	r1, r8, r0, lsl #12
 45c:	38054801 	stmdacc	r5, {r0, fp, lr}
 460:	01000004 	tsteq	r0, r4
 464:	78651753 	stmdavc	r5!, {r0, r1, r4, r6, r8, r9, sl, ip}^
 468:	48010070 	stmdami	r1, {r4, r5, r6}
 46c:	00002c05 	andeq	r2, r0, r5, lsl #24
 470:	00002800 	andeq	r2, r0, r0, lsl #16
 474:	00002400 	andeq	r2, r0, r0, lsl #8
 478:	01001500 	tsteq	r0, r0, lsl #10
 47c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 480:	00002c05 	andeq	r2, r0, r5, lsl #24
 484:	1b151900 	blne	546408 <timer_interrupt_init+0x5463ec>
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	002c0548 	eoreq	r0, ip, r8, asr #10
 490:	007f0000 	rsbseq	r0, pc, r0
 494:	00001019 	andeq	r1, r0, r9, lsl r0
 498:	00054300 	andeq	r4, r5, r0, lsl #6
 49c:	50011a00 	andpl	r1, r1, r0, lsl #20
 4a0:	010c0305 	tsteq	ip, r5, lsl #6
 4a4:	00000000 	andeq	r0, r0, r0
 4a8:	0000b41b 	andeq	fp, r0, fp, lsl r4
 4ac:	0004b800 	andeq	fp, r4, r0, lsl #16
 4b0:	002c1c00 	eoreq	r1, ip, r0, lsl #24
 4b4:	00130000 	andseq	r0, r3, r0
 4b8:	0004a809 	andeq	sl, r4, r9, lsl #16
 4bc:	00b81d00 	adcseq	r1, r8, r0, lsl #26
 4c0:	11010000 	mrsne	r0, (UNDEF: 1)
 4c4:	00001c06 	andeq	r1, r0, r6, lsl #24
 4c8:	00004000 	andeq	r4, r0, r0
 4cc:	439c0100 	orrsmi	r0, ip, #0
 4d0:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
 4d4:	000001a5 	andeq	r0, r0, r5, lsr #3
 4d8:	2c241101 	stfcss	f1, [r4], #-4
 4dc:	51000000 	mrspl	r0, (UNDEF: 0)
 4e0:	4d000000 	stcmi	0, cr0, [r0, #-0]
 4e4:	1f000000 	svcne	0x00000000
 4e8:	00000028 	andeq	r0, r0, r8, lsr #32
 4ec:	0000021c 	andeq	r0, r0, ip, lsl r2
 4f0:	00003420 	andeq	r3, r0, r0, lsr #8
 4f4:	00054f00 	andeq	r4, r5, r0, lsl #30
 4f8:	00050c00 	andeq	r0, r5, r0, lsl #24
 4fc:	50011a00 	andpl	r1, r1, r0, lsl #20
 500:	b2180c05 	andslt	r0, r8, #1280	; 0x500
 504:	011a2000 	tsteq	sl, r0
 508:	00310151 	eorseq	r0, r1, r1, asr r1
 50c:	00004020 	andeq	r4, r0, r0, lsr #32
 510:	00054f00 	andeq	r4, r5, r0, lsl #30
 514:	00052900 	andeq	r2, r5, r0, lsl #18
 518:	50011a00 	andpl	r1, r1, r0, lsl #20
 51c:	b4000c05 	strlt	r0, [r0], #-3077	; 0xfffff3fb
 520:	011a2000 	tsteq	sl, r0
 524:	00740251 	rsbseq	r0, r4, r1, asr r2
 528:	004c1900 	subeq	r1, ip, r0, lsl #18
 52c:	054f0000 	strbeq	r0, [pc, #-0]	; 534 <.debug_info+0x534>
 530:	011a0000 	tsteq	sl, r0
 534:	080c0550 	stmdaeq	ip, {r4, r6, r8, sl}
 538:	1a2000b4 	bne	800810 <timer_interrupt_init+0x8007f4>
 53c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
 540:	210000a2 	smlatbcs	r0, r2, r0, r0
 544:	00000227 	andeq	r0, r0, r7, lsr #4
 548:	00000227 	andeq	r0, r0, r7, lsr #4
 54c:	21062802 	tstcs	r6, r2, lsl #16
 550:	00000087 	andeq	r0, r0, r7, lsl #1
 554:	00000087 	andeq	r0, r0, r7, lsl #1
 558:	0006ad02 	andeq	sl, r6, r2, lsl #26

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <timer_interrupt_init+0x2c0090>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <timer_interrupt_init+0xe83824>
  30:	0b390b3b 	bleq	e42d24 <timer_interrupt_init+0xe42d08>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <timer_interrupt_init+0x380c38>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b3a0b0b 	bleq	e82ca4 <timer_interrupt_init+0xe82c88>
  74:	0b390b3b 	bleq	e42d68 <timer_interrupt_init+0xe42d4c>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3b0b3a0e 	blcc	2ce8c0 <timer_interrupt_init+0x2ce8a4>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  8c:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  90:	0c00000b 	stceq	0, cr0, [r0], {11}
  94:	0b3e0104 	bleq	f804ac <timer_interrupt_init+0xf80490>
  98:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  9c:	0b3b0b3a 	bleq	ec2d8c <timer_interrupt_init+0xec2d70>
  a0:	13010b39 	movwne	r0, #6969	; 0x1b39
  a4:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
  a8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  ac:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
  b0:	0e03012e 	adfeqsp	f0, f3, #0.5
  b4:	0b3b0b3a 	bleq	ec2da4 <timer_interrupt_init+0xec2d88>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	00340f00 	eorseq	r0, r4, r0, lsl #30
  cc:	13490e03 	movtne	r0, #40451	; 0x9e03
  d0:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  d4:	0b100000 	bleq	4000dc <timer_interrupt_init+0x4000c0>
  d8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  dc:	00130106 	andseq	r0, r3, r6, lsl #2
  e0:	01171100 	tsteq	r7, r0, lsl #2
  e4:	0b0b0803 	bleq	2c20f8 <timer_interrupt_init+0x2c20dc>
  e8:	0b3b0b3a 	bleq	ec2dd8 <timer_interrupt_init+0xec2dbc>
  ec:	13010b39 	movwne	r0, #6969	; 0x1b39
  f0:	0d120000 	ldceq	0, cr0, [r2, #-0]
  f4:	3a080300 	bcc	200cfc <timer_interrupt_init+0x200ce0>
  f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  fc:	0013490b 	andseq	r4, r3, fp, lsl #18
 100:	00341300 	eorseq	r1, r4, r0, lsl #6
 104:	0b3a0803 	bleq	e82118 <timer_interrupt_init+0xe820fc>
 108:	0b390b3b 	bleq	e42dfc <timer_interrupt_init+0xe42de0>
 10c:	00001349 	andeq	r1, r0, r9, asr #6
 110:	03003414 	movweq	r3, #1044	; 0x414
 114:	3b0b3a08 	blcc	2ce93c <timer_interrupt_init+0x2ce920>
 118:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 11c:	000b1c13 	andeq	r1, fp, r3, lsl ip
 120:	00341500 	eorseq	r1, r4, r0, lsl #10
 124:	0b3a0e03 	bleq	e83938 <timer_interrupt_init+0xe8391c>
 128:	0b390b3b 	bleq	e42e1c <timer_interrupt_init+0xe42e00>
 12c:	0b1c1349 	bleq	704e58 <timer_interrupt_init+0x704e3c>
 130:	34160000 	ldrcc	r0, [r6], #-0
 134:	3a080300 	bcc	200d3c <timer_interrupt_init+0x200d20>
 138:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 13c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 140:	17000018 	smladne	r0, r8, r0, r0
 144:	08030034 	stmdaeq	r3, {r2, r4, r5}
 148:	0b3b0b3a 	bleq	ec2e38 <timer_interrupt_init+0xec2e1c>
 14c:	13490b39 	movtne	r0, #39737	; 0x9b39
 150:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 154:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 158:	08030034 	stmdaeq	r3, {r2, r4, r5}
 15c:	0b3b0b3a 	bleq	ec2e4c <timer_interrupt_init+0xec2e30>
 160:	13490b39 	movtne	r0, #39737	; 0x9b39
 164:	0000051c 	andeq	r0, r0, ip, lsl r5
 168:	01828919 	orreq	r8, r2, r9, lsl r9
 16c:	31011101 	tstcc	r1, r1, lsl #2
 170:	1a000013 	bne	1c4 <.debug_abbrev+0x1c4>
 174:	0001828a 	andeq	r8, r1, sl, lsl #5
 178:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 17c:	1b000018 	blne	1e4 <.debug_abbrev+0x1e4>
 180:	13490101 	movtne	r0, #37121	; 0x9101
 184:	00001301 	andeq	r1, r0, r1, lsl #6
 188:	4900211c 	stmdbmi	r0, {r2, r3, r4, r8, sp}
 18c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 190:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
 194:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 198:	0b3b0b3a 	bleq	ec2e88 <timer_interrupt_init+0xec2e6c>
 19c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1a8:	00130119 	andseq	r0, r3, r9, lsl r1
 1ac:	00051e00 	andeq	r1, r5, r0, lsl #28
 1b0:	0b3a0e03 	bleq	e839c4 <timer_interrupt_init+0xe839a8>
 1b4:	0b390b3b 	bleq	e42ea8 <timer_interrupt_init+0xe42e8c>
 1b8:	17021349 	strne	r1, [r2, -r9, asr #6]
 1bc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1c0:	82891f00 	addhi	r1, r9, #0, 30
 1c4:	01110001 	tsteq	r1, r1
 1c8:	00001331 	andeq	r1, r0, r1, lsr r3
 1cc:	01828920 	orreq	r8, r2, r0, lsr #18
 1d0:	31011101 	tstcc	r1, r1, lsl #2
 1d4:	00130113 	andseq	r0, r3, r3, lsl r1
 1d8:	002e2100 	eoreq	r2, lr, r0, lsl #2
 1dc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1e0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1e4:	0b3b0b3a 	bleq	ec2ed4 <timer_interrupt_init+0xec2eb8>
 1e8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00202017 	eoreq	r2, r0, r7, lsl r0
   4:	00000008 	andeq	r0, r0, r8
   8:	00000008 	andeq	r0, r0, r8
   c:	9f340002 	svcls	0x00340002
  10:	00000008 	andeq	r0, r0, r8
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
  18:	9f3c0002 	svcls	0x003c0002
	...
  24:	00707067 	rsbseq	r7, r0, r7, rrx
  28:	00000008 	andeq	r0, r0, r8
  2c:	00000008 	andeq	r0, r0, r8
  30:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
  34:	00089f24 	andeq	r9, r8, r4, lsr #30
  38:	001c0000 	andseq	r0, ip, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	243ffe08 	ldrtcs	pc, [pc], #-3592	; 48 <.debug_loc+0x48>	; <UNPREDICTABLE>
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  50:	00001c00 	andeq	r1, r0, r0, lsl #24
  54:	00002700 	andeq	r2, r0, r0, lsl #14
  58:	50000100 	andpl	r0, r0, r0, lsl #2
  5c:	00000027 	andeq	r0, r0, r7, lsr #32
  60:	0000005c 	andeq	r0, r0, ip, asr r0
  64:	00540001 	subseq	r0, r4, r1
  68:	00000000 	andeq	r0, r0, r0
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001ab 	andeq	r0, r0, fp, lsr #3
   4:	00f90003 	rscseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <timer_interrupt_init+0xfffffe7c>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	706f2f00 	rsbvc	r2, pc, r0, lsl #30
  54:	6f682f74 	svcvs	0x00682f74
  58:	7262656d 	rsbvc	r6, r2, #457179136	; 0x1b400000
  5c:	432f7765 			; <UNDEFINED> instruction: 0x432f7765
  60:	616c6c65 	cmnvs	ip, r5, ror #24
  64:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  68:	6f6e2d6d 	svcvs	0x006e2d6d
  6c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  70:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  74:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  78:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  7c:	71393130 	teqvc	r9, r0, lsr r1
  80:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  84:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  88:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  8c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  90:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  94:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  98:	61652d65 	cmnvs	r5, r5, ror #26
  9c:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  a0:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  ac:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
  b0:	2d72656d 	cfldr64cs	mvdx6, [r2, #-436]!	; 0xfffffe4c
  b4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  b8:	70757272 	rsbsvc	r7, r5, r2, ror r2
  bc:	00632e74 	rsbeq	r2, r3, r4, ror lr
  c0:	72000001 	andvc	r0, r0, #1, 0
  c4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c8:	00000200 	andeq	r0, r0, r0, lsl #4
  cc:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  d0:	746d7261 	strbtvc	r7, [sp], #-609	; 0xfffffd9f
  d4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  dc:	74730000 	ldrbtvc	r0, [r3], #-0
  e0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  e4:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  e8:	0300682e 	movweq	r6, #2094	; 0x82e
  ec:	70720000 	rsbsvc	r0, r2, r0
  f0:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  f4:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  f8:	73747075 	cmnvc	r4, #117, 0	; 0x75
  fc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 100:	05000000 	streq	r0, [r0, #-0]
 104:	02050027 	andeq	r0, r5, #39, 0	; 0x27
 108:	00000000 	andeq	r0, r0, r0
 10c:	05013e03 	streq	r3, [r1, #-3587]	; 0xfffff1fd
 110:	01014e05 	tsteq	r1, r5, lsl #28
 114:	01010101 	tsteq	r1, r1, lsl #2
 118:	01010101 	tsteq	r1, r1, lsl #2
 11c:	01010101 	tsteq	r1, r1, lsl #2
 120:	01010101 	tsteq	r1, r1, lsl #2
 124:	01011301 	tsteq	r1, r1, lsl #6
 128:	01010101 	tsteq	r1, r1, lsl #2
 12c:	01010101 	tsteq	r1, r1, lsl #2
 130:	01010101 	tsteq	r1, r1, lsl #2
 134:	01010101 	tsteq	r1, r1, lsl #2
 138:	01011301 	tsteq	r1, r1, lsl #6
 13c:	01010101 	tsteq	r1, r1, lsl #2
 140:	01010101 	tsteq	r1, r1, lsl #2
 144:	01010101 	tsteq	r1, r1, lsl #2
 148:	01010101 	tsteq	r1, r1, lsl #2
 14c:	01011301 	tsteq	r1, r1, lsl #6
 150:	01010101 	tsteq	r1, r1, lsl #2
 154:	01010101 	tsteq	r1, r1, lsl #2
 158:	01010101 	tsteq	r1, r1, lsl #2
 15c:	01010101 	tsteq	r1, r1, lsl #2
 160:	01011301 	tsteq	r1, r1, lsl #6
 164:	01010101 	tsteq	r1, r1, lsl #2
 168:	01010101 	tsteq	r1, r1, lsl #2
 16c:	01010101 	tsteq	r1, r1, lsl #2
 170:	01010101 	tsteq	r1, r1, lsl #2
 174:	01011301 	tsteq	r1, r1, lsl #6
 178:	01010101 	tsteq	r1, r1, lsl #2
 17c:	01010101 	tsteq	r1, r1, lsl #2
 180:	01010101 	tsteq	r1, r1, lsl #2
 184:	01010101 	tsteq	r1, r1, lsl #2
 188:	05011301 	streq	r1, [r1, #-769]	; 0xfffffcff
 18c:	05050131 	streq	r0, [r5, #-305]	; 0xfffffecf
 190:	06010513 			; <UNDEFINED> instruction: 0x06010513
 194:	062d054b 	strteq	r0, [sp], -fp, asr #10
 198:	06664603 	strbteq	r4, [r6], -r3, lsl #12
 19c:	06050501 	streq	r0, [r5], -r1, lsl #10
 1a0:	6a6a324b 	bvs	1a8cad4 <timer_interrupt_init+0x1a8cab8>
 1a4:	03060105 	movweq	r0, #24837	; 0x6105
 1a8:	0802661d 	stmdaeq	r2, {r0, r2, r3, r4, r9, sl, sp, lr}
 1ac:	Address 0x00000000000001ac is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	6d726100 	ldfvse	f6, [r2, #-0]
   c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  10:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
  14:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  18:	73006c6f 	movwvc	r6, #3183	; 0xc6f
  1c:	615f7465 	cmpvs	pc, r5, ror #8
  20:	2e006c6c 	cdpcs	12, 0, cr6, cr0, cr12, {3}
  24:	6174732f 	cmnvs	r4, pc, lsr #6
  28:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  2c:	742f6372 	strtvc	r6, [pc], #-882	; 34 <.debug_str+0x34>
  30:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  34:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  38:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  3c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  40:	6d726100 	ldfvse	f6, [r2, #-0]
  44:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  48:	425f7265 	subsmi	r7, pc, #1342177286	; 0x50000006
  4c:	00657361 	rsbeq	r7, r5, r1, ror #6
  50:	61736944 	cmnvs	r3, r4, asr #18
  54:	5f656c62 	svcpl	0x00656c62
  58:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  5c:	7300325f 	movwvc	r3, #607	; 0x25f
  60:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	756f6300 	strbvc	r6, [pc, #-768]!	; fffffd70 <timer_interrupt_init+0xfffffd54>
  6c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  70:	6572705f 	ldrbvs	r7, [r2, #-95]!	; 0xffffffa1
  74:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  78:	72007265 	andvc	r7, r0, #1342177286	; 0x50000006
  7c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  80:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  84:	50007261 	andpl	r7, r0, r1, ror #4
  88:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
  8c:	51494600 	cmppl	r9, r0, lsl #12
  90:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  94:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffecc <timer_interrupt_init+0xfffffeb0>
  98:	6d726100 	ldfvse	f6, [r2, #-0]
  9c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  a0:	4c5f7265 	lfmmi	f7, 2, [pc], {101}	; 0x65
  a4:	0064616f 	rsbeq	r6, r4, pc, ror #2
  a8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ac:	5f726574 	svcpl	0x00726574
  b0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  b4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  b8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  bc:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
  c0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  c4:	5f747075 	svcpl	0x00747075
  c8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  cc:	51524900 	cmppl	r2, r0, lsl #18
  d0:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  d4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  d8:	4500325f 	strmi	r3, [r0, #-607]	; 0xfffffda1
  dc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  e0:	52495f65 	subpl	r5, r9, #404	; 0x194
  e4:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
  e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ec:	6f6c2067 	svcvs	0x006c2067
  f0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	66696873 			; <UNDEFINED> instruction: 0x66696873
 104:	5f5f0074 	svcpl	0x005f0074
 108:	434e5546 	movtmi	r5, #58694	; 0xe546
 10c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 110:	2f005f5f 	svccs	0x00005f5f
 114:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 118:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 11c:	2f73656c 	svccs	0x0073656c
 120:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 124:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 128:	30343273 	eorscc	r3, r4, r3, ror r2
 12c:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffff84 <timer_interrupt_init+0xffffff68>
 130:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 134:	65737500 	ldrbvs	r7, [r3, #-1280]!	; 0xfffffb00
 138:	6232335f 	eorsvs	r3, r2, #2080374785	; 0x7c000001
 13c:	635f7469 	cmpvs	pc, #1761607680	; 0x69000000
 140:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 144:	61007265 	tstvs	r0, r5, ror #4
 148:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 150 <.debug_str+0x150>
 14c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 150:	5152495f 	cmppl	r2, pc, asr r9
 154:	61656c43 	cmnvs	r5, r3, asr #24
 158:	6e450072 	mcrvs	0, 2, r0, cr5, cr2, {3}
 15c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 160:	5152495f 	cmppl	r2, pc, asr r9
 164:	00325f73 	eorseq	r5, r2, r3, ror pc
 168:	5f6d7261 	svcpl	0x006d7261
 16c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 170:	61565f72 	cmpvs	r6, r2, ror pc
 174:	0065756c 	rsbeq	r7, r5, ip, ror #10
 178:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 17c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 180:	61686320 	cmnvs	r8, r0, lsr #6
 184:	69440072 	stmdbvs	r4, {r1, r4, r5, r6}^
 188:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 18c:	61425f65 	cmpvs	r2, r5, ror #30
 190:	5f636973 	svcpl	0x00636973
 194:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 198:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 19c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1a4:	79636e00 	stmdbvc	r3!, {r9, sl, fp, sp, lr}^
 1a8:	73656c63 	cmnvc	r5, #25344	; 0x6300
 1ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b0:	6f6c2067 	svcvs	0x006c2067
 1b4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c4:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 1c8:	745f3233 	ldrbvc	r3, [pc], #-563	; 1d0 <.debug_str+0x1d0>
 1cc:	74757000 	ldrbtvc	r7, [r5], #-0
 1d0:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
 1d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1dc:	7000746e 	andvc	r7, r0, lr, ror #8
 1e0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
 1e4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
 1e8:	6f687300 	svcvs	0x00687300
 1ec:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1f0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1fc:	5f6d7261 	svcpl	0x006d7261
 200:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 204:	65525f72 	ldrbvs	r5, [r2, #-3954]	; 0xfffff08e
 208:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
 20c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 210:	6d72615f 	ldfvse	f6, [r2, #-380]!	; 0xfffffe84
 214:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 218:	635f7265 	cmpvs	pc, #1342177286	; 0x50000006
 21c:	5f6c7274 	svcpl	0x006c7274
 220:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 224:	70007261 	andvc	r7, r0, r1, ror #4
 228:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 22c:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
 230:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 234:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 238:	20312e32 	eorscs	r2, r1, r2, lsr lr
 23c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 240:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 244:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 248:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 24c:	5b202965 	blpl	80a7e8 <timer_interrupt_init+0x80a7cc>
 250:	2f4d5241 	svccs	0x004d5241
 254:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 258:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 25c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 260:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 264:	6f697369 	svcvs	0x00697369
 268:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 26c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 270:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 274:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 278:	316d7261 	cmncc	sp, r1, ror #4
 27c:	6a363731 	bvs	d8df48 <timer_interrupt_init+0xd8df2c>
 280:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 284:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 288:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 28c:	316d7261 	cmncc	sp, r1, ror #4
 290:	6a363731 	bvs	d8df5c <timer_interrupt_init+0xd8df40>
 294:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 298:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 29c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 2a0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 2a4:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 2a8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 2ac:	206d7261 	rsbcs	r7, sp, r1, ror #4
 2b0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 2b4:	613d6863 	teqvs	sp, r3, ror #16
 2b8:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 2bc:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 2c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 2c4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 2c8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 2cc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 2d0:	20393975 	eorscs	r3, r9, r5, ror r9
 2d4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 2d8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 2dc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 2e0:	6100676e 	tstvs	r0, lr, ror #14
 2e4:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 2ec <.debug_str+0x2ec>
 2e8:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 2ec:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
 2f0:	6e755265 	cdpvs	2, 7, cr5, cr5, cr5, {3}
 2f4:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
 2f8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
 2fc:	00726574 	rsbseq	r6, r2, r4, ror r5
 300:	61736944 	cmnvs	r3, r4, asr #18
 304:	5f656c62 	svcpl	0x00656c62
 308:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 30c:	6c00315f 	stfvss	f3, [r0], {95}	; 0x5f
 310:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 314:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 318:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 31c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 320:	616e4500 	cmnvs	lr, r0, lsl #10
 324:	5f656c62 	svcpl	0x00656c62
 328:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 32c:	52495f63 	subpl	r5, r9, #396	; 0x18c
 330:	74007351 	strvc	r7, [r0], #-849	; 0xfffffcaf
 334:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 338:	616e655f 	cmnvs	lr, pc, asr r5
 33c:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 340:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 344:	635f7265 	cmpvs	pc, #1342177286	; 0x50000006
 348:	6b636568 	blvs	18d98f0 <timer_interrupt_init+0x18d98d4>
 34c:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
 350:	73746573 	cmnvc	r4, #482344960	; 0x1cc00000
 354:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 358:	616e655f 	cmnvs	lr, pc, asr r5
 35c:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 360:	6d726100 	ldfvse	f6, [r2, #-0]
 364:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 368:	525f7265 	subspl	r7, pc, #1342177286	; 0x50000006
 36c:	52495741 	subpl	r5, r9, #17039360	; 0x1040000
 370:	72610051 	rsbvc	r0, r1, #81, 0	; 0x51
 374:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 378:	5f72656d 	svcpl	0x0072656d
 37c:	44657250 	strbtmi	r7, [r5], #-592	; 0xfffffdb0
 380:	64697669 	strbtvs	r7, [r9], #-1641	; 0xfffff997
 384:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 388:	705f5152 	subsvc	r5, pc, r2, asr r1	; <UNPREDICTABLE>
 38c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 390:	315f676e 	cmpcc	pc, lr, ror #14
 394:	51524900 	cmppl	r2, r0, lsl #18
 398:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
 39c:	705f6369 	subsvc	r6, pc, r9, ror #6
 3a0:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 3a4:	6100676e 	tstvs	r0, lr, ror #14
 3a8:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 3b0 <.debug_str+0x3b0>
 3ac:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 3b0:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
 3b4:	4964656b 	stmdbmi	r4!, {r0, r1, r3, r5, r6, r8, sl, sp, lr}^
 3b8:	Address 0x00000000000003b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <timer_interrupt_init+0x80a5d4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	200e4201 	andcs	r4, lr, r1, lsl #4
  28:	00040e46 	andeq	r0, r4, r6, asr #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000040 	andeq	r0, r0, r0, asr #32
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd810>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <timer_interrupt_init+0x46414>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000024d 	andeq	r0, r0, sp, asr #4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000120 	andeq	r0, r0, r0, lsr #2
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0000d500 	andeq	sp, r0, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00008400 	andeq	r8, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	84070403 	strhi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	01140601 	tsteq	r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f705 	andeq	pc, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000106 	andeq	r0, r0, r6, lsl #2
  48:	bb050803 	bllt	142014 <delay_sec+0x141fa8>
  4c:	03000000 	movweq	r0, #0
  50:	00300801 	eorseq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005907 	andeq	r5, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000047 	andeq	r0, r0, r7, asr #32
  64:	91070803 	tstls	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000010f 	andeq	r0, r0, pc, lsl #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01010600 	tsteq	r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	6c061e01 	stcvs	14, cr1, [r6], {1}
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001099c 	muleq	r1, ip, r9
  d4:	65730a00 	ldrbvs	r0, [r3, #-2560]!	; 0xfffff600
  d8:	1e010063 	cdpne	0, 0, cr0, cr1, cr3, {3}
  dc:	00002c19 	andeq	r2, r0, r9, lsl ip
  e0:	00000400 	andeq	r0, r0, r0, lsl #8
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00800b00 	addeq	r0, r0, r0, lsl #22
  ec:	01090000 	mrseq	r0, (UNDEF: 9)
  f0:	010c0000 	mrseq	r0, (UNDEF: 12)
  f4:	01f31150 	mvnseq	r1, r0, asr r1
  f8:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
  fc:	321c5001 	andscc	r5, ip, #1, 0
 100:	5001f324 	andpl	pc, r1, r4, lsr #6
 104:	00243322 	eoreq	r3, r4, r2, lsr #6
 108:	003e0900 	eorseq	r0, lr, r0, lsl #18
 10c:	1b010000 	blne	40114 <delay_sec+0x400a8>
 110:	00005406 	andeq	r5, r0, r6, lsl #8
 114:	00001800 	andeq	r1, r0, r0, lsl #16
 118:	529c0100 	addspl	r0, ip, #0
 11c:	0a000001 	beq	128 <.debug_info+0x128>
 120:	0100736d 	tsteq	r0, sp, ror #6
 124:	002c181b 	eoreq	r1, ip, fp, lsl r8
 128:	00290000 	eoreq	r0, r9, r0
 12c:	00250000 	eoreq	r0, r5, r0
 130:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
 134:	52000000 	andpl	r0, r0, #0, 0
 138:	0c000001 	stceq	0, cr0, [r0], {1}
 13c:	f3115001 	vhadd.u16	d5, d1, d1
 140:	24355001 	ldrtcs	r5, [r5], #-1
 144:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
 148:	01f32432 	mvnseq	r2, r2, lsr r4
 14c:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 150:	7b090000 	blvc	240008 <delay_sec+0x23ff9c>
 154:	01000000 	mrseq	r0, (UNDEF: 0)
 158:	00300612 	eorseq	r0, r0, r2, lsl r6
 15c:	00240000 	eoreq	r0, r4, r0
 160:	9c010000 	stcls	0, cr0, [r1], {-0}
 164:	000001c2 	andeq	r0, r0, r2, asr #3
 168:	0073750a 	rsbseq	r7, r3, sl, lsl #10
 16c:	2c181201 	lfmcs	f1, 4, [r8], {1}
 170:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 174:	4a000000 	bmi	8 <.debug_info+0x8>
 178:	0d000000 	stceq	0, cr0, [r0, #-0]
 17c:	01006272 	tsteq	r0, r2, ror r2
 180:	002c0e13 	eoreq	r0, ip, r3, lsl lr
 184:	006e0000 	rsbeq	r0, lr, r0
 188:	006c0000 	rsbeq	r0, ip, r0
 18c:	400e0000 	andmi	r0, lr, r0
 190:	14000000 	strne	r0, [r0], #-0
 194:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 198:	0d000001 	stceq	0, cr0, [r0, #-4]
 19c:	01006172 	tsteq	r0, r2, ror r1
 1a0:	002c1215 	eoreq	r1, ip, r5, lsl r2
 1a4:	00830000 	addeq	r0, r3, r0
 1a8:	00810000 	addeq	r0, r1, r0
 1ac:	440f0000 	strmi	r0, [pc], #-0	; 8 <.debug_info+0x8>
 1b0:	c2000000 	andgt	r0, r0, #0, 0
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00003c0f 	andeq	r3, r0, pc, lsl #24
 1bc:	0001c200 	andeq	ip, r1, r0, lsl #4
 1c0:	6c100000 	ldcvs	0, cr0, [r0], {-0}
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	002c0a09 	eoreq	r0, ip, r9, lsl #20
 1cc:	00140000 	andseq	r0, r4, r0
 1d0:	001c0000 	andseq	r0, ip, r0
 1d4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d8:	0000020a 	andeq	r0, r0, sl, lsl #4
 1dc:	0100750d 	tsteq	r0, sp, lsl #10
 1e0:	002c0e0d 	eoreq	r0, ip, sp, lsl #28
 1e4:	009a0000 	addseq	r0, sl, r0
 1e8:	00960000 	addseq	r0, r6, r0
 1ec:	1c0f0000 	stcne	0, cr0, [pc], {-0}
 1f0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1f4:	0f000002 	svceq	0x00000002
 1f8:	00000020 	andeq	r0, r0, r0, lsr #32
 1fc:	0000020a 	andeq	r0, r0, sl, lsl #4
 200:	0000280f 	andeq	r2, r0, pc, lsl #16
 204:	00023800 	andeq	r3, r2, r0, lsl #16
 208:	a8100000 	ldmdage	r0, {}	; <UNPREDICTABLE>
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	002c0a04 	eoreq	r0, ip, r4, lsl #20
 214:	00000000 	andeq	r0, r0, r0
 218:	00140000 	andseq	r0, r4, r0
 21c:	9c010000 	stcls	0, cr0, [r1], {-0}
 220:	00000238 	andeq	r0, r0, r8, lsr r2
 224:	00000c0b 	andeq	r0, r0, fp, lsl #24
 228:	00024400 	andeq	r4, r2, r0, lsl #8
 22c:	50010c00 	andpl	r0, r1, r0, lsl #24
 230:	30040c05 	andcc	r0, r4, r5, lsl #24
 234:	00002000 	andeq	r2, r0, r0
 238:	00000011 	andeq	r0, r0, r1, lsl r0
 23c:	00000000 	andeq	r0, r0, r0
 240:	069c0200 	ldreq	r0, [ip], r0, lsl #4
 244:	00002a11 	andeq	r2, r0, r1, lsl sl
 248:	00002a00 	andeq	r2, r0, r0, lsl #20
 24c:	0ac20200 	beq	ff080a54 <delay_sec+0xff0809e8>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_sec+0x2c0040>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_sec+0xec2cc4>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_sec+0x2ce838>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <delay_sec+0x200c18>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
  90:	11010182 	smlabbne	r1, r2, r1, r0
  94:	00133101 	andseq	r3, r3, r1, lsl #2
  98:	828a0c00 	addhi	r0, sl, #0, 24
  9c:	18020001 	stmdane	r2, {r0}
  a0:	00184291 	mulseq	r8, r1, r2
  a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
  a8:	0b3a0803 	bleq	e820bc <delay_sec+0xe82050>
  ac:	0b390b3b 	bleq	e42da0 <delay_sec+0xe42d34>
  b0:	17021349 	strne	r1, [r2, -r9, asr #6]
  b4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b8:	010b0e00 	tsteq	fp, r0, lsl #28
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	0182890f 	orreq	r8, r2, pc, lsl #18
  c8:	31011100 	mrscc	r1, (UNDEF: 17)
  cc:	10000013 	andne	r0, r0, r3, lsl r0
  d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d4:	0b3a0e03 	bleq	e838e8 <delay_sec+0xe8387c>
  d8:	0b390b3b 	bleq	e42dcc <delay_sec+0xe42d60>
  dc:	13491927 	movtne	r1, #39207	; 0x9927
  e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  e8:	00130119 	andseq	r0, r3, r9, lsl r1
  ec:	002e1100 	eoreq	r1, lr, r0, lsl #2
  f0:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  f4:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  f8:	0b3b0b3a 	bleq	ec2de8 <delay_sec+0xec2d7c>
  fc:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000006c 	andeq	r0, r0, ip, rrx
   8:	00000078 	andeq	r0, r0, r8, ror r0
   c:	78500001 	ldmdavc	r0, {r0}^
  10:	84000000 	strhi	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00005400 	andeq	r5, r0, r0, lsl #8
  2c:	00006000 	andeq	r6, r0, r0
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000060 	andeq	r0, r0, r0, rrx
  38:	0000006c 	andeq	r0, r0, ip, rrx
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	00300000 	eorseq	r0, r0, r0
  50:	003b0000 	eorseq	r0, fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00003b50 	andeq	r3, r0, r0, asr fp
  5c:	00005400 	andeq	r5, r0, r0, lsl #8
  60:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  6c:	00400000 	subeq	r0, r0, r0
  70:	00540000 	subseq	r0, r4, r0
  74:	00010000 	andeq	r0, r1, r0
  78:	00000054 	andeq	r0, r0, r4, asr r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	44000000 	strmi	r0, [r0], #-0
  84:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00005000 	andeq	r5, r0, r0
	...
  98:	00240000 	eoreq	r0, r4, r0
  9c:	00270000 	eoreq	r0, r7, r0
  a0:	00010000 	andeq	r0, r1, r0
  a4:	00002750 	andeq	r2, r0, r0, asr r7
  a8:	00003000 	andeq	r3, r0, r0
  ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d4 	ldrdeq	r0, [r0], -r4
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <delay_sec+0xfffffe2c>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
  54:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050023 	andeq	r0, r5, #35, 0	; 0x23
  6c:	00000000 	andeq	r0, r0, r0
  70:	2f050515 	svccs	0x00050515
  74:	01060c05 	tsteq	r6, r5, lsl #24
  78:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
  7c:	054d061f 	strbeq	r0, [sp, #-1567]	; 0xfffff9e1
  80:	052f3105 	streq	r3, [pc, #-261]!	; ffffff83 <delay_sec+0xffffff17>
  84:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
  88:	2f4b0605 	svccs	0x004b0605
  8c:	13060105 	movwne	r0, #24837	; 0x6105
  90:	4c061c05 	stcmi	12, cr1, [r6], {5}
  94:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  98:	13054b06 	movwne	r4, #23302	; 0x5b06
  9c:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  a0:	052f0605 	streq	r0, [pc, #-1541]!	; fffffaa3 <delay_sec+0xfffffa37>
  a4:	17051309 	strne	r1, [r5, -r9, lsl #6]
  a8:	09050106 	stmdbeq	r5, {r1, r2, r8}
  ac:	11052f06 	tstne	r5, r6, lsl #30
  b0:	0c050106 	stfeqs	f0, [r5], {6}
  b4:	061c052e 	ldreq	r0, [ip], -lr, lsr #10
  b8:	0501066b 	streq	r0, [r1, #-1643]	; 0xfffff995
  bc:	062f0605 	strteq	r0, [pc], -r5, lsl #12
  c0:	4b01054a 	blmi	415f0 <delay_sec+0x41584>
  c4:	2f061e05 	svccs	0x00061e05
  c8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  cc:	4a062f06 	bmi	18bcec <delay_sec+0x18bc80>
  d0:	024b0105 	subeq	r0, fp, #1073741825	; 0x40000001
  d4:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	65735f79 	ldrbvs	r5, [r3, #-3961]!	; 0xfffff087
  14:	2f2e0063 	svccs	0x002e0063
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  24:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  28:	45470063 	strbmi	r0, [r7, #-99]	; 0xffffff9d
  2c:	00323354 	eorseq	r3, r2, r4, asr r3
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	61686320 	cmnvs	r8, r0, lsr #6
  3c:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
  40:	5f79616c 	svcpl	0x0079616c
  44:	6c00736d 	stcvs	3, cr7, [r0], {109}	; 0x6d
  48:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  4c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  54:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  58:	6f687300 	svcvs	0x00687300
  5c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  70:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  74:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  78:	64006365 	strvs	r6, [r0], #-869	; 0xfffffc9b
  7c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  80:	0073755f 	rsbseq	r7, r3, pc, asr r5
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  9c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  ac:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  b0:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  b4:	725f6365 	subsvc	r6, pc, #-1811939327	; 0x94000001
  b8:	6c007761 	stcvs	7, cr7, [r0], {97}	; 0x61
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  cc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	73552f00 	cmpvc	r5, #0, 30
  d8:	2f737265 	svccs	0x00737265
  dc:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  e0:	6f532f73 	svcvs	0x00532f73
  e4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  e8:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  ec:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  f0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  f4:	73006970 	movwvc	r6, #2416	; 0x970
  f8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	74757000 	ldrbtvc	r7, [r5], #-0
 104:	6f6c006b 	svcvs	0x006c006b
 108:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 10c:	6300746e 	movwvs	r7, #1134	; 0x46e
 110:	00726168 	rsbseq	r6, r2, r8, ror #2
 114:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 118:	63206465 			; <UNDEFINED> instruction: 0x63206465
 11c:	00726168 	rsbseq	r6, r2, r8, ror #2
 120:	20554e47 	subscs	r4, r5, r7, asr #28
 124:	20393943 	eorscs	r3, r9, r3, asr #18
 128:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 12c:	30322031 	eorscc	r2, r2, r1, lsr r0
 130:	30313931 	eorscc	r3, r1, r1, lsr r9
 134:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 138:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 13c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 140:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 144:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 148:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 14c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 150:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 154:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 158:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 15c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 160:	205d3939 	subscs	r3, sp, r9, lsr r9
 164:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 168:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 16c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 170:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 174:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 178:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 17c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 180:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 184:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 188:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 18c:	6f6c666d 	svcvs	0x006c666d
 190:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 194:	733d6962 	teqvc	sp, #1605632	; 0x188000
 198:	2074666f 	rsbscs	r6, r4, pc, ror #12
 19c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1a4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1ac:	7a6b3676 	bvc	1acdb8c <delay_sec+0x1acdb20>
 1b0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1b4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b8:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1bc:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1c0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1c4:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1cc:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1d0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_sec+0x80a584>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463c4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


yield.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000009 	andeq	r0, r0, r9
  10:	0000e00c 	andeq	lr, r0, ip
  14:	0000be00 	andeq	fp, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	02010000 	andeq	r0, r1, #0, 0
  2c:	00000006 	andeq	r0, r0, r6
  30:	00000400 	andeq	r0, r0, r0, lsl #8
  34:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000046 	andeq	r0, r0, r6, asr #32
   4:	002a0003 	eoreq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  2c:	00632e64 	rsbeq	r2, r3, r4, ror #28
  30:	00000001 	andeq	r0, r0, r1
  34:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  38:	00000002 	andeq	r0, r0, r2
  3c:	17051300 	strne	r1, [r5, -r0, lsl #6]
  40:	06010501 	streq	r0, [r1], -r1, lsl #10
  44:	00020201 	andeq	r0, r2, r1, lsl #4
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	74696177 	strbtvc	r6, [r9], #-375	; 0xfffffe89
   8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
   c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  10:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  14:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  18:	31393130 	teqcc	r9, r0, lsr r1
  1c:	20353230 	eorscs	r3, r5, r0, lsr r2
  20:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  24:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  28:	415b2029 	cmpmi	fp, r9, lsr #32
  2c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  30:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  34:	6172622d 	cmnvs	r2, sp, lsr #4
  38:	2068636e 	rsbcs	r6, r8, lr, ror #6
  3c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  40:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  44:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  48:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  4c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  50:	613d7570 	teqvs	sp, r0, ror r5
  54:	31316d72 	teqcc	r1, r2, ror sp
  58:	7a6a3637 	bvc	1a8d93c <rpi_wait+0x1a8d93c>
  5c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  60:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  64:	613d656e 	teqvs	sp, lr, ror #10
  68:	31316d72 	teqcc	r1, r2, ror sp
  6c:	7a6a3637 	bvc	1a8d950 <rpi_wait+0x1a8d950>
  70:	20732d66 	rsbscs	r2, r3, r6, ror #26
  74:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  78:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  7c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  80:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  84:	616d2d20 	cmnvs	sp, r0, lsr #26
  88:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  8c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  90:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  94:	6b36766d 	blvs	d9da50 <rpi_wait+0xd9da50>
  98:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
  9c:	20626467 	rsbcs	r6, r2, r7, ror #8
  a0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  a4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  a8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  ac:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  b0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  b4:	61747365 	cmnvs	r4, r5, ror #6
  b8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  bc:	552f0067 	strpl	r0, [pc, #-103]!	; 5d <.debug_str+0x5d>
  c0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  c4:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  c8:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  cc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  d0:	73632f65 	cmnvc	r3, #404	; 0x194
  d4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  d8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  dc:	00697062 	rsbeq	r7, r9, r2, rrx
  e0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  e4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  e8:	2f637273 	svccs	0x00637273
  ec:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  f0:	00632e64 	rsbeq	r2, r3, r4, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_wait+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_wait+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19, 0
   4:	e3800080 	orr	r0, r0, #128, 0	; 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0, 0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	e3a0d302 	mov	sp, #134217728	; 0x8000000
  18:	e3a0b000 	mov	fp, #0, 0
  1c:	ebfffffe 	bl	0 <_cstart>
  20:	ebfffffe 	bl	0 <rpi_reboot>

00000024 <PUT32>:
  24:	e5801000 	str	r1, [r0]
  28:	e12fff1e 	bx	lr

0000002c <GET32>:
  2c:	e5900000 	ldr	r0, [r0]
  30:	e12fff1e 	bx	lr

00000034 <BRANCHTO>:
  34:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d7f8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7, 0
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7, 0
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31, 0
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1, 0
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31, 0
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1, 0
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0, 0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0, 0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e350001f 	cmp	r0, #31, 0
  ec:	8a000007 	bhi	110 <gpio_read+0x28>
  f0:	e92d4010 	push	{r4, lr}
  f4:	e200401f 	and	r4, r0, #31, 0
  f8:	e59f3018 	ldr	r3, [pc, #24]	; 118 <gpio_read+0x30>
  fc:	e08302a0 	add	r0, r3, r0, lsr #5
 100:	ebfffffe 	bl	0 <GET32>
 104:	e1a00430 	lsr	r0, r0, r4
 108:	e2000001 	and	r0, r0, #1, 0
 10c:	e8bd8010 	pop	{r4, pc}
 110:	e3e00000 	mvn	r0, #0, 0
 114:	e12fff1e 	bx	lr
 118:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a5 	andeq	r0, r0, r5, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000012a 	andeq	r0, r0, sl, lsr #2
  10:	00020f0c 	andeq	r0, r2, ip, lsl #30
  14:	00021600 	andeq	r1, r2, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011c00 	andeq	r1, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	1d070403 	cfstrsne	mvf0, [r7, #-12]
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	4a060103 	bmi	180414 <gpio_read+0x18032c>
  3c:	03000002 	movweq	r0, #2
  40:	02050502 	andeq	r0, r5, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	00003005 	andeq	r3, r0, r5
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	000001de 	ldrdeq	r0, [r0], -lr
  54:	95080103 	strls	r0, [r8, #-259]	; 0xfffffefd
  58:	03000000 	movweq	r0, #0
  5c:	00c40702 	sbceq	r0, r4, r2, lsl #14
  60:	e6050000 	str	r0, [r5], -r0
  64:	03000000 	movweq	r0, #0
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000b207 	andeq	fp, r0, r7, lsl #4
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
  7c:	fb080103 	blx	200416 <gpio_read+0x20032e>
  80:	06000001 	streq	r0, [r0], -r1
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02560700 	subseq	r0, r6, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000001f 	andeq	r0, r0, pc, lsl r0
  9c:	00590701 	subseq	r0, r9, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	00000068 	andeq	r0, r0, r8, rrx
  a8:	00770705 	rsbseq	r0, r7, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	00000086 	andeq	r0, r0, r6, lsl #1
  b4:	01ec0707 	mvneq	r0, r7, lsl #14
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	000000a3 	andeq	r0, r0, r3, lsr #1
  c0:	11050002 	tstne	r5, r2
  c4:	04000001 	streq	r0, [r0], #-1
  c8:	00830315 	addeq	r0, r3, r5, lsl r3
  cc:	0a080000 	beq	200008 <gpio_read+0x1fff20>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0033171d 	eorseq	r1, r3, sp, lsl r7
  d8:	001c0000 	andseq	r0, ip, r0
  dc:	00082020 	andeq	r2, r8, r0, lsr #32
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	0033171e 	eorseq	r1, r3, lr, lsl r7
  e8:	00280000 	eoreq	r0, r8, r0
  ec:	d4082020 	strle	r2, [r8], #-32	; 0xffffffe0
  f0:	01000001 	tsteq	r0, r1
  f4:	0033171f 	eorseq	r1, r3, pc, lsl r7
  f8:	00340000 	eorseq	r0, r4, r0
  fc:	49092020 	stmdbmi	r9, {r5, sp}
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00250555 	eoreq	r0, r5, r5, asr r5
 108:	00e80000 	rsceq	r0, r8, r0
 10c:	00340000 	eorseq	r0, r4, r0
 110:	9c010000 	stcls	0, cr0, [r1], {-0}
 114:	0000016e 	andeq	r0, r0, lr, ror #2
 118:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 11c:	18550100 	ldmdane	r5, {r8}^
 120:	0000002c 	andeq	r0, r0, ip, lsr #32
 124:	00000008 	andeq	r0, r0, r8
 128:	00000000 	andeq	r0, r0, r0
 12c:	0002000b 	andeq	r0, r2, fp
 130:	0e580100 	rdfeqe	f0, f0, f0
 134:	0000002c 	andeq	r0, r0, ip, lsr #32
 138:	00000048 	andeq	r0, r0, r8, asr #32
 13c:	00000042 	andeq	r0, r0, r2, asr #32
 140:	66666f0c 	strbtvs	r6, [r6], -ip, lsl #30
 144:	0e590100 	rdfeqe	f0, f1, f0
 148:	0000002c 	andeq	r0, r0, ip, lsr #32
 14c:	00000088 	andeq	r0, r0, r8, lsl #1
 150:	00000086 	andeq	r0, r0, r6, lsl #1
 154:	0001040d 	andeq	r0, r1, sp, lsl #8
 158:	00039000 	andeq	r9, r3, r0
 15c:	50010e00 	andpl	r0, r1, r0, lsl #28
 160:	5001f30b 	andpl	pc, r1, fp, lsl #6
 164:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
 168:	02818080 	addeq	r8, r1, #128, 0	; 0x80
 16c:	140f0000 	strne	r0, [pc], #-0	; 8 <.debug_info+0x8>
 170:	01000000 	mrseq	r0, (UNDEF: 0)
 174:	00cc064e 	sbceq	r0, ip, lr, asr #12
 178:	001c0000 	andseq	r0, ip, r0
 17c:	9c010000 	stcls	0, cr0, [r1], {-0}
 180:	000001c9 	andeq	r0, r0, r9, asr #3
 184:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 188:	1a4e0100 	bne	1380590 <gpio_read+0x13804a8>
 18c:	0000002c 	andeq	r0, r0, ip, lsr #32
 190:	000000a3 	andeq	r0, r0, r3, lsr #1
 194:	0000009b 	muleq	r0, fp, r0
 198:	0100760a 	tsteq	r0, sl, lsl #12
 19c:	002c284e 	eoreq	r2, ip, lr, asr #16
 1a0:	00e50000 	rsceq	r0, r5, r0
 1a4:	00dd0000 	sbcseq	r0, sp, r0
 1a8:	dc100000 	ldcle	0, cr0, [r0], {-0}
 1ac:	51000000 	mrspl	r0, (UNDEF: 0)
 1b0:	bf000002 	svclt	0x00000002
 1b4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b8:	f3035001 	vhadd.u8	d5, d3, d1
 1bc:	11005001 	tstne	r0, r1
 1c0:	000000e4 	andeq	r0, r0, r4, ror #1
 1c4:	0000020a 	andeq	r0, r0, sl, lsl #4
 1c8:	00d70f00 	sbcseq	r0, r7, r0, lsl #30
 1cc:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 1d0:	0000bc06 	andeq	fp, r0, r6, lsl #24
 1d4:	00001000 	andeq	r1, r0, r0
 1d8:	0a9c0100 	beq	fe7005e0 <gpio_read+0xfe7004f8>
 1dc:	0a000002 	beq	1ec <.debug_info+0x1ec>
 1e0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1e4:	2c1e4901 			; <UNDEFINED> instruction: 0x2c1e4901
 1e8:	23000000 	movwcs	r0, #0
 1ec:	1f000001 	svcne	0x00000001
 1f0:	0d000001 	stceq	0, cr0, [r0, #-4]
 1f4:	000000c8 	andeq	r0, r0, r8, asr #1
 1f8:	000002d9 	ldrdeq	r0, [r0], -r9
 1fc:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
 200:	0e5001f3 	mrceq	1, 2, r0, cr0, cr3, {7}
 204:	30015101 	andcc	r5, r1, r1, lsl #2
 208:	ef0f0000 	svc	0x000f0000
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	00980642 	addseq	r0, r8, r2, asr #12
 214:	00240000 	eoreq	r0, r4, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	00000251 	andeq	r0, r0, r1, asr r2
 220:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 224:	1c420100 	stfnee	f0, [r2], {-0}
 228:	0000002c 	andeq	r0, r0, ip, lsr #32
 22c:	00000148 	andeq	r0, r0, r8, asr #2
 230:	00000144 	andeq	r0, r0, r4, asr #2
 234:	0000b40d 	andeq	fp, r0, sp, lsl #8
 238:	00039c00 	andeq	r9, r3, r0, lsl #24
 23c:	50010e00 	andpl	r0, r1, r0, lsl #28
 240:	00280c05 	eoreq	r0, r8, r5, lsl #24
 244:	010e2020 	tsteq	lr, r0, lsr #32
 248:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 24c:	00245001 	eoreq	r5, r4, r1
 250:	02780f00 	rsbseq	r0, r8, #0, 30
 254:	3b010000 	blcc	4025c <gpio_read+0x40174>
 258:	00007406 	andeq	r7, r0, r6, lsl #8
 25c:	00002400 	andeq	r2, r0, r0, lsl #8
 260:	989c0100 	ldmls	ip, {r8}
 264:	0a000002 	beq	274 <.debug_info+0x274>
 268:	006e6970 	rsbeq	r6, lr, r0, ror r9
 26c:	2c1b3b01 			; <UNDEFINED> instruction: 0x2c1b3b01
 270:	6d000000 	stcvs	0, cr0, [r0, #-0]
 274:	69000001 	stmdbvs	r0, {r0}
 278:	0d000001 	stceq	0, cr0, [r0, #-4]
 27c:	00000090 	muleq	r0, r0, r0
 280:	0000039c 	muleq	r0, ip, r3
 284:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 288:	20001c0c 	andcs	r1, r0, ip, lsl #24
 28c:	51010e20 	tstpl	r1, r0, lsr #28
 290:	01f33105 	mvnseq	r3, r5, lsl #2
 294:	00002450 	andeq	r2, r0, r0, asr r4
 298:	0000fc0f 	andeq	pc, r0, pc, lsl #24
 29c:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 2a0:	00000064 	andeq	r0, r0, r4, rrx
 2a4:	00000010 	andeq	r0, r0, r0, lsl r0
 2a8:	02d99c01 	sbcseq	r9, r9, #256	; 0x100
 2ac:	700a0000 	andvc	r0, sl, r0
 2b0:	01006e69 	tsteq	r0, r9, ror #28
 2b4:	002c1f36 	eoreq	r1, ip, r6, lsr pc
 2b8:	01920000 	orrseq	r0, r2, r0
 2bc:	018e0000 	orreq	r0, lr, r0
 2c0:	700d0000 	andvc	r0, sp, r0
 2c4:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 2c8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 2cc:	f3035001 	vhadd.u8	d5, d3, d1
 2d0:	010e5001 	tsteq	lr, r1
 2d4:	00310151 	eorseq	r0, r1, r1, asr r1
 2d8:	02660f00 	rsbeq	r0, r6, #0, 30
 2dc:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 2e0:	00000006 	andeq	r0, r0, r6
 2e4:	00006400 	andeq	r6, r0, r0, lsl #8
 2e8:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
 2ec:	0a000003 	beq	300 <.debug_info+0x300>
 2f0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 2f4:	2c212801 	stccs	8, cr2, [r1], #-4
 2f8:	b7000000 	strlt	r0, [r0, -r0]
 2fc:	b3000001 	movwlt	r0, #1
 300:	12000001 	andne	r0, r0, #1, 0
 304:	0000010c 	andeq	r0, r0, ip, lsl #2
 308:	c2322801 	eorsgt	r2, r2, #65536	; 0x10000
 30c:	dc000000 	stcle	0, cr0, [r0], {-0}
 310:	d8000001 	stmdale	r0, {r0}
 314:	0c000001 	stceq	0, cr0, [r0], {1}
 318:	0066666f 	rsbeq	r6, r6, pc, ror #12
 31c:	2c0e2d01 	stccs	13, cr2, [lr], {1}
 320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 324:	fd000001 	stc2	0, cr0, [r0, #-4]
 328:	0c000001 	stceq	0, cr0, [r0], {1}
 32c:	2e010067 	cdpcs	0, 0, cr0, cr1, cr7, {3}
 330:	00002c0e 	andeq	r2, r0, lr, lsl #24
 334:	00021400 	andeq	r1, r2, r0, lsl #8
 338:	00021200 	andeq	r1, r2, r0, lsl #4
 33c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
 340:	2c0e3001 	stccs	0, cr3, [lr], {1}
 344:	2f000000 	svccs	0x00000000
 348:	27000002 	strcs	r0, [r0, -r2]
 34c:	10000002 	andne	r0, r0, r2
 350:	00000048 	andeq	r0, r0, r8, asr #32
 354:	00000390 	muleq	r0, r0, r3
 358:	00000363 	andeq	r0, r0, r3, ror #6
 35c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 360:	0d000076 	stceq	0, cr0, [r0, #-472]	; 0xfffffe28
 364:	0000005c 	andeq	r0, r0, ip, asr r0
 368:	0000039c 	muleq	r0, ip, r3
 36c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 370:	00000076 	andeq	r0, r0, r6, ror r0
 374:	00003913 	andeq	r3, r0, r3, lsl r9
 378:	18b10200 	ldmne	r1!, {r9}
 37c:	00000062 	andeq	r0, r0, r2, rrx
 380:	00039003 	andeq	r9, r3, r3
 384:	00781400 	rsbseq	r1, r8, r0, lsl #8
 388:	622bb102 	eorvs	fp, fp, #-2147483648	; 0x80000000
 38c:	00000000 	andeq	r0, r0, r0
 390:	00005315 	andeq	r5, r0, r5, lsl r3
 394:	00005300 	andeq	r5, r0, r0, lsl #6
 398:	0ac20200 	beq	ff080ba0 <gpio_read+0xff080ab8>
 39c:	00004315 	andeq	r4, r0, r5, lsl r3
 3a0:	00004300 	andeq	r4, r0, r0, lsl #6
 3a4:	06ad0200 	strteq	r0, [sp], r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_read+0xf80370>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_read+0xec2c50>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  60:	0b3b0b3a 	bleq	ec2d50 <gpio_read+0xec2c68>
  64:	13490b39 	movtne	r0, #39737	; 0x9b39
  68:	0000061c 	andeq	r0, r0, ip, lsl r6
  6c:	3f012e09 	svccc	0x00012e09
  70:	3a0e0319 	bcc	380cdc <gpio_read+0x380bf4>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  80:	97184006 	ldrls	r4, [r8, -r6]
  84:	13011942 	movwne	r1, #6466	; 0x1942
  88:	050a0000 	streq	r0, [sl, #-0]
  8c:	3a080300 	bcc	200c94 <gpio_read+0x200bac>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  98:	1742b717 	smlaldne	fp, r2, r7, r7
  9c:	340b0000 	strcc	r0, [fp], #-0
  a0:	3a0e0300 	bcc	380ca8 <gpio_read+0x380bc0>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  ac:	1742b717 	smlaldne	fp, r2, r7, r7
  b0:	340c0000 	strcc	r0, [ip], #-0
  b4:	3a080300 	bcc	200cbc <gpio_read+0x200bd4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c0:	1742b717 	smlaldne	fp, r2, r7, r7
  c4:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  c8:	11010182 	smlabbne	r1, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	828a0e00 	addhi	r0, sl, #0, 28
  d4:	18020001 	stmdane	r2, {r0}
  d8:	00184291 	mulseq	r8, r1, r2
  dc:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
  e0:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  e4:	0b3b0b3a 	bleq	ec2dd4 <gpio_read+0xec2cec>
  e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f4:	00130119 	andseq	r0, r3, r9, lsl r1
  f8:	82891000 	addhi	r1, r9, #0, 0
  fc:	01110101 	tsteq	r1, r1, lsl #2
 100:	13011331 	movwne	r1, #4913	; 0x1331
 104:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
 108:	11000182 	smlabbne	r0, r2, r1, r0
 10c:	00133101 	andseq	r3, r3, r1, lsl #2
 110:	00051200 	andeq	r1, r5, r0, lsl #4
 114:	0b3a0e03 	bleq	e83928 <gpio_read+0xe83840>
 118:	0b390b3b 	bleq	e42e0c <gpio_read+0xe42d24>
 11c:	17021349 	strne	r1, [r2, -r9, asr #6]
 120:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 124:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
 128:	0b3a0e03 	bleq	e8393c <gpio_read+0xe83854>
 12c:	0b390b3b 	bleq	e42e20 <gpio_read+0xe42d38>
 130:	13491927 	movtne	r1, #39207	; 0x9927
 134:	13010b20 	movwne	r0, #6944	; 0x1b20
 138:	05140000 	ldreq	r0, [r4, #-0]
 13c:	3a080300 	bcc	200d44 <gpio_read+0x200c5c>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0013490b 	andseq	r4, r3, fp, lsl #18
 148:	002e1500 	eoreq	r1, lr, r0, lsl #10
 14c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 150:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 154:	0b3b0b3a 	bleq	ec2e44 <gpio_read+0xec2d5c>
 158:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e8 	andeq	r0, r0, r8, ror #1
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	00500001 	subseq	r0, r0, r1
  14:	10000001 	andne	r0, r0, r1
  18:	04000001 	streq	r0, [r0], #-1
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0001109f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  24:	00011400 	andeq	r1, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000114 	andeq	r0, r0, r4, lsl r1
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f4 	strdeq	r0, [r0], -r4
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	0070000b 	rsbseq	r0, r0, fp
  54:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  58:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  5c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  60:	00010300 	andeq	r0, r1, r0, lsl #6
  64:	50000100 	andpl	r0, r0, r0, lsl #2
  68:	00000103 	andeq	r0, r0, r3, lsl #2
  6c:	00000110 	andeq	r0, r0, r0, lsl r1
  70:	01f3000c 	mvnseq	r0, ip
  74:	23253550 			; <UNDEFINED> instruction: 0x23253550
  78:	818080b4 	strhhi	r8, [r0, r4]
  7c:	00009f02 	andeq	r9, r0, r2, lsl #30
	...
  88:	000000f8 	strdeq	r0, [r0], -r8
  8c:	00000110 	andeq	r0, r0, r0, lsl r1
  90:	00540001 	subseq	r0, r4, r1
	...
  a0:	cc000000 	stcgt	0, cr0, [r0], {-0}
  a4:	db000000 	blle	ac <.debug_loc+0xac>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00db5000 	sbcseq	r5, fp, r0
  b0:	00e00000 	rsceq	r0, r0, r0
  b4:	00040000 	andeq	r0, r4, r0
  b8:	9f5001f3 	svcls	0x005001f3
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	000000e3 	andeq	r0, r0, r3, ror #1
  c4:	e3500001 	cmp	r0, #1, 0
  c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	5001f300 	andpl	pc, r1, r0, lsl #6
  d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  e4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  e8:	0000db00 	andeq	sp, r0, r0, lsl #22
  ec:	51000100 	mrspl	r0, (UNDEF: 16)
  f0:	000000db 	ldrdeq	r0, [r0], -fp
  f4:	000000e0 	andeq	r0, r0, r0, ror #1
  f8:	01f30004 	mvnseq	r0, r4
  fc:	00e09f51 	rsceq	r9, r0, r1, asr pc
 100:	00e30000 	rsceq	r0, r3, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	0000e351 	andeq	lr, r0, r1, asr r3
 10c:	0000e800 	andeq	lr, r0, r0, lsl #16
 110:	f3000400 	vshl.u8	d0, d0, d0
 114:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 120:	bc000000 	stclt	0, cr0, [r0], {-0}
 124:	c7000000 	strgt	r0, [r0, -r0]
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00c75000 	sbceq	r5, r7, r0
 130:	00cc0000 	sbceq	r0, ip, r0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
	...
 148:	00000098 	muleq	r0, r8, r0
 14c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	b0500001 	subslt	r0, r0, r1
 154:	bc000000 	stclt	0, cr0, [r0], {-0}
 158:	04000000 	streq	r0, [r0], #-0
 15c:	5001f300 	andpl	pc, r1, r0, lsl #6
 160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 16c:	00007400 	andeq	r7, r0, r0, lsl #8
 170:	00008c00 	andeq	r8, r0, r0, lsl #24
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000008c 	andeq	r0, r0, ip, lsl #1
 17c:	00000098 	muleq	r0, r8, r0
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	00640000 	rsbeq	r0, r4, r0
 194:	006f0000 	rsbeq	r0, pc, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00006f50 	andeq	r6, r0, r0, asr pc
 1a0:	00007400 	andeq	r7, r0, r0, lsl #8
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	009f5001 	addseq	r5, pc, r1
	...
 1b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00385000 	eorseq	r5, r8, r0
 1c4:	00640000 	rsbeq	r0, r4, r0
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	9f5001f3 	svcls	0x005001f3
	...
 1e0:	00000047 	andeq	r0, r0, r7, asr #32
 1e4:	47510001 	ldrbmi	r0, [r1, -r1]
 1e8:	64000000 	strvs	r0, [r0], #-0
 1ec:	04000000 	streq	r0, [r0], #-0
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	34000000 	strcc	r0, [r0], #-0
 200:	64000000 	strvs	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 214:	00000040 	andeq	r0, r0, r0, asr #32
 218:	00000064 	andeq	r0, r0, r4, rrx
 21c:	00560001 	subseq	r0, r6, r1
	...
 228:	01010000 	mrseq	r0, (UNDEF: 1)
 22c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 230:	50000000 	andpl	r0, r0, r0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00505000 	subseq	r5, r0, r0
 23c:	00500000 	subseq	r0, r0, r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00005051 	andeq	r5, r0, r1, asr r0
 248:	00005400 	andeq	r5, r0, r0, lsl #8
 24c:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 250:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 254:	9f210071 	svcls	0x00210071
 258:	00000054 	andeq	r0, r0, r4, asr r0
 25c:	0000005b 	andeq	r0, r0, fp, asr r0
 260:	00510001 	subseq	r0, r1, r1
 264:	00000000 	andeq	r0, r0, r0
 268:	Address 0x0000000000000268 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
   4:	00be0003 	adcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <gpio_read+0xffffff03>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	70670000 	rsbvc	r0, r7, r0
  9c:	632e6f69 			; <UNDEFINED> instruction: 0x632e6f69
  a0:	00000000 	andeq	r0, r0, r0
  a4:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  a8:	00010068 	andeq	r0, r1, r8, rrx
  ac:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b0:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  b4:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  b8:	00020068 	andeq	r0, r2, r8, rrx
  bc:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  c0:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  c4:	00000001 	andeq	r0, r0, r1
  c8:	05003805 	streq	r3, [r0, #-2053]	; 0xfffff7fb
  cc:	00000002 	andeq	r0, r0, r2
  d0:	01270300 			; <UNDEFINED> instruction: 0x01270300
  d4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  d8:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  dc:	05054938 	streq	r4, [r5, #-2360]	; 0xfffff6c8
  e0:	07054d06 	streq	r4, [r5, -r6, lsl #26]
  e4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  e8:	18054c06 	stmdane	r5, {r1, r2, sl, fp, lr}
  ec:	0e050106 	adfeqs	f0, f5, f6
  f0:	060505ba 			; <UNDEFINED> instruction: 0x060505ba
  f4:	061c052f 	ldreq	r0, [ip], -pc, lsr #10
  f8:	0e052e01 	cdpeq	14, 0, cr2, cr5, cr1, {0}
  fc:	0605052e 	streq	r0, [r5], -lr, lsr #10
 100:	06120530 			; <UNDEFINED> instruction: 0x06120530
 104:	06050501 	streq	r0, [r5], -r1, lsl #10
 108:	0607054b 	streq	r0, [r7], -fp, asr #10
 10c:	06050501 	streq	r0, [r5], -r1, lsl #10
 110:	2e06134b 	cdpcs	3, 0, cr1, cr6, cr11, {2}
 114:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
 118:	064c0624 	strbeq	r0, [ip], -r4, lsr #12
 11c:	06050501 	streq	r0, [r5], -r1, lsl #10
 120:	0601052f 	streq	r0, [r1], -pc, lsr #10
 124:	0620054b 	strteq	r0, [r0], -fp, asr #10
 128:	13050531 	movwne	r0, #21809	; 0x5531
 12c:	01060705 	tsteq	r6, r5, lsl #14
 130:	05492005 	strbeq	r2, [r9, #-5]
 134:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 138:	2f010566 	svccs	0x00010566
 13c:	4d062105 	stfmis	f2, [r6, #-20]	; 0xffffffec
 140:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 144:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 148:	05054921 	streq	r4, [r5, #-2337]	; 0xfffff6df
 14c:	66063106 	strvs	r3, [r6], -r6, lsl #2
 150:	052f0105 	streq	r0, [pc, #-261]!	; 53 <.debug_line+0x53>
 154:	064d0623 	strbeq	r0, [sp], -r3, lsr #12
 158:	06050501 	streq	r0, [r5], -r1, lsl #10
 15c:	0601052f 	streq	r0, [r1], -pc, lsr #10
 160:	062b054b 	strteq	r0, [fp], -fp, asr #10
 164:	05010631 	streq	r0, [r1, #-1585]	; 0xfffff9cf
 168:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb6b <gpio_read+0xfffffa83>
 16c:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 170:	064b0609 	strbeq	r0, [fp], -r9, lsl #12
 174:	0530062e 	ldreq	r0, [r0, #-1582]!	; 0xfffff9d2
 178:	052f0601 	streq	r0, [pc, #-1537]!	; fffffb7f <gpio_read+0xfffffa97>
 17c:	0530061d 	ldreq	r0, [r0, #-1565]!	; 0xfffff9e3
 180:	07051305 	streq	r1, [r5, -r5, lsl #6]
 184:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
 188:	06050549 	streq	r0, [r5], -r9, asr #10
 18c:	0e051331 	mcreq	3, 0, r1, cr5, cr1, {1}
 190:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 194:	17052f06 	strne	r2, [r5, -r6, lsl #30]
 198:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 19c:	02042e23 	andeq	r2, r4, #560	; 0x230
 1a0:	03063005 	movweq	r3, #24581	; 0x6005
 1a4:	042e00d7 	strteq	r0, [lr], #-215	; 0xffffff29
 1a8:	060c0501 	streq	r0, [ip], -r1, lsl #10
 1ac:	017fa903 	cmneq	pc, r3, lsl #18
 1b0:	052f0105 	streq	r0, [pc, #-261]!	; b3 <.debug_line+0xb3>
 1b4:	01052a10 	tsteq	r5, r0, lsl sl
 1b8:	00040232 	andeq	r0, r4, r2, lsr r2
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  34:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  38:	56454400 	strbpl	r4, [r5], -r0, lsl #8
  3c:	4c41565f 	mcrrmi	6, 5, r5, r1, cr15
  40:	50003233 	andpl	r3, r0, r3, lsr r2
  44:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
  48:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  4c:	65725f6f 	ldrbvs	r5, [r2, #-3951]!	; 0xfffff091
  50:	47006461 	strmi	r6, [r0, -r1, ror #8]
  54:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  58:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  5c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  60:	415f434e 	cmpmi	pc, lr, asr #6
  64:	0030544c 	eorseq	r5, r0, ip, asr #8
  68:	4f495047 	svcmi	0x00495047
  6c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  70:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  74:	47003154 	smlsdmi	r0, r4, r1, r3
  78:	5f4f4950 	svcpl	0x004f4950
  7c:	434e5546 	movtmi	r5, #58694	; 0xe546
  80:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  84:	50470032 	subpl	r0, r7, r2, lsr r0
  88:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  8c:	5f434e55 	svcpl	0x00434e55
  90:	33544c41 	cmpcc	r4, #16640	; 0x4100
  94:	736e7500 	cmnvc	lr, #0, 10
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  9c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  a0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  a4:	5f4f4950 	svcpl	0x004f4950
  a8:	434e5546 	movtmi	r5, #58694	; 0xe546
  ac:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  b0:	6f6c0035 	svcvs	0x006c0035
  b4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c8:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  d8:	5f6f6970 	svcpl	0x006f6970
  dc:	5f746573 	svcpl	0x00746573
  e0:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
  e4:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  e8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
  ec:	6700745f 	smlsdvs	r0, pc, r4, r7	; <UNPREDICTABLE>
  f0:	5f6f6970 	svcpl	0x006f6970
  f4:	5f746573 	svcpl	0x00746573
  f8:	0066666f 	rsbeq	r6, r6, pc, ror #12
  fc:	6f697067 	svcvs	0x00697067
 100:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 104:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 108:	00747570 	rsbseq	r7, r4, r0, ror r5
 10c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 110:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 114:	75665f6f 	strbvc	r5, [r6, #-3951]!	; 0xfffff091
 118:	745f636e 	ldrbvc	r6, [pc], #-878	; 120 <.debug_str+0x120>
 11c:	736e7500 	cmnvc	lr, #0, 10
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 124:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 128:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
 12c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 130:	30312039 	eorscc	r2, r1, r9, lsr r0
 134:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 138:	32303220 	eorscc	r3, r0, #32, 4
 13c:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 140:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 144:	61656c65 	cmnvs	r5, r5, ror #24
 148:	20296573 	eorcs	r6, r9, r3, ror r5
 14c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 150:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 154:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 158:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 15c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 160:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 164:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6f6c666d 	svcvs	0x006c666d
 178:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 17c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 180:	2074666f 	rsbscs	r6, r4, pc, ror #12
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 18c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 190:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 194:	7a6b3676 	bvc	1acdb74 <gpio_read+0x1acda8c>
 198:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 19c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1c0:	6f6c2067 	svcvs	0x006c2067
 1c4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d4:	6f697067 	svcvs	0x00697067
 1d8:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 1dc:	6f6c0030 	svcvs	0x006c0030
 1e0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ec:	4f495047 	svcmi	0x00495047
 1f0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 1f4:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 1f8:	63003454 	movwvs	r3, #1108	; 0x454
 1fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 200:	6b6e6162 	blvs	1b98790 <gpio_read+0x1b986a8>
 204:	6f687300 	svcvs	0x00687300
 208:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 20c:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 210:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 214:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
 218:	2f656d6f 	svccs	0x00656d6f
 21c:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
 220:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
 224:	7373616c 	cmnvc	r3, #27
 228:	3173632f 	cmncc	r3, pc, lsr #6
 22c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 230:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 234:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 238:	2f697062 	svccs	0x00697062
 23c:	66617473 			; <UNDEFINED> instruction: 0x66617473
 240:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 244:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 248:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 24c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 250:	61686320 	cmnvs	r8, r0, lsr #6
 254:	50470072 	subpl	r0, r7, r2, ror r0
 258:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 25c:	5f434e55 	svcpl	0x00434e55
 260:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xfffff1b7
 264:	70670054 	rsbvc	r0, r7, r4, asr r0
 268:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 26c:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 270:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
 274:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 278:	6f697067 	svcvs	0x00697067
 27c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 280:	006e6f5f 	rsbeq	r6, lr, pc, asr pc

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_read+0xfffffde8>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000034 	andeq	r0, r0, r4, lsr r0
  b4:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  b8:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  bc:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x46348>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005cd 	andeq	r0, r0, sp, asr #11
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000128 	andeq	r0, r0, r8, lsr #2
  10:	0000420c 	andeq	r4, r0, ip, lsl #4
  14:	00024300 	andeq	r4, r2, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	1b070403 	blne	1c1014 <uart_disable+0x1c0e48>
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	8e060103 	adfhis	f0, f6, f3
  3c:	03000002 	movweq	r0, #2
  40:	02140502 	andseq	r0, r4, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	00003905 	andeq	r3, r0, r5, lsl #18
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	000001f2 	strdeq	r0, [r0], -r2
  54:	b8080103 	stmdalt	r8, {r0, r1, r8}
  58:	03000000 	movweq	r0, #0
  5c:	00e70702 	rsceq	r0, r7, r2, lsl #14
  60:	3a050000 	bcc	140008 <uart_disable+0x13fe3c>
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000d507 	andeq	sp, r0, r7, lsl #10
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
  7c:	0f080103 	svceq	0x00080103
  80:	06000002 	streq	r0, [r0], -r2
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02a40700 	adceq	r0, r4, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	00000028 	andeq	r0, r0, r8, lsr #32
  9c:	007c0701 	rsbseq	r0, ip, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000008b 	andeq	r0, r0, fp, lsl #1
  a8:	009a0705 	addseq	r0, sl, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	000000a9 	andeq	r0, r0, r9, lsr #1
  b4:	02000707 	andeq	r0, r0, #1835008	; 0x1c0000
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	000000c6 	andeq	r0, r0, r6, asr #1
  c0:	2e080002 	cdpcs	0, 0, cr0, cr8, cr2, {0}
  c4:	2c000002 	stccs	0, cr0, [r0], {2}
  c8:	5e080602 	cfmadd32pl	mvax0, mvfx0, mvfx8, mvfx2
  cc:	09000001 	stmdbeq	r0, {r0}
  d0:	02006f69 	andeq	r6, r0, #420	; 0x1a4
  d4:	00330909 	eorseq	r0, r3, r9, lsl #18
  d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  dc:	00726569 	rsbseq	r6, r2, r9, ror #10
  e0:	33090a02 	movwcc	r0, #39426	; 0x9a02
  e4:	04000000 	streq	r0, [r0], #-0
  e8:	72696909 	rsbvc	r6, r9, #147456	; 0x24000
  ec:	09110200 	ldmdbeq	r1, {r9}
  f0:	00000033 	andeq	r0, r0, r3, lsr r0
  f4:	636c0908 	cmnvs	ip, #8, 18	; 0x20000
  f8:	13020072 	movwne	r0, #8306	; 0x2072
  fc:	00003309 	andeq	r3, r0, r9, lsl #6
 100:	6d090c00 	stcvs	12, cr0, [r9, #-0]
 104:	02007263 	andeq	r7, r0, #805306374	; 0x30000006
 108:	00330914 	eorseq	r0, r3, r4, lsl r9
 10c:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
 110:	0072736c 	rsbseq	r7, r2, ip, ror #6
 114:	33091502 	movwcc	r1, #38146	; 0x9502
 118:	14000000 	strne	r0, [r0], #-0
 11c:	72736d09 	rsbsvc	r6, r3, #576	; 0x240
 120:	09160200 	ldmdbeq	r6, {r9}
 124:	00000033 	andeq	r0, r0, r3, lsr r0
 128:	02260a18 	eoreq	r0, r6, #24, 20	; 0x18000
 12c:	17020000 	strne	r0, [r2, -r0]
 130:	00003309 	andeq	r3, r0, r9, lsl #6
 134:	d20a1c00 	andle	r1, sl, #0, 24
 138:	02000001 	andeq	r0, r0, #1, 0
 13c:	0033091b 	eorseq	r0, r3, fp, lsl r9
 140:	0a200000 	beq	800148 <uart_disable+0x7fff7c>
 144:	00000009 	andeq	r0, r0, r9
 148:	33091d02 	movwcc	r1, #40194	; 0x9d02
 14c:	24000000 	strcs	r0, [r0], #-0
 150:	0001000a 	andeq	r0, r1, sl
 154:	091e0200 	ldmdbeq	lr, {r9}
 158:	00000033 	andeq	r0, r0, r3, lsr r0
 15c:	050b0028 	streq	r0, [fp, #-40]	; 0xffffffd8
 160:	01000001 	tsteq	r0, r1
 164:	01740908 	cmneq	r4, r8, lsl #18
 168:	50040000 	andpl	r0, r4, r0
 16c:	040c2021 	streq	r2, [ip], #-33	; 0xffffffdf
 170:	00000033 	andeq	r0, r0, r3, lsr r0
 174:	00016e0d 	andeq	r6, r1, sp, lsl #28
 178:	00570b00 	subseq	r0, r7, r0, lsl #22
 17c:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
 180:	00018f23 	andeq	r8, r1, r3, lsr #30
 184:	21504000 	cmpcs	r0, r0
 188:	c2040c20 	andgt	r0, r4, #32, 24	; 0x2000
 18c:	0d000000 	stceq	0, cr0, [r0, #-0]
 190:	00000189 	andeq	r0, r0, r9, lsl #3
 194:	0002770e 	andeq	r7, r2, lr, lsl #14
 198:	06cc0100 	strbeq	r0, [ip], r0, lsl #2
 19c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 1a0:	00000014 	andeq	r0, r0, r4, lsl r0
 1a4:	01b49c01 			; <UNDEFINED> instruction: 0x01b49c01
 1a8:	c00f0000 	andgt	r0, pc, r0
 1ac:	b4000001 	strlt	r0, [r0], #-1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00006110 	andeq	r6, r0, r0, lsl r1
 1b8:	05b60100 	ldreq	r0, [r6, #256]!	; 0x100
 1bc:	00000025 	andeq	r0, r0, r5, lsr #32
 1c0:	00000198 	muleq	r0, r8, r1
 1c4:	00000020 	andeq	r0, r0, r0, lsr #32
 1c8:	01eb9c01 	mvneq	r9, r1, lsl #24
 1cc:	a00f0000 	andge	r0, pc, r0
 1d0:	a0000001 	andge	r0, r0, r1
 1d4:	11000005 	tstne	r0, r5
 1d8:	000001a8 	andeq	r0, r0, r8, lsr #3
 1dc:	000005ac 	andeq	r0, r0, ip, lsr #11
 1e0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1e4:	2150640c 	cmpcs	r0, ip, lsl #8
 1e8:	10000020 	andne	r0, r0, r0, lsr #32
 1ec:	000001e4 	andeq	r0, r0, r4, ror #3
 1f0:	2505b301 	strcs	fp, [r5, #-769]	; 0xfffffcff
 1f4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 1f8:	10000001 	andne	r0, r0, r1
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	0002189c 	muleq	r2, ip, r8
 204:	01900f00 	orrseq	r0, r0, r0, lsl #30
 208:	05a00000 	streq	r0, [r0, #0]!
 20c:	940f0000 	strls	r0, [pc], #-0	; 8 <.debug_info+0x8>
 210:	09000001 	stmdbeq	r0, {r0}
 214:	00000003 	andeq	r0, r0, r3
 218:	00029a0e 	andeq	r9, r2, lr, lsl #20
 21c:	06ab0100 	strteq	r0, [fp], r0, lsl #2
 220:	00000158 	andeq	r0, r0, r8, asr r1
 224:	00000030 	andeq	r0, r0, r0, lsr r0
 228:	027c9c01 	rsbseq	r9, ip, #256	; 0x100
 22c:	63130000 	tstvs	r3, #0, 0
 230:	19ab0100 	stmibne	fp!, {r8}
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000004 	andeq	r0, r0, r4
 23c:	00000000 	andeq	r0, r0, r0
 240:	0001640f 	andeq	r6, r1, pc, lsl #8
 244:	0005a000 	andeq	sl, r5, r0
 248:	01680f00 	cmneq	r8, r0, lsl #30
 24c:	02db0000 	sbcseq	r0, fp, #0, 0
 250:	7c140000 	ldcvc	0, cr0, [r4], {-0}
 254:	b8000001 	stmdalt	r0, {r0}
 258:	72000005 	andvc	r0, r0, #5, 0
 25c:	12000002 	andne	r0, r0, #2, 0
 260:	0c055001 	stceq	0, cr5, [r5], {1}
 264:	20215040 	eorcs	r5, r1, r0, asr #32
 268:	05510112 	ldrbeq	r0, [r1, #-274]	; 0xfffffeee
 26c:	ff080074 			; <UNDEFINED> instruction: 0xff080074
 270:	800f001a 	andhi	r0, pc, sl, lsl r0	; <UNPREDICTABLE>
 274:	a0000001 	andge	r0, r0, r1
 278:	00000005 	andeq	r0, r0, r5
 27c:	00011110 	andeq	r1, r1, r0, lsl r1
 280:	05a30100 	streq	r0, [r3, #256]!	; 0x100
 284:	00000025 	andeq	r0, r0, r5, lsr #32
 288:	00000128 	andeq	r0, r0, r8, lsr #2
 28c:	00000030 	andeq	r0, r0, r0, lsr r0
 290:	02db9c01 	sbcseq	r9, fp, #256	; 0x100
 294:	63150000 	tstvs	r5, #0, 0
 298:	09a70100 	stmibeq	r7!, {r8}
 29c:	00000025 	andeq	r0, r0, r5, lsr #32
 2a0:	00000024 	andeq	r0, r0, r4, lsr #32
 2a4:	00000022 	andeq	r0, r0, r2, lsr #32
 2a8:	0001300f 	andeq	r3, r1, pc
 2ac:	0005a000 	andeq	sl, r5, r0
 2b0:	01340f00 	teqeq	r4, r0, lsl #30
 2b4:	03090000 	movweq	r0, #36864	; 0x9000
 2b8:	44140000 	ldrmi	r0, [r4], #-0
 2bc:	ac000001 	stcge	0, cr0, [r0], {1}
 2c0:	d1000005 	tstle	r0, r5
 2c4:	12000002 	andne	r0, r0, #2, 0
 2c8:	0c055001 	stceq	0, cr5, [r5], {1}
 2cc:	20215040 	eorcs	r5, r1, r0, asr #32
 2d0:	014c0f00 	cmpeq	ip, r0, lsl #30
 2d4:	05a00000 	streq	r0, [r0, #0]!
 2d8:	10000000 	andne	r0, r0, r0
 2dc:	00000049 	andeq	r0, r0, r9, asr #32
 2e0:	25059401 	strcs	r9, [r5, #-1025]	; 0xfffffbff
 2e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 2e8:	20000001 	andcs	r0, r0, r1
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
 2f0:	0003099c 	muleq	r3, ip, r9
 2f4:	01141100 	tsteq	r4, r0, lsl #2
 2f8:	05ac0000 	streq	r0, [ip, #0]!
 2fc:	01120000 	tsteq	r2, r0
 300:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 304:	00202150 	eoreq	r2, r0, r0, asr r1
 308:	000e1000 	andeq	r1, lr, r0
 30c:	8b010000 	blhi	40314 <uart_disable+0x40148>
 310:	00002505 	andeq	r2, r0, r5, lsl #10
 314:	0000f000 	andeq	pc, r0, r0
 318:	00001800 	andeq	r1, r0, r0, lsl #16
 31c:	379c0100 	ldrcc	r0, [ip, r0, lsl #2]
 320:	11000003 	tstne	r0, r3
 324:	000000fc 	strdeq	r0, [r0], -ip
 328:	000005ac 	andeq	r0, r0, ip, lsr #11
 32c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 330:	2150640c 	cmpcs	r0, ip, lsl #8
 334:	0e000020 	cdpeq	0, 0, cr0, cr0, cr0, {1}
 338:	00000072 	andeq	r0, r0, r2, ror r0
 33c:	40064501 	andmi	r4, r6, r1, lsl #10
 340:	b0000000 	andlt	r0, r0, r0
 344:	01000000 	mrseq	r0, (UNDEF: 0)
 348:	0004849c 	muleq	r4, ip, r4
 34c:	00001600 	andeq	r1, r0, r0, lsl #12
 350:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 354:	0000620e 	andeq	r6, r0, lr, lsl #4
 358:	14010e00 	strne	r0, [r1], #-3584	; 0xfffff200
 35c:	00000050 	andeq	r0, r0, r0, asr r0
 360:	000005c4 	andeq	r0, r0, r4, asr #11
 364:	00000373 	andeq	r0, r0, r3, ror r3
 368:	01500112 	cmpeq	r0, r2, lsl r1
 36c:	5101123e 	tstpl	r1, lr, lsr r2
 370:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
 374:	0000005c 	andeq	r0, r0, ip, asr r0
 378:	000005c4 	andeq	r0, r0, r4, asr #11
 37c:	0000038b 	andeq	r0, r0, fp, lsl #7
 380:	01500112 	cmpeq	r0, r2, lsl r1
 384:	5101123f 	tstpl	r1, pc, lsr r2
 388:	0f003201 	svceq	0x00003201
 38c:	00000060 	andeq	r0, r0, r0, rrx
 390:	000005a0 	andeq	r0, r0, r0, lsr #11
 394:	00006c14 	andeq	r6, r0, r4, lsl ip
 398:	00053d00 	andeq	r3, r5, r0, lsl #26
 39c:	0003b000 	andeq	fp, r3, r0
 3a0:	50011200 	andpl	r1, r1, r0, lsl #4
 3a4:	50040c05 	andpl	r0, r4, r5, lsl #24
 3a8:	01122021 	tsteq	r2, r1, lsr #32
 3ac:	00310151 	eorseq	r0, r1, r1, asr r1
 3b0:	0000700f 	andeq	r7, r0, pc
 3b4:	0005a000 	andeq	sl, r5, r0
 3b8:	00801400 	addeq	r1, r0, r0, lsl #8
 3bc:	05b80000 	ldreq	r0, [r8, #0]!
 3c0:	03d20000 	bicseq	r0, r2, #0, 0
 3c4:	01120000 	tsteq	r2, r0
 3c8:	00740250 	rsbseq	r0, r4, r0, asr r2
 3cc:	01510112 	cmpeq	r1, r2, lsl r1
 3d0:	8c140030 	ldchi	0, cr0, [r4], {48}	; 0x30
 3d4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3d8:	ee000005 	cdp	0, 0, cr0, cr0, cr5, {0}
 3dc:	12000003 	andne	r0, r0, #3, 0
 3e0:	0c055001 	stceq	0, cr5, [r5], {1}
 3e4:	20215044 	eorcs	r5, r1, r4, asr #32
 3e8:	01510112 	cmpeq	r1, r2, lsl r1
 3ec:	98140030 	ldmdals	r4, {r4, r5}
 3f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3f4:	0a000005 	beq	410 <.debug_info+0x410>
 3f8:	12000004 	andne	r0, r0, #4, 0
 3fc:	0c055001 	stceq	0, cr5, [r5], {1}
 400:	2021504c 	eorcs	r5, r1, ip, asr #32
 404:	01510112 	cmpeq	r1, r2, lsl r1
 408:	a4140033 	ldrge	r0, [r4], #-51	; 0xffffffcd
 40c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 410:	26000005 	strcs	r0, [r0], -r5
 414:	12000004 	andne	r0, r0, #4, 0
 418:	0c055001 	stceq	0, cr5, [r5], {1}
 41c:	20215050 	eorcs	r5, r1, r0, asr r0
 420:	01510112 	cmpeq	r1, r2, lsl r1
 424:	b0140030 	andslt	r0, r4, r0, lsr r0
 428:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 42c:	43000005 	movwmi	r0, #5
 430:	12000004 	andne	r0, r0, #4, 0
 434:	0c055001 	stceq	0, cr5, [r5], {1}
 438:	20215048 	eorcs	r5, r1, r8, asr #32
 43c:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
 440:	1400c708 	strne	ip, [r0], #-1800	; 0xfffff8f8
 444:	000000bc 	strheq	r0, [r0], -ip
 448:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 44c:	00000461 	andeq	r0, r0, r1, ror #8
 450:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 454:	2150680c 	cmpcs	r0, ip, lsl #16
 458:	51011220 	tstpl	r1, r0, lsr #4
 45c:	010e0a03 	tsteq	lr, r3, lsl #20
 460:	00c81400 	sbceq	r1, r8, r0, lsl #8
 464:	05b80000 	ldreq	r0, [r8, #0]!
 468:	047a0000 	ldrbteq	r0, [sl], #-0
 46c:	01120000 	tsteq	r2, r0
 470:	00740250 	rsbseq	r0, r4, r0, asr r2
 474:	01510112 	cmpeq	r1, r2, lsl r1
 478:	cc0f0033 	stcgt	0, cr0, [pc], {51}	; 0x33
 47c:	a0000000 	andge	r0, r0, r0
 480:	00000005 	andeq	r0, r0, r5
 484:	0001d70e 	andeq	sp, r1, lr, lsl #14
 488:	06350100 	ldrteq	r0, [r5], -r0, lsl #2
 48c:	000001cc 	andeq	r0, r0, ip, asr #3
 490:	00000024 	andeq	r0, r0, r4, lsr #32
 494:	04d39c01 	ldrbeq	r9, [r3], #3073	; 0xc01
 498:	d40f0000 	strle	r0, [pc], #-0	; 8 <.debug_info+0x8>
 49c:	94000001 	strls	r0, [r0], #-1
 4a0:	0f000001 	svceq	0x00000001
 4a4:	000001d8 	ldrdeq	r0, [r0], -r8
 4a8:	000005a0 	andeq	r0, r0, r0, lsr #11
 4ac:	0001e414 	andeq	lr, r1, r4, lsl r4
 4b0:	0004d300 	andeq	sp, r4, r0, lsl #6
 4b4:	0004c900 	andeq	ip, r4, r0, lsl #18
 4b8:	50011200 	andpl	r1, r1, r0, lsl #4
 4bc:	50040c05 	andpl	r0, r4, r5, lsl #24
 4c0:	01122021 	tsteq	r2, r1, lsr #32
 4c4:	fe090251 	mcr2	2, 0, r0, cr9, cr1, {2}
 4c8:	01e80f00 	mvneq	r0, r0, lsl #30
 4cc:	05a00000 	streq	r0, [r0, #0]!
 4d0:	17000000 	strne	r0, [r0, -r0]
 4d4:	00000285 	andeq	r0, r0, r5, lsl #5
 4d8:	000d3101 	andeq	r3, sp, r1, lsl #2
 4dc:	20000000 	andcs	r0, r0, r0
 4e0:	01000000 	mrseq	r0, (UNDEF: 0)
 4e4:	0005369c 	muleq	r5, ip, r6
 4e8:	005c1800 	subseq	r1, ip, r0, lsl #16
 4ec:	31010000 	mrscc	r0, (UNDEF: 1)
 4f0:	00053625 	andeq	r3, r5, r5, lsr #12
 4f4:	00003b00 	andeq	r3, r0, r0, lsl #22
 4f8:	00003700 	andeq	r3, r0, r0, lsl #14
 4fc:	61761300 	cmnvs	r6, r0, lsl #6
 500:	3101006c 	tstcc	r1, ip, rrx
 504:	00002c34 	andeq	r2, r0, r4, lsr ip
 508:	00005d00 	andeq	r5, r0, r0, lsl #26
 50c:	00005900 	andeq	r5, r0, r0, lsl #18
 510:	00101400 	andseq	r1, r0, r0, lsl #8
 514:	05ac0000 	streq	r0, [ip, #0]!
 518:	05250000 	streq	r0, [r5, #-0]!
 51c:	01120000 	tsteq	r2, r0
 520:	00740250 	rsbseq	r0, r4, r0, asr r2
 524:	001c1100 	andseq	r1, ip, r0, lsl #2
 528:	05b80000 	ldreq	r0, [r8, #0]!
 52c:	01120000 	tsteq	r2, r0
 530:	00740250 	rsbseq	r0, r4, r0, asr r2
 534:	040c0000 	streq	r0, [ip], #-0
 538:	0000053c 	andeq	r0, r0, ip, lsr r5
 53c:	021e1719 	andseq	r1, lr, #6553600	; 0x640000
 540:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 544:	0000200d 	andeq	r2, r0, sp
 548:	00002000 	andeq	r2, r0, r0
 54c:	a09c0100 	addsge	r0, ip, r0, lsl #2
 550:	18000005 	stmdane	r0, {r0, r2}
 554:	0000005c 	andeq	r0, r0, ip, asr r0
 558:	36242e01 	strtcc	r2, [r4], -r1, lsl #28
 55c:	7f000005 	svcvc	0x00000005
 560:	7b000000 	blvc	8 <.debug_info+0x8>
 564:	13000000 	movwne	r0, #0
 568:	006c6176 	rsbeq	r6, ip, r6, ror r1
 56c:	2c332e01 	ldccs	14, cr2, [r3], #-4
 570:	a1000000 	mrsge	r0, (UNDEF: 0)
 574:	9d000000 	stcls	0, cr0, [r0, #-0]
 578:	14000000 	strne	r0, [r0], #-0
 57c:	00000030 	andeq	r0, r0, r0, lsr r0
 580:	000005ac 	andeq	r0, r0, ip, lsr #11
 584:	0000058f 	andeq	r0, r0, pc, lsl #11
 588:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 58c:	11000074 	tstne	r0, r4, ror r0
 590:	0000003c 	andeq	r0, r0, ip, lsr r0
 594:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 598:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 59c:	00000074 	andeq	r0, r0, r4, ror r0
 5a0:	00001c1a 	andeq	r1, r0, sl, lsl ip
 5a4:	00001c00 	andeq	r1, r0, r0, lsl #24
 5a8:	069c0300 	ldreq	r0, [ip], r0, lsl #6
 5ac:	0002c61a 	andeq	ip, r2, sl, lsl r6
 5b0:	0002c600 	andeq	ip, r2, r0, lsl #12
 5b4:	0bc30300 	bleq	ff0c11bc <uart_disable+0xff0c0ff0>
 5b8:	0000fa1a 	andeq	pc, r0, sl, lsl sl	; <UNPREDICTABLE>
 5bc:	0000fa00 	andeq	pc, r0, r0, lsl #20
 5c0:	06ae0300 	strteq	r0, [lr], r0, lsl #6
 5c4:	0002b41a 	andeq	fp, r2, sl, lsl r4
 5c8:	0002b400 	andeq	fp, r2, r0, lsl #8
 5cc:	06190400 	ldreq	r0, [r9], -r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <uart_disable+0xf8028c>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <uart_disable+0xec2b6c>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  60:	0b3a0b0b 	bleq	e82c94 <uart_disable+0xe82ac8>
  64:	0b390b3b 	bleq	e42d58 <uart_disable+0xe42b8c>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a08 	blcc	2ce898 <uart_disable+0x2ce6cc>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	000b3813 	andeq	r3, fp, r3, lsl r8
  7c:	000d0a00 	andeq	r0, sp, r0, lsl #20
  80:	0b3a0e03 	bleq	e83894 <uart_disable+0xe836c8>
  84:	0b390b3b 	bleq	e42d78 <uart_disable+0xe42bac>
  88:	0b381349 	bleq	e04db4 <uart_disable+0xe04be8>
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	3a0e0300 	bcc	380c98 <uart_disable+0x380acc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  9c:	0c000006 	stceq	0, cr0, [r0], {6}
  a0:	0b0b000f 	bleq	2c00e4 <uart_disable+0x2bff18>
  a4:	00001349 	andeq	r1, r0, r9, asr #6
  a8:	4900260d 	stmdbmi	r0, {r0, r2, r3, r9, sl, sp}
  ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <uart_disable+0xe836fc>
  b8:	0b390b3b 	bleq	e42dac <uart_disable+0xe42be0>
  bc:	01111927 	tsteq	r1, r7, lsr #18
  c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c8:	0f000013 	svceq	0x00000013
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <uart_disable+0x2ce750>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	08030005 	stmdaeq	r3, {r0, r2}
 110:	0b3b0b3a 	bleq	ec2e00 <uart_disable+0xec2c34>
 114:	13490b39 	movtne	r0, #39737	; 0x9b39
 118:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 11c:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 120:	01018289 	smlabbeq	r1, r9, r2, r8
 124:	13310111 	teqne	r1, #1073741828	; 0x40000004
 128:	00001301 	andeq	r1, r0, r1, lsl #6
 12c:	03003415 	movweq	r3, #1045	; 0x415
 130:	3b0b3a08 	blcc	2ce958 <uart_disable+0x2ce78c>
 134:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 138:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 13c:	00001742 	andeq	r1, r0, r2, asr #14
 140:	03003416 	movweq	r3, #1046	; 0x416
 144:	3b0b3a0e 	blcc	2ce984 <uart_disable+0x2ce7b8>
 148:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 14c:	00051c13 	andeq	r1, r5, r3, lsl ip
 150:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 154:	0b3a0e03 	bleq	e83968 <uart_disable+0xe8379c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	01111927 	tsteq	r1, r7, lsr #18
 160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 164:	01194297 			; <UNDEFINED> instruction: 0x01194297
 168:	18000013 	stmdane	r0, {r0, r1, r4}
 16c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 170:	0b3b0b3a 	bleq	ec2e60 <uart_disable+0xec2c94>
 174:	13490b39 	movtne	r0, #39737	; 0x9b39
 178:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 17c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 180:	00000035 	andeq	r0, r0, r5, lsr r0
 184:	3f002e1a 	svccc	0x00002e1a
 188:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 18c:	3a0e030e 	bcc	380dcc <uart_disable+0x380c00>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000204 	andeq	r0, r0, r4, lsl #4
   4:	00c80003 	sbceq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <uart_disable+0xfffffe1f>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	61750000 	cmnvs	r5, r0
  9c:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  a0:	00000000 	andeq	r0, r0, r0
  a4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  a8:	0100682e 	tsteq	r0, lr, lsr #16
  ac:	70720000 	rsbsvc	r0, r2, r0
  b0:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b4:	67000001 	strvs	r0, [r0, -r1]
  b8:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  bc:	00010068 	andeq	r0, r1, r8, rrx
  c0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  c4:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  c8:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  cc:	00020068 	andeq	r0, r2, r8, rrx
  d0:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
  d4:	00020500 	andeq	r0, r2, r0, lsl #10
  d8:	03000000 	movweq	r0, #0
  dc:	01060130 	tsteq	r6, r0, lsr r1
  e0:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  e4:	01061105 	tsteq	r6, r5, lsl #2
  e8:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  ec:	38056701 	stmdacc	r5, {r0, r8, r9, sl, sp, lr}
  f0:	01062906 	tsteq	r6, r6, lsl #18
  f4:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  f8:	01061105 	tsteq	r6, r5, lsl #2
  fc:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
 100:	16056701 	strne	r6, [r5], -r1, lsl #14
 104:	2e150306 	cdpcs	3, 1, cr0, cr5, cr6, {0}
 108:	67350505 	ldrvs	r0, [r5, -r5, lsl #10]!
 10c:	03683568 	cmneq	r8, #104, 10	; 0x1a000000
 110:	6b852e0c 	blvs	fe14b948 <uart_disable+0xfe14b77c>
 114:	0c036969 			; <UNDEFINED> instruction: 0x0c036969
 118:	676b1366 	strbvs	r1, [fp, -r6, ror #6]!
 11c:	2f060105 	svccs	0x00060105
 120:	08061905 	stmdaeq	r6, {r0, r2, r8, fp, ip}
 124:	34050525 	strcc	r0, [r5], #-1317	; 0xfffffadb
 128:	01060d05 	tsteq	r6, r5, lsl #26
 12c:	054c0105 	strbeq	r0, [ip, #-261]	; 0xfffffefb
 130:	05670619 	strbeq	r0, [r7, #-1561]!	; 0xfffff9e7
 134:	0d053605 	stceq	6, cr3, [r5, #-20]	; 0xffffffec
 138:	28050106 	stmdacs	r5, {r1, r2, r8}
 13c:	3001054a 	andcc	r0, r1, sl, asr #10
 140:	87061505 	strhi	r1, [r6, -r5, lsl #10]
 144:	2f2f0505 	svccs	0x002f0505
 148:	02000905 	andeq	r0, r0, #81920	; 0x14000
 14c:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 150:	0402000a 	streq	r0, [r2], #-10
 154:	0c051101 	stfeqs	f1, [r5], {1}
 158:	01040200 	mrseq	r0, R12_usr
 15c:	0a050106 	beq	14057c <uart_disable+0x1403b0>
 160:	01040200 	mrseq	r0, R12_usr
 164:	0605052e 	streq	r0, [r5], -lr, lsr #10
 168:	060e054c 	streq	r0, [lr], -ip, asr #10
 16c:	4a090501 	bmi	241578 <uart_disable+0x2413ac>
 170:	2f060505 	svccs	0x00060505
 174:	0601052f 	streq	r0, [r1], -pc, lsr #10
 178:	061c0513 			; <UNDEFINED> instruction: 0x061c0513
 17c:	05010667 	streq	r0, [r1, #-1639]	; 0xfffff999
 180:	2f4b0605 	svccs	0x004b0605
 184:	02000905 	andeq	r0, r0, #81920	; 0x14000
 188:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 18c:	0402000a 	streq	r0, [r2], #-10
 190:	0c051101 	stfeqs	f1, [r5], {1}
 194:	01040200 	mrseq	r0, R12_usr
 198:	0a050106 	beq	1405b8 <uart_disable+0x1403ec>
 19c:	01040200 	mrseq	r0, R12_usr
 1a0:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1a4:	0105674c 	tsteq	r5, ip, asr #14
 1a8:	19052f06 	stmdbne	r5, {r1, r2, r8, r9, sl, fp, sp}
 1ac:	1b054c06 	blne	1531cc <uart_disable+0x153000>
 1b0:	2e2a052e 	cfsh64cs	mvdx0, mvdx10, #30
 1b4:	01063105 	tsteq	r6, r5, lsl #2
 1b8:	052e4205 	streq	r4, [lr, #-517]!	; 0xfffffdfb
 1bc:	0531061c 	ldreq	r0, [r1, #-1564]!	; 0xfffff9e4
 1c0:	09032f05 	stmdbeq	r3, {r0, r2, r8, r9, sl, fp, sp}
 1c4:	060e052e 	streq	r0, [lr], -lr, lsr #10
 1c8:	4a210501 	bmi	8415d4 <uart_disable+0x841408>
 1cc:	0a030105 	beq	c05e8 <uart_disable+0xc041c>
 1d0:	061a052e 	ldreq	r0, [sl], -lr, lsr #10
 1d4:	00090568 	andeq	r0, r9, r8, ror #10
 1d8:	30010402 	andcc	r0, r1, r2, lsl #8
 1dc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1e0:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 1e4:	0402000c 	streq	r0, [r2], #-12
 1e8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 1ec:	0402000a 	streq	r0, [r2], #-10
 1f0:	19052e01 	stmdbne	r5, {r0, r9, sl, fp, sp}
 1f4:	7ee80306 	cdpvc	3, 14, cr0, cr8, cr6, {0}
 1f8:	2f050566 	svccs	0x00050566
 1fc:	05672f2f 	strbeq	r2, [r7, #-3887]!	; 0xfffff0d1
 200:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
 204:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
   4:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
   8:	61747300 	cmnvs	r4, r0, lsl #6
   c:	61750074 	cmnvs	r5, r4, ror r0
  10:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  14:	675f6e61 	ldrbvs	r6, [pc, -r1, ror #28]
  18:	00637465 	rsbeq	r7, r3, r5, ror #8
  1c:	5f766564 	svcpl	0x00766564
  20:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
  24:	00726569 	rsbseq	r6, r2, r9, ror #10
  28:	4f495047 	svcmi	0x00495047
  2c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  30:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff0f5 <uart_disable+0xffffef29>
  34:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  40:	61750074 	cmnvs	r5, r4, ror r0
  44:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  48:	72617500 	rsbvc	r7, r1, #0, 10
  4c:	61635f74 	smcvs	13812	; 0x35f4
  50:	75705f6e 	ldrbvc	r5, [r0, #-3950]!	; 0xfffff092
  54:	75006374 	strvc	r6, [r0, #-884]	; 0xfffffc8c
  58:	00747261 	rsbseq	r7, r4, r1, ror #4
  5c:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  60:	72617500 	rsbvc	r7, r1, #0, 10
  64:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  68:	5f73695f 	svcpl	0x0073695f
  6c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
  70:	61750079 	cmnvs	r5, r9, ror r0
  74:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  78:	0074696e 	rsbseq	r6, r4, lr, ror #18
  7c:	4f495047 	svcmi	0x00495047
  80:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  84:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  88:	47003054 	smlsdmi	r0, r4, r0, r3
  8c:	5f4f4950 	svcpl	0x004f4950
  90:	434e5546 	movtmi	r5, #58694	; 0xe546
  94:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  98:	50470031 	subpl	r0, r7, r1, lsr r0
  9c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a0:	5f434e55 	svcpl	0x00434e55
  a4:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  ac:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b0:	415f434e 	cmpmi	pc, lr, asr #6
  b4:	0033544c 	eorseq	r5, r3, ip, asr #8
  b8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  bc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c0:	61686320 	cmnvs	r8, r0, lsr #6
  c4:	50470072 	subpl	r0, r7, r2, ror r0
  c8:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  cc:	5f434e55 	svcpl	0x00434e55
  d0:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  d4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e4:	7300746e 	movwvc	r7, #1134	; 0x46e
  e8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  ec:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  f0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  fc:	00323374 	eorseq	r3, r2, r4, ror r3
 100:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
 104:	78756100 	ldmdavc	r5!, {r8, sp, lr}^
 108:	616e655f 	cmnvs	lr, pc, asr r5
 10c:	73656c62 	cmnvc	r5, #25088	; 0x6200
 110:	72617500 	rsbvc	r7, r1, #0, 10
 114:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xfffff08c
 118:	75006374 	strvc	r6, [r0, #-884]	; 0xfffffc8c
 11c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 120:	2064656e 	rsbcs	r6, r4, lr, ror #10
 124:	00746e69 	rsbseq	r6, r4, r9, ror #28
 128:	20554e47 	subscs	r4, r5, r7, asr #28
 12c:	20393943 	eorscs	r3, r9, r3, asr #18
 130:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
 134:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 138:	30313230 	eorscc	r3, r1, r0, lsr r2
 13c:	20343238 	eorscs	r3, r4, r8, lsr r2
 140:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 144:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 148:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
 14c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 150:	316d7261 	cmncc	sp, r1, ror #4
 154:	6a363731 	bvs	d8de20 <uart_disable+0xd8dc54>
 158:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 15c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 160:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 164:	316d7261 	cmncc	sp, r1, ror #4
 168:	6a363731 	bvs	d8de34 <uart_disable+0xd8dc68>
 16c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 170:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 174:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 178:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 17c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 180:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 184:	206d7261 	rsbcs	r7, sp, r1, ror #4
 188:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 18c:	613d6863 	teqvs	sp, r3, ror #16
 190:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 194:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 198:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 19c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a8:	20393975 	eorscs	r3, r9, r5, ror r9
 1ac:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1b8:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 1bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1d0:	6e630074 	mcrvs	0, 3, r0, cr3, cr4, {3}
 1d4:	75006c74 	strvc	r6, [r0, #-3188]	; 0xfffff38c
 1d8:	5f747261 	svcpl	0x00747261
 1dc:	61736964 	cmnvs	r3, r4, ror #18
 1e0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1e4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1e8:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 1ec:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 1f0:	6f6c0061 	svcvs	0x006c0061
 1f4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 200:	4f495047 	svcmi	0x00495047
 204:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 208:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 20c:	63003454 	movwvs	r3, #1108	; 0x454
 210:	00726168 	rsbseq	r6, r2, r8, ror #2
 214:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 218:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 21c:	726f0074 	rsbvc	r0, pc, #116, 0	; 0x74
 220:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 224:	63730032 	cmnvs	r3, #50, 0	; 0x32
 228:	63746172 	cmnvs	r4, #-2147483620	; 0x8000001c
 22c:	75610068 	strbvc	r0, [r1, #-104]!	; 0xffffff98
 230:	65705f78 	ldrbvs	r5, [r0, #-3960]!	; 0xfffff088
 234:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 238:	69750073 	ldmdbvs	r5!, {r0, r1, r4, r5, r6}^
 23c:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 240:	2f00745f 	svccs	0x0000745f
 244:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
 248:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
 24c:	2f72656c 	svccs	0x0072656c
 250:	73616c63 	cmnvc	r1, #25344	; 0x6300
 254:	73632f73 	cmnvc	r3, #460	; 0x1cc
 258:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
 25c:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
 260:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; c4 <.debug_str+0xc4>
 264:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 268:	6174732f 	cmnvs	r4, pc, lsr #6
 26c:	702d6666 	eorvc	r6, sp, r6, ror #12
 270:	61766972 	cmnvs	r6, r2, ror r9
 274:	75006574 	strvc	r6, [r0, #-1396]	; 0xfffffa8c
 278:	5f747261 	svcpl	0x00747261
 27c:	73756c66 	cmnvc	r5, #26112	; 0x6600
 280:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 284:	646e6100 	strbtvs	r6, [lr], #-256	; 0xffffff00
 288:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 28c:	69730032 	ldmdbvs	r3!, {r1, r4, r5}^
 290:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 294:	61686320 	cmnvs	r8, r0, lsr #6
 298:	61750072 	cmnvs	r5, r2, ror r0
 29c:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
 2a0:	00637475 	rsbeq	r7, r3, r5, ror r4
 2a4:	4f495047 	svcmi	0x00495047
 2a8:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2ac:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2b0:	00545550 	subseq	r5, r4, r0, asr r5
 2b4:	6f697067 	svcvs	0x00697067
 2b8:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2bc:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2c0:	6f697463 	svcvs	0x00697463
 2c4:	6567006e 	strbvs	r0, [r7, #-110]!	; 0xffffff92
 2c8:	00323374 	eorseq	r3, r2, r4, ror r3

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <uart_disable+0xfffffd04>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x46264>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8, 0
   8:	e350001f 	cmp	r0, #31, 0
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3, 0
  1c:	8a00000c 	bhi	54 <gpio_set_pud+0x54>
  20:	e3510002 	cmp	r1, #2, 0
  24:	9a000013 	bls	78 <gpio_set_pud+0x78>
  28:	e28dd008 	add	sp, sp, #8, 0
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	ebfffffe 	bl	0 <rpi_reset_putc>
  34:	e59f30a4 	ldr	r3, [pc, #164]	; e0 <gpio_set_pud+0xe0>
  38:	e58d3000 	str	r3, [sp]
  3c:	e3a03012 	mov	r3, #18, 0
  40:	e59f209c 	ldr	r2, [pc, #156]	; e4 <gpio_set_pud+0xe4>
  44:	e59f109c 	ldr	r1, [pc, #156]	; e8 <gpio_set_pud+0xe8>
  48:	e59f009c 	ldr	r0, [pc, #156]	; ec <gpio_set_pud+0xec>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	ebfffffe 	bl	0 <rpi_reset_putc>
  58:	e59f3090 	ldr	r3, [pc, #144]	; f0 <gpio_set_pud+0xf0>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03013 	mov	r3, #19, 0
  64:	e59f2078 	ldr	r2, [pc, #120]	; e4 <gpio_set_pud+0xe4>
  68:	e59f1078 	ldr	r1, [pc, #120]	; e8 <gpio_set_pud+0xe8>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <gpio_set_pud+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <dev_barrier>
  7c:	e59f6074 	ldr	r6, [pc, #116]	; f8 <gpio_set_pud+0xf8>
  80:	e1a01004 	mov	r1, r4
  84:	e1a00006 	mov	r0, r6
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e3a00096 	mov	r0, #150, 0	; 0x96
  90:	ebfffffe 	bl	0 <delay_us>
  94:	e59f4060 	ldr	r4, [pc, #96]	; fc <gpio_set_pud+0xfc>
  98:	e3a01001 	mov	r1, #1, 0
  9c:	e1a01511 	lsl	r1, r1, r5
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	e3a00096 	mov	r0, #150, 0	; 0x96
  ac:	ebfffffe 	bl	0 <delay_us>
  b0:	e3a01000 	mov	r1, #0, 0
  b4:	e1a00006 	mov	r0, r6
  b8:	ebfffffe 	bl	0 <PUT32>
  bc:	e3a00096 	mov	r0, #150, 0	; 0x96
  c0:	ebfffffe 	bl	0 <delay_us>
  c4:	e3a01000 	mov	r1, #0, 0
  c8:	e1a00004 	mov	r0, r4
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	e3a00096 	mov	r0, #150, 0	; 0x96
  d4:	ebfffffe 	bl	0 <delay_us>
  d8:	ebfffffe 	bl	0 <dev_barrier>
  dc:	eaffffd1 	b	28 <gpio_set_pud+0x28>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000070 	andeq	r0, r0, r0, ror r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	20200094 	mlacs	r0, r4, r0, r0
  fc:	20200098 	mlacs	r0, r8, r0, r0

00000100 <gpio_set_pullup>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01002 	mov	r1, #2, 0
 108:	ebfffffe 	bl	0 <gpio_set_pud>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_set_pulldown>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01001 	mov	r1, #1, 0
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_pud_off>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01000 	mov	r1, #0, 0
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_get_pud>:
 130:	e92d4010 	push	{r4, lr}
 134:	e59f0008 	ldr	r0, [pc, #8]	; 144 <gpio_get_pud+0x14>
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2000003 	and	r0, r0, #3, 0
 140:	e8bd8010 	pop	{r4, pc}
 144:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93d4>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8c8>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60, 0	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc940c>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f900>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a6 	andeq	r0, r0, r6, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000091 	muleq	r0, r1, r0
  10:	00013b0c 	andeq	r3, r1, ip, lsl #22
  14:	0001b000 	andeq	fp, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014800 	andeq	r4, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	84070403 	strhi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00019905 	andeq	r9, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000000c 	andeq	r0, r0, ip
  48:	86050803 	strhi	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00280801 	eoreq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005207 	andeq	r5, r0, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000040 	andeq	r0, r0, r0, asr #32
  64:	24070803 	strcs	r0, [r7], #-2051	; 0xfffff7fd
  68:	03000001 	movweq	r0, #1
  6c:	01940801 	orrseq	r0, r4, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_get_pud+0xfff48>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000160 	andeq	r0, r0, r0, ror #2
  7c:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000036 	andeq	r0, r0, r6, lsr r0
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	00000146 	andeq	r0, r0, r6, asr #2
  94:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  98:	30000000 	andcc	r0, r0, r0
  9c:	18000001 	stmdane	r0, {r0}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	0000d19c 	muleq	r0, ip, r1
  a8:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
  ac:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  b0:	00002c1b 	andeq	r2, r0, fp, lsl ip
  b4:	00000400 	andeq	r0, r0, r0, lsl #8
  b8:	00000000 	andeq	r0, r0, r0
  bc:	013c0800 	teqeq	ip, r0, lsl #16
  c0:	03550000 	cmpeq	r5, #0, 0
  c4:	01090000 	mrseq	r0, (UNDEF: 9)
  c8:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
  cc:	00202000 	eoreq	r2, r0, r0
  d0:	00150a00 	andseq	r0, r5, r0, lsl #20
  d4:	36010000 	strcc	r0, [r1], -r0
  d8:	00012006 	andeq	r2, r1, r6
  dc:	00001000 	andeq	r1, r0, r0
  e0:	129c0100 	addsne	r0, ip, #0
  e4:	07000001 	streq	r0, [r0, -r1]
  e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
  ec:	2c1c3601 	ldccs	6, cr3, [ip], {1}
  f0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
  f4:	25000000 	strcs	r0, [r0, #-0]
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	0000012c 	andeq	r0, r0, ip, lsr #2
 100:	00000194 	muleq	r0, r4, r1
 104:	03500109 	cmpeq	r0, #1073741826	; 0x40000002
 108:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
 10c:	30015101 	andcc	r5, r1, r1, lsl #2
 110:	650a0000 	strvs	r0, [sl, #-0]
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01100635 	tsteq	r0, r5, lsr r6
 11c:	00100000 	andseq	r0, r0, r0
 120:	9c010000 	stcls	0, cr0, [r1], {-0}
 124:	00000153 	andeq	r0, r0, r3, asr r1
 128:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 12c:	21350100 	teqcs	r5, r0, lsl #2
 130:	0000002c 	andeq	r0, r0, ip, lsr #32
 134:	0000004e 	andeq	r0, r0, lr, asr #32
 138:	0000004a 	andeq	r0, r0, sl, asr #32
 13c:	00011c08 	andeq	r1, r1, r8, lsl #24
 140:	00019400 	andeq	r9, r1, r0, lsl #8
 144:	50010900 	andpl	r0, r1, r0, lsl #18
 148:	5001f303 	andpl	pc, r1, r3, lsl #6
 14c:	01510109 	cmpeq	r1, r9, lsl #2
 150:	0a000031 	beq	21c <.debug_info+0x21c>
 154:	00000169 	andeq	r0, r0, r9, ror #2
 158:	00063401 	andeq	r3, r6, r1, lsl #8
 15c:	10000001 	andne	r0, r0, r1
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	0001949c 	muleq	r1, ip, r4
 168:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
 16c:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 170:	00002c1f 	andeq	r2, r0, pc, lsl ip
 174:	00007300 	andeq	r7, r0, r0, lsl #6
 178:	00006f00 	andeq	r6, r0, r0, lsl #30
 17c:	010c0800 	tsteq	ip, r0, lsl #16
 180:	01940000 	orrseq	r0, r4, r0
 184:	01090000 	mrseq	r0, (UNDEF: 9)
 188:	01f30350 	mvnseq	r0, r0, asr r3
 18c:	51010950 	tstpl	r1, r0, asr r9
 190:	00003201 	andeq	r3, r0, r1, lsl #4
 194:	0001530a 	andeq	r5, r1, sl, lsl #6
 198:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00000100 	andeq	r0, r0, r0, lsl #2
 1a4:	03409c01 	movteq	r9, #3073	; 0xc01
 1a8:	70070000 	andvc	r0, r7, r0
 1ac:	01006e69 	tsteq	r0, r9, ror #28
 1b0:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1b4:	00a40000 	adceq	r0, r4, r0
 1b8:	00940000 	addseq	r0, r4, r0
 1bc:	70070000 	andvc	r0, r7, r0
 1c0:	01006475 	tsteq	r0, r5, ror r4
 1c4:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 1c8:	01190000 	tsteq	r9, r0
 1cc:	01070000 	mrseq	r0, (UNDEF: 7)
 1d0:	770b0000 	strvc	r0, [fp, -r0]
 1d4:	50000000 	andpl	r0, r0, r0
 1d8:	05000003 	streq	r0, [r0, #-3]
 1dc:	00000003 	andeq	r0, r0, r3
 1e0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 1e4:	03610000 	cmneq	r1, #0, 0
 1e8:	500d0000 	andpl	r0, sp, r0
 1ec:	6d000000 	stcvs	0, cr0, [r0, #-0]
 1f0:	22000003 	andcs	r0, r0, #3, 0
 1f4:	09000002 	stmdbeq	r0, {r1}
 1f8:	03055001 	movweq	r5, #20481	; 0x5001
 1fc:	0000000c 	andeq	r0, r0, ip
 200:	05510109 	ldrbeq	r0, [r1, #-265]	; 0xfffffef7
 204:	00000003 	andeq	r0, r0, r3
 208:	52010900 	andpl	r0, r1, #0, 18
 20c:	00000305 	andeq	r0, r0, r5, lsl #6
 210:	01090000 	mrseq	r0, (UNDEF: 9)
 214:	09420153 	stmdbeq	r2, {r0, r1, r4, r6, r8}^
 218:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 21c:	00003803 	andeq	r3, r0, r3, lsl #16
 220:	540c0000 	strpl	r0, [ip], #-0
 224:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
 228:	0c000003 	stceq	0, cr0, [r0], {3}
 22c:	00000058 	andeq	r0, r0, r8, asr r0
 230:	00000361 	andeq	r0, r0, r1, ror #6
 234:	0000740d 	andeq	r7, r0, sp, lsl #8
 238:	00036d00 	andeq	r6, r3, r0, lsl #26
 23c:	00026c00 	andeq	r6, r2, r0, lsl #24
 240:	50010900 	andpl	r0, r1, r0, lsl #18
 244:	00440305 	subeq	r0, r4, r5, lsl #6
 248:	01090000 	mrseq	r0, (UNDEF: 9)
 24c:	00030551 	andeq	r0, r3, r1, asr r5
 250:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 254:	03055201 	movweq	r5, #20993	; 0x5201
 258:	00000000 	andeq	r0, r0, r0
 25c:	01530109 	cmpeq	r3, r9, lsl #2
 260:	7d020943 	vstrvc.16	s0, [r2, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
 264:	70030500 	andvc	r0, r3, r0, lsl #10
 268:	00000000 	andeq	r0, r0, r0
 26c:	0000780c 	andeq	r7, r0, ip, lsl #16
 270:	00037900 	andeq	r7, r3, r0, lsl #18
 274:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
 278:	03850000 	orreq	r0, r5, #0, 0
 27c:	8c0d0000 	stchi	0, cr0, [sp], {-0}
 280:	91000000 	mrsls	r0, (UNDEF: 0)
 284:	98000003 	stmdals	r0, {r0, r1}
 288:	09000002 	stmdbeq	r0, {r1}
 28c:	76025001 	strvc	r5, [r2], -r1
 290:	51010900 	tstpl	r1, r0, lsl #18
 294:	00007402 	andeq	r7, r0, r2, lsl #8
 298:	0000940d 	andeq	r9, r0, sp, lsl #8
 29c:	00039d00 	andeq	r9, r3, r0, lsl #26
 2a0:	0002ac00 	andeq	sl, r2, r0, lsl #24
 2a4:	50010900 	andpl	r0, r1, r0, lsl #18
 2a8:	00960802 	addseq	r0, r6, r2, lsl #16
 2ac:	0000a80d 	andeq	sl, r0, sp, lsl #16
 2b0:	00039100 	andeq	r9, r3, r0, lsl #2
 2b4:	0002c800 	andeq	ip, r2, r0, lsl #16
 2b8:	50010900 	andpl	r0, r1, r0, lsl #18
 2bc:	09007402 	stmdbeq	r0, {r1, sl, ip, sp, lr}
 2c0:	31045101 	tstcc	r4, r1, lsl #2
 2c4:	00240075 	eoreq	r0, r4, r5, ror r0
 2c8:	0000b00d 	andeq	fp, r0, sp
 2cc:	00039d00 	andeq	r9, r3, r0, lsl #26
 2d0:	0002dc00 	andeq	sp, r2, r0, lsl #24
 2d4:	50010900 	andpl	r0, r1, r0, lsl #18
 2d8:	00960802 	addseq	r0, r6, r2, lsl #16
 2dc:	0000bc0d 	andeq	fp, r0, sp, lsl #24
 2e0:	00039100 	andeq	r9, r3, r0, lsl #2
 2e4:	0002f500 	andeq	pc, r2, r0, lsl #10
 2e8:	50010900 	andpl	r0, r1, r0, lsl #18
 2ec:	09007602 	stmdbeq	r0, {r1, r9, sl, ip, sp, lr}
 2f0:	30015101 	andcc	r5, r1, r1, lsl #2
 2f4:	00c40d00 	sbceq	r0, r4, r0, lsl #26
 2f8:	039d0000 	orrseq	r0, sp, #0, 0
 2fc:	03090000 	movweq	r0, #36864	; 0x9000
 300:	01090000 	mrseq	r0, (UNDEF: 9)
 304:	96080250 			; <UNDEFINED> instruction: 0x96080250
 308:	00d00d00 	sbcseq	r0, r0, r0, lsl #26
 30c:	03910000 	orrseq	r0, r1, #0, 0
 310:	03220000 			; <UNDEFINED> instruction: 0x03220000
 314:	01090000 	mrseq	r0, (UNDEF: 9)
 318:	00740250 	rsbseq	r0, r4, r0, asr r2
 31c:	01510109 	cmpeq	r1, r9, lsl #2
 320:	d80d0030 	stmdale	sp, {r4, r5}
 324:	9d000000 	stcls	0, cr0, [r0, #-0]
 328:	36000003 	strcc	r0, [r0], -r3
 32c:	09000003 	stmdbeq	r0, {r0, r1}
 330:	08025001 	stmdaeq	r2, {r0, ip, lr}
 334:	dc0c0096 	stcle	0, cr0, [ip], {150}	; 0x96
 338:	85000000 	strhi	r0, [r0, #-0]
 33c:	00000003 	andeq	r0, r0, r3
 340:	0000720e 	andeq	r7, r0, lr, lsl #4
 344:	00035000 	andeq	r5, r3, r0
 348:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 34c:	000c0000 	andeq	r0, ip, r0
 350:	00034004 	andeq	r4, r3, r4
 354:	00221000 	eoreq	r1, r2, r0
 358:	00220000 	eoreq	r0, r2, r0
 35c:	c2020000 	andgt	r0, r2, #0, 0
 360:	01f0100a 	mvnseq	r1, sl
 364:	01f00000 	mvnseq	r0, r0
 368:	1d020000 	stcne	0, cr0, [r2, #-0]
 36c:	01a31006 			; <UNDEFINED> instruction: 0x01a31006
 370:	01a30000 			; <UNDEFINED> instruction: 0x01a30000
 374:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 378:	01791006 	cmneq	r9, r6
 37c:	01790000 	cmneq	r9, r0
 380:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 384:	00001006 	andeq	r1, r0, r6
 388:	00000000 	andeq	r0, r0, r0
 38c:	9c020000 	stcls	0, cr0, [r2], {-0}
 390:	01aa1006 			; <UNDEFINED> instruction: 0x01aa1006
 394:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 398:	ad020000 	stcge	0, cr0, [r2, #-0]
 39c:	01ff1006 	mvnseq	r1, r6
 3a0:	01ff0000 	mvnseq	r0, r0
 3a4:	56020000 	strpl	r0, [r2], -r0
 3a8:	Address 0x00000000000003a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	; 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_get_pud+0x2ce744>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <gpio_get_pud+0xe83728>
  48:	0b390b3b 	bleq	e42d3c <gpio_get_pud+0xe42c0c>
  4c:	13491927 	movtne	r1, #39207	; 0x9927
  50:	06120111 			; <UNDEFINED> instruction: 0x06120111
  54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  58:	00130119 	andseq	r0, r3, r9, lsl r1
  5c:	00050700 	andeq	r0, r5, r0, lsl #14
  60:	0b3a0803 	bleq	e82074 <gpio_get_pud+0xe81f44>
  64:	0b390b3b 	bleq	e42d58 <gpio_get_pud+0xe42c28>
  68:	17021349 	strne	r1, [r2, -r9, asr #6]
  6c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  70:	82890800 	addhi	r0, r9, #0, 16
  74:	01110101 	tsteq	r1, r1, lsl #2
  78:	00001331 	andeq	r1, r0, r1, lsr r3
  7c:	01828a09 	orreq	r8, r2, r9, lsl #20
  80:	91180200 	tstls	r8, r0, lsl #4
  84:	00001842 	andeq	r1, r0, r2, asr #16
  88:	3f012e0a 	svccc	0x00012e0a
  8c:	3a0e0319 	bcc	380cf8 <gpio_get_pud+0x380bc8>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	1119270b 	tstne	r9, fp, lsl #14
  98:	40061201 	andmi	r1, r6, r1, lsl #4
  9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  a0:	00001301 	andeq	r1, r0, r1, lsl #6
  a4:	0300340b 	movweq	r3, #1035	; 0x40b
  a8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  ac:	00180219 	andseq	r0, r8, r9, lsl r2
  b0:	82890c00 	addhi	r0, r9, #0, 24
  b4:	01110001 	tsteq	r1, r1
  b8:	00001331 	andeq	r1, r0, r1, lsr r3
  bc:	0182890d 	orreq	r8, r2, sp, lsl #18
  c0:	31011101 	tstcc	r1, r1, lsl #2
  c4:	00130113 	andseq	r0, r3, r3, lsl r1
  c8:	01010e00 	tsteq	r1, r0, lsl #28
  cc:	13011349 	movwne	r1, #4937	; 0x1349
  d0:	210f0000 	mrscs	r0, CPSR
  d4:	2f134900 	svccs	0x00134900
  d8:	1000000b 	andne	r0, r0, fp
  dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  e4:	0b3a0e03 	bleq	e838f8 <gpio_get_pud+0xe837c8>
  e8:	0b390b3b 	bleq	e42ddc <gpio_get_pud+0xe42cac>
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000130 	andeq	r0, r0, r0, lsr r1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	48000001 	stmdami	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00012000 	andeq	r2, r1, r0
  2c:	00012b00 	andeq	r2, r1, r0, lsl #22
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000012b 	andeq	r0, r0, fp, lsr #2
  38:	00000130 	andeq	r0, r0, r0, lsr r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01100000 	tsteq	r0, r0
  50:	011b0000 	tsteq	fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011b50 	andeq	r1, r1, r0, asr fp
  5c:	00012000 	andeq	r2, r1, r0
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	0b000001 	bleq	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	010b5000 	mrseq	r5, (UNDEF: 11)
  80:	01100000 	tsteq	r0, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00330000 	eorseq	r0, r3, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00003350 	andeq	r3, r0, r0, asr r3
  c8:	00005400 	andeq	r5, r0, r0, lsl #8
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	549f5001 	ldrpl	r5, [pc], #1	; d8 <.debug_loc+0xd8>
  d4:	57000000 	strpl	r0, [r0, -r0]
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00575000 	subseq	r5, r7, r0
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007855 	andeq	r7, r0, r5, asr r8
  ec:	00007b00 	andeq	r7, r0, r0, lsl #22
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	0000007b 	andeq	r0, r0, fp, ror r0
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00330000 	eorseq	r0, r3, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00003351 	andeq	r3, r0, r1, asr r3
 140:	00005400 	andeq	r5, r0, r0, lsl #8
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	549f5101 	ldrpl	r5, [pc], #257	; 150 <.debug_loc+0x150>
 14c:	57000000 	strpl	r0, [r0, -r0]
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00575100 	subseq	r5, r7, r0, lsl #2
 158:	00780000 	rsbseq	r0, r8, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007854 	andeq	r7, r0, r4, asr r8
 164:	00007b00 	andeq	r7, r0, r0, lsl #22
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	0000007b 	andeq	r0, r0, fp, ror r0
 170:	00000098 	muleq	r0, r8, r0
 174:	98540001 	ldmdals	r4, {r0}^
 178:	00000000 	andeq	r0, r0, r0
 17c:	04000001 	streq	r0, [r0], #-1
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fe 	strdeq	r0, [r0], -lr
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47, 0	; 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	movwne	r0, #9218	; 0x2402
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	14144a01 	ldrne	r4, [r4], #-2561	; 0xfffff5ff
  88:	01060705 	tsteq	r6, r5, lsl #14
  8c:	1b030105 	blne	c04a8 <gpio_get_pud+0xc0378>
  90:	0005054a 	andeq	r0, r5, sl, asr #10
  94:	06010402 	streq	r0, [r1], -r2, lsl #8
  98:	004a6003 	subeq	r6, sl, r3
  9c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
  a8:	02002f01 	andeq	r2, r0, #1, 30
  ac:	002e0104 	eoreq	r0, lr, r4, lsl #2
  b0:	d6010402 	strle	r0, [r1], -r2, lsl #8
  b4:	4e843135 	mcrmi	1, 4, r3, cr4, cr5, {1}
  b8:	84062e06 	strhi	r2, [r6], #-3590	; 0xfffff1fa
  bc:	674e674e 	strbvs	r6, [lr, -lr, asr #14]
  c0:	0824054c 	stmdaeq	r4!, {r2, r3, r6, r8, sl}
  c4:	0501063f 	streq	r0, [r1, #-1599]	; 0xfffff9c1
  c8:	052e0626 	streq	r0, [lr, #-1574]!	; 0xfffff9da
  cc:	054a063f 	strbeq	r0, [sl, #-1599]	; 0xfffff9c1
  d0:	062f0626 	strteq	r0, [pc], -r6, lsr #12
  d4:	06280501 	strteq	r0, [r8], -r1, lsl #10
  d8:	0641052e 	strbeq	r0, [r1], -lr, lsr #10
  dc:	0621054a 	strteq	r0, [r1], -sl, asr #10
  e0:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  e4:	052e0623 	streq	r0, [lr, #-1571]!	; 0xfffff9dd
  e8:	054a063c 	strbeq	r0, [sl, #-1596]	; 0xfffff9c4
  ec:	06300620 	ldrteq	r0, [r0], -r0, lsr #12
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	060d052f 	streq	r0, [sp], -pc, lsr #10
  f8:	01052e01 	tsteq	r5, r1, lsl #28
  fc:	0006022f 	andeq	r0, r6, pc, lsr #4
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  10:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  14:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  18:	75705f6f 	ldrbvc	r5, [r0, #-3951]!	; 0xfffff091
  1c:	666f5f64 	strbtvs	r5, [pc], -r4, ror #30
  20:	45470066 	strbmi	r0, [r7, #-102]	; 0xffffff9a
  24:	00323354 	eorseq	r3, r2, r4, asr r3
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	70670072 	rsbvc	r0, r7, r2, ror r0
  38:	635f6f69 	cmpvs	pc, #420	; 0x1a4
  3c:	00306b6c 	eorseq	r6, r0, ip, ror #22
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  54:	2074726f 	rsbscs	r7, r4, pc, ror #4
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  68:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
  6c:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  70:	6f646c6c 	svcvs	0x00646c6c
  74:	5f006e77 	svcpl	0x00006e77
  78:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  7c:	4f495443 	svcmi	0x00495443
  80:	005f5f4e 	subseq	r5, pc, lr, asr #30
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  94:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  98:	2e303120 	rsfcssp	f3, f0, f0
  9c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  a0:	31323032 	teqcc	r2, r2, lsr r0
  a4:	34323830 	ldrtcc	r3, [r2], #-2096	; 0xfffff7d0
  a8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  ac:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  b0:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
  b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  cc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  d0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  d4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  dc:	616f6c66 	cmnvs	pc, r6, ror #24
  e0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e4:	6f733d69 	svcvs	0x00733d69
  e8:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
  ec:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  f0:	616d2d20 	cmnvs	sp, r0, lsr #26
  f4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  fc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 100:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 104:	4f2d2062 	svcmi	0x002d2062
 108:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 10c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 110:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 114:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 118:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 11c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 120:	00676e69 	rsbeq	r6, r7, r9, ror #28
 124:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 128:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 12c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 130:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 134:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 138:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 13c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
 140:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
 144:	70670063 	rsbvc	r0, r7, r3, rrx
 148:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
 14c:	705f7465 	subsvc	r7, pc, r5, ror #8
 150:	67006475 	smlsdxvs	r0, r5, r4, r6
 154:	5f6f6970 	svcpl	0x006f6970
 158:	5f746573 	svcpl	0x00746573
 15c:	00647570 	rsbeq	r7, r4, r0, ror r5
 160:	6f697067 	svcvs	0x00697067
 164:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
 168:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 16c:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 170:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 174:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
 178:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
 17c:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
 180:	6f6f6265 	svcvs	0x006f6265
 184:	6f6c0074 	svcvs	0x006c0074
 188:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	00746e69 	rsbseq	r6, r4, r9, ror #28
 194:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 198:	6f687300 	svcvs	0x00687300
 19c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1a0:	7000746e 	andvc	r7, r0, lr, ror #8
 1a4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1a8:	5550006b 	ldrbpl	r0, [r0, #-107]	; 0xffffff95
 1ac:	00323354 	eorseq	r3, r2, r4, asr r3
 1b0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; fc <.debug_str+0xfc>
 1b4:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
 1b8:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
 1bc:	616c632f 	cmnvs	ip, pc, lsr #6
 1c0:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
 1c4:	30343173 	eorscc	r3, r4, r3, ror r1
 1c8:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
 1cc:	2f6e6977 	svccs	0x006e6977
 1d0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1d4:	74732f69 	ldrbtvc	r2, [r3], #-3945	; 0xfffff097
 1d8:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 1dc:	76697270 			; <UNDEFINED> instruction: 0x76697270
 1e0:	00657461 	rsbeq	r7, r5, r1, ror #8
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f0:	5f697072 	svcpl	0x00697072
 1f4:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 1f8:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 1fc:	64006374 	strvs	r6, [r0], #-884	; 0xfffffc8c
 200:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 204:	0073755f 	rsbseq	r7, r3, pc, asr r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_get_pud+0xfffffda0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000100 	andeq	r0, r0, r0, lsl #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f3c>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f40>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000100 	andeq	r0, r0, r0, lsl #2
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000110 	andeq	r0, r0, r0, lsl r1
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000120 	andeq	r0, r0, r0, lsr #2
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000130 	andeq	r0, r0, r0, lsr r1
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_get_pud+0x46300>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <OR32>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffff5 	bl	0 <or32>
  28:	e8bd8010 	pop	{r4, pc}

0000002c <gpio_int_set>:
  2c:	e351001f 	cmp	r1, #31, 0
  30:	812fff1e 	bxhi	lr
  34:	e92d4070 	push	{r4, r5, r6, lr}
  38:	e1a05000 	mov	r5, r0
  3c:	e1a04001 	mov	r4, r1
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e3a01001 	mov	r1, #1, 0
  48:	e1a01411 	lsl	r1, r1, r4
  4c:	e1a00005 	mov	r0, r5
  50:	ebfffff2 	bl	20 <OR32>
  54:	ebfffffe 	bl	0 <dev_barrier>
  58:	e3a01802 	mov	r1, #131072	; 0x20000
  5c:	e59f0008 	ldr	r0, [pc, #8]	; 6c <gpio_int_set+0x40>
  60:	ebffffee 	bl	20 <OR32>
  64:	ebfffffe 	bl	0 <dev_barrier>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}
  6c:	2000b214 	andcs	fp, r0, r4, lsl r2

00000070 <is_gpio_int>:
  70:	e92d4010 	push	{r4, lr}
  74:	e24dd008 	sub	sp, sp, #8, 0
  78:	e2403031 	sub	r3, r0, #49, 0	; 0x31
  7c:	e3530003 	cmp	r3, #3, 0
  80:	8a000007 	bhi	a4 <is_gpio_int+0x34>
  84:	e1a04000 	mov	r4, r0
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <is_gpio_int+0x54>
  8c:	ebfffffe 	bl	0 <GET32>
  90:	e204401f 	and	r4, r4, #31, 0
  94:	e1a00430 	lsr	r0, r0, r4
  98:	e2000001 	and	r0, r0, #1, 0
  9c:	e28dd008 	add	sp, sp, #8, 0
  a0:	e8bd8010 	pop	{r4, pc}
  a4:	e59f301c 	ldr	r3, [pc, #28]	; c8 <is_gpio_int+0x58>
  a8:	e58d3000 	str	r3, [sp]
  ac:	e3a03037 	mov	r3, #55, 0	; 0x37
  b0:	e59f2014 	ldr	r2, [pc, #20]	; cc <is_gpio_int+0x5c>
  b4:	e59f1014 	ldr	r1, [pc, #20]	; d0 <is_gpio_int+0x60>
  b8:	e59f0014 	ldr	r0, [pc, #20]	; d4 <is_gpio_int+0x64>
  bc:	ebfffffe 	bl	0 <printk>
  c0:	ebfffffe 	bl	0 <clean_reboot>
  c4:	2000b208 	andcs	fp, r0, r8, lsl #4
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  d4:	0000000c 	andeq	r0, r0, ip

000000d8 <gpio_int_rising_edge>:
  d8:	e350001f 	cmp	r0, #31, 0
  dc:	812fff1e 	bxhi	lr
  e0:	e92d4010 	push	{r4, lr}
  e4:	e1a01000 	mov	r1, r0
  e8:	e59f0004 	ldr	r0, [pc, #4]	; f4 <gpio_int_rising_edge+0x1c>
  ec:	ebfffffe 	bl	2c <gpio_int_set>
  f0:	e8bd8010 	pop	{r4, pc}
  f4:	2020004c 	eorcs	r0, r0, ip, asr #32

000000f8 <gpio_int_falling_edge>:
  f8:	e350001f 	cmp	r0, #31, 0
  fc:	812fff1e 	bxhi	lr
 100:	e92d4010 	push	{r4, lr}
 104:	e1a01000 	mov	r1, r0
 108:	e59f0004 	ldr	r0, [pc, #4]	; 114 <gpio_int_falling_edge+0x1c>
 10c:	ebfffffe 	bl	2c <gpio_int_set>
 110:	e8bd8010 	pop	{r4, pc}
 114:	20200058 	eorcs	r0, r0, r8, asr r0

00000118 <gpio_enable_hi_int>:
 118:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 11c:	e24dd00c 	sub	sp, sp, #12, 0
 120:	e1a01000 	mov	r1, r0
 124:	e2403001 	sub	r3, r0, #1, 0
 128:	e353001e 	cmp	r3, #30, 0
 12c:	8a000003 	bhi	140 <gpio_enable_hi_int+0x28>
 130:	e59f0024 	ldr	r0, [pc, #36]	; 15c <gpio_enable_hi_int+0x44>
 134:	ebfffffe 	bl	2c <gpio_int_set>
 138:	e28dd00c 	add	sp, sp, #12, 0
 13c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 140:	e58d0000 	str	r0, [sp]
 144:	e3a03056 	mov	r3, #86, 0	; 0x56
 148:	e59f2010 	ldr	r2, [pc, #16]	; 160 <gpio_enable_hi_int+0x48>
 14c:	e59f1010 	ldr	r1, [pc, #16]	; 164 <gpio_enable_hi_int+0x4c>
 150:	e59f0010 	ldr	r0, [pc, #16]	; 168 <gpio_enable_hi_int+0x50>
 154:	ebfffffe 	bl	0 <printk>
 158:	ebfffffe 	bl	0 <clean_reboot>
 15c:	20200064 	eorcs	r0, r0, r4, rrx
 160:	0000000c 	andeq	r0, r0, ip
 164:	00000000 	andeq	r0, r0, r0
 168:	00000050 	andeq	r0, r0, r0, asr r0

0000016c <gpio_enable_lo_int>:
 16c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 170:	e24dd00c 	sub	sp, sp, #12, 0
 174:	e1a01000 	mov	r1, r0
 178:	e2403001 	sub	r3, r0, #1, 0
 17c:	e353001e 	cmp	r3, #30, 0
 180:	8a000003 	bhi	194 <gpio_enable_lo_int+0x28>
 184:	e59f0024 	ldr	r0, [pc, #36]	; 1b0 <gpio_enable_lo_int+0x44>
 188:	ebfffffe 	bl	2c <gpio_int_set>
 18c:	e28dd00c 	add	sp, sp, #12, 0
 190:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 194:	e58d0000 	str	r0, [sp]
 198:	e3a0305c 	mov	r3, #92, 0	; 0x5c
 19c:	e59f2010 	ldr	r2, [pc, #16]	; 1b4 <gpio_enable_lo_int+0x48>
 1a0:	e59f1010 	ldr	r1, [pc, #16]	; 1b8 <gpio_enable_lo_int+0x4c>
 1a4:	e59f0010 	ldr	r0, [pc, #16]	; 1bc <gpio_enable_lo_int+0x50>
 1a8:	ebfffffe 	bl	0 <printk>
 1ac:	ebfffffe 	bl	0 <clean_reboot>
 1b0:	20200070 	eorcs	r0, r0, r0, ror r0
 1b4:	00000020 	andeq	r0, r0, r0, lsr #32
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000050 	andeq	r0, r0, r0, asr r0

000001c0 <gpio_event_detected>:
 1c0:	e350001f 	cmp	r0, #31, 0
 1c4:	9a000001 	bls	1d0 <gpio_event_detected+0x10>
 1c8:	e3a00000 	mov	r0, #0, 0
 1cc:	e12fff1e 	bx	lr
 1d0:	e92d4010 	push	{r4, lr}
 1d4:	e1a04000 	mov	r4, r0
 1d8:	ebfffffe 	bl	0 <dev_barrier>
 1dc:	e59f0014 	ldr	r0, [pc, #20]	; 1f8 <gpio_event_detected+0x38>
 1e0:	ebfffffe 	bl	0 <GET32>
 1e4:	e1a00430 	lsr	r0, r0, r4
 1e8:	e2004001 	and	r4, r0, #1, 0
 1ec:	ebfffffe 	bl	0 <dev_barrier>
 1f0:	e1a00004 	mov	r0, r4
 1f4:	e8bd8010 	pop	{r4, pc}
 1f8:	20200040 	eorcs	r0, r0, r0, asr #32

000001fc <gpio_event_clear>:
 1fc:	e350001f 	cmp	r0, #31, 0
 200:	812fff1e 	bxhi	lr
 204:	e92d4010 	push	{r4, lr}
 208:	e1a04000 	mov	r4, r0
 20c:	ebfffffe 	bl	0 <dev_barrier>
 210:	e3a01001 	mov	r1, #1, 0
 214:	e1a01411 	lsl	r1, r1, r4
 218:	e59f0008 	ldr	r0, [pc, #8]	; 228 <gpio_event_clear+0x2c>
 21c:	ebfffffe 	bl	0 <PUT32>
 220:	ebfffffe 	bl	0 <dev_barrier>
 224:	e8bd8010 	pop	{r4, pc}
 228:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <gpio_event_clear+0x1cc9308>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	6f697067 	svcvs	0x00697067
  24:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  28:	203d3e20 	eorscs	r3, sp, r0, lsr #28
  2c:	4f495047 	svcmi	0x00495047
  30:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  34:	26262030 			; <UNDEFINED> instruction: 0x26262030
  38:	69706720 	ldmdbvs	r0!, {r5, r8, r9, sl, sp, lr}^
  3c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  40:	3d3c2074 	ldccc	0, cr2, [ip, #-464]!	; 0xfffffe30
  44:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
  48:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  4c:	00003354 	andeq	r3, r0, r4, asr r3
  50:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  54:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  58:	3a73253a 	bcc	1cc9548 <gpio_event_clear+0x1cc934c>
  5c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  60:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  64:	70206469 	eorvc	r6, r0, r9, ror #8
  68:	203a6e69 	eorscs	r6, sl, r9, ror #28
  6c:	0a0a6425 	beq	299108 <gpio_event_clear+0x298f0c>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

0000000c <__FUNCTION__.1>:
   c:	6f697067 	svcvs	0x00697067
  10:	616e655f 	cmnvs	lr, pc, asr r5
  14:	5f656c62 	svcpl	0x00656c62
  18:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
  1c:	0000746e 	andeq	r7, r0, lr, ror #8

00000020 <__FUNCTION__.0>:
  20:	6f697067 	svcvs	0x00697067
  24:	616e655f 	cmnvs	lr, pc, asr r5
  28:	5f656c62 	svcpl	0x00656c62
  2c:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000671 	andeq	r0, r0, r1, ror r6
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000018e 	andeq	r0, r0, lr, lsl #3
  10:	0003610c 	andeq	r6, r3, ip, lsl #2
  14:	0002b500 	andeq	fp, r2, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00022c00 	andeq	r2, r2, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	81070403 	tsthi	r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	031c0601 	tsteq	ip, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00028905 	andeq	r8, r2, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000004c 	andeq	r0, r0, ip, asr #32
  48:	54050803 	strpl	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000002 	movweq	r0, #2
  50:	00ca0801 	sbceq	r0, sl, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00010a07 	andeq	r0, r1, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	000000e5 	andeq	r0, r0, r5, ror #1
  64:	21070803 	tstcs	r7, r3, lsl #16
  68:	03000002 	movweq	r0, #2
  6c:	02620801 	rsbeq	r0, r2, #65536	; 0x10000
  70:	6b040000 	blvs	100078 <gpio_event_clear+0xffe7c>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	004f0107 	subeq	r0, pc, r7, lsl #2
  7c:	43020000 	movwmi	r0, #8192	; 0x2000
  80:	00009e06 	andeq	r9, r0, r6, lsl #28
  84:	00380600 	eorseq	r0, r8, r0, lsl #12
  88:	06310000 	ldrteq	r0, [r1], -r0
  8c:	00000042 	andeq	r0, r0, r2, asr #32
  90:	007f0632 	rsbseq	r0, pc, r2, lsr r6	; <UNPREDICTABLE>
  94:	06330000 	ldrteq	r0, [r3], -r0
  98:	00000055 	andeq	r0, r0, r5, asr r0
  9c:	07050034 	smladxeq	r5, r4, r0, r0
  a0:	00002c04 	andeq	r2, r0, r4, lsl #24
  a4:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  a8:	00000110 	andeq	r0, r0, r0, lsl r1
  ac:	0002a107 	andeq	sl, r2, r7, lsl #2
  b0:	00b20000 	adcseq	r0, r2, r0
  b4:	00000720 	andeq	r0, r0, r0, lsr #14
  b8:	b2000000 	andlt	r0, r0, #0, 0
  bc:	6c072000 	stcvs	0, cr2, [r7], {-0}
  c0:	04000003 	streq	r0, [r0], #-3
  c4:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  c8:	00000293 	muleq	r0, r3, r2
  cc:	2000b208 	andcs	fp, r0, r8, lsl #4
  d0:	00005f07 	andeq	r5, r0, r7, lsl #30
  d4:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  d8:	00ae0720 	adceq	r0, lr, r0, lsr #14
  dc:	b2100000 	andslt	r0, r0, #0, 0
  e0:	bc072000 	stclt	0, cr2, [r7], {-0}
  e4:	14000000 	strne	r0, [r0], #-0
  e8:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  ec:	0000009c 	muleq	r0, ip, r0
  f0:	2000b218 	andcs	fp, r0, r8, lsl r2
  f4:	0002fe07 	andeq	pc, r2, r7, lsl #28
  f8:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  fc:	030d0720 	movweq	r0, #55072	; 0xd720
 100:	b2200000 	eorlt	r0, r0, #0, 0
 104:	25072000 	strcs	r2, [r7, #-0]
 108:	24000000 	strcs	r0, [r0], #-0
 10c:	002000b2 	strhteq	r0, [r0], -r2
 110:	2c040705 	stccs	7, cr0, [r4], {5}
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01550605 	cmpeq	r5, r5, lsl #12
 11c:	6e070000 	cdpvs	0, 0, cr0, cr7, cr0, {0}
 120:	00000002 	andeq	r0, r0, r2
 124:	07202000 	streq	r2, [r0, -r0]!
 128:	00000012 	andeq	r0, r0, r2, lsl r0
 12c:	20200040 	eorcs	r0, r0, r0, asr #32
 130:	00015207 	andeq	r5, r1, r7, lsl #4
 134:	20004c00 	andcs	r4, r0, r0, lsl #24
 138:	03280720 			; <UNDEFINED> instruction: 0x03280720
 13c:	00580000 	subseq	r0, r8, r0
 140:	78072020 	stmdavc	r7, {r5, sp}
 144:	64000002 	strvs	r0, [r0], #-2
 148:	07202000 	streq	r2, [r0, -r0]!
 14c:	0000033a 	andeq	r0, r0, sl, lsr r3
 150:	20200070 	eorcs	r0, r0, r0, ror r0
 154:	01700800 	cmneq	r0, r0, lsl #16
 158:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
 15c:	0001fc06 	andeq	pc, r1, r6, lsl #24
 160:	00003000 	andeq	r3, r0, r0
 164:	b19c0100 	orrslt	r0, ip, r0, lsl #2
 168:	09000001 	stmdbeq	r0, {r0}
 16c:	006e6970 	rsbeq	r6, lr, r0, ror r9
 170:	2c206e01 	stccs	14, cr6, [r0], #-4
 174:	04000000 	streq	r0, [r0], #-0
 178:	00000000 	andeq	r0, r0, r0
 17c:	0a000000 	beq	184 <.debug_info+0x184>
 180:	00000210 	andeq	r0, r0, r0, lsl r2
 184:	00000620 	andeq	r0, r0, r0, lsr #12
 188:	0002200b 	andeq	r2, r2, fp
 18c:	00062c00 	andeq	r2, r6, r0, lsl #24
 190:	0001a700 	andeq	sl, r1, r0, lsl #14
 194:	50010c00 	andpl	r0, r1, r0, lsl #24
 198:	00400c05 	subeq	r0, r0, r5, lsl #24
 19c:	010c2020 	tsteq	ip, r0, lsr #32
 1a0:	74310451 	ldrtvc	r0, [r1], #-1105	; 0xfffffbaf
 1a4:	0a002400 	beq	91ac <gpio_event_clear+0x8fb0>
 1a8:	00000224 	andeq	r0, r0, r4, lsr #4
 1ac:	00000620 	andeq	r0, r0, r0, lsr #12
 1b0:	006b0d00 	rsbeq	r0, fp, r0, lsl #26
 1b4:	64010000 	strvs	r0, [r1], #-0
 1b8:	00002505 	andeq	r2, r0, r5, lsl #10
 1bc:	0001c000 	andeq	ip, r1, r0
 1c0:	00003c00 	andeq	r3, r0, r0, lsl #24
 1c4:	1b9c0100 	blne	fe7005cc <gpio_event_clear+0xfe7003d0>
 1c8:	09000002 	stmdbeq	r0, {r1}
 1cc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1d0:	2c226401 	cfstrscs	mvf6, [r2], #-4
 1d4:	2c000000 	stccs	0, cr0, [r0], {-0}
 1d8:	22000000 	andcs	r0, r0, #0, 0
 1dc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1e0:	68010072 	stmdavs	r1, {r1, r4, r5, r6}
 1e4:	00002c0e 	andeq	r2, r0, lr, lsl #24
 1e8:	00007300 	andeq	r7, r0, r0, lsl #6
 1ec:	00007100 	andeq	r7, r0, r0, lsl #2
 1f0:	01dc0a00 	bicseq	r0, ip, r0, lsl #20
 1f4:	06200000 	strteq	r0, [r0], -r0
 1f8:	e40b0000 	str	r0, [fp], #-0
 1fc:	38000001 	stmdacc	r0, {r0}
 200:	11000006 	tstne	r0, r6
 204:	0c000002 	stceq	0, cr0, [r0], {2}
 208:	0c055001 	stceq	0, cr5, [r5], {1}
 20c:	20200040 	eorcs	r0, r0, r0, asr #32
 210:	01f00a00 	mvnseq	r0, r0, lsl #20
 214:	06200000 	strteq	r0, [r0], -r0
 218:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 21c:	000000f7 	strdeq	r0, [r0], -r7
 220:	6c065a01 			; <UNDEFINED> instruction: 0x6c065a01
 224:	54000001 	strpl	r0, [r0], #-1
 228:	01000000 	mrseq	r0, (UNDEF: 0)
 22c:	0002b39c 	muleq	r2, ip, r3
 230:	69700900 	ldmdbvs	r0!, {r8, fp}^
 234:	5a01006e 	bpl	403f4 <gpio_event_clear+0x401f8>
 238:	00002c22 	andeq	r2, r0, r2, lsr #24
 23c:	00009200 	andeq	r9, r0, r0, lsl #4
 240:	00008600 	andeq	r8, r0, r0, lsl #12
 244:	01630f00 	cmneq	r3, r0, lsl #30
 248:	02c30000 	sbceq	r0, r3, #0, 0
 24c:	03050000 	movweq	r0, #20480	; 0x5000
 250:	00000020 	andeq	r0, r0, r0, lsr #32
 254:	00018c0b 	andeq	r8, r1, fp, lsl #24
 258:	0004be00 	andeq	fp, r4, r0, lsl #28
 25c:	00027200 	andeq	r7, r2, r0, lsl #4
 260:	50010c00 	andpl	r0, r1, r0, lsl #24
 264:	00700c05 	rsbseq	r0, r0, r5, lsl #24
 268:	010c2020 	tsteq	ip, r0, lsr #32
 26c:	01f30351 	mvnseq	r0, r1, asr r3
 270:	ac0b0050 	stcge	0, cr0, [fp], {80}	; 0x50
 274:	44000001 	strmi	r0, [r0], #-1
 278:	a9000006 	stmdbge	r0, {r1, r2}
 27c:	0c000002 	stceq	0, cr0, [r0], {2}
 280:	03055001 	movweq	r5, #20481	; 0x5001
 284:	00000050 	andeq	r0, r0, r0, asr r0
 288:	0551010c 	ldrbeq	r0, [r1, #-268]	; 0xfffffef4
 28c:	00000003 	andeq	r0, r0, r3
 290:	52010c00 	andpl	r0, r1, #0, 24
 294:	00200305 	eoreq	r0, r0, r5, lsl #6
 298:	010c0000 	mrseq	r0, (UNDEF: 12)
 29c:	5c080253 	sfmpl	f0, 4, [r8], {83}	; 0x53
 2a0:	007d020c 	rsbseq	r0, sp, ip, lsl #4
 2a4:	5001f303 	andpl	pc, r1, r3, lsl #6
 2a8:	01b00a00 	lslseq	r0, r0, #20
 2ac:	06500000 	ldrbeq	r0, [r0], -r0
 2b0:	10000000 	andne	r0, r0, r0
 2b4:	00000072 	andeq	r0, r0, r2, ror r0
 2b8:	000002c3 	andeq	r0, r0, r3, asr #5
 2bc:	00002c11 	andeq	r2, r0, r1, lsl ip
 2c0:	04001200 	streq	r1, [r0], #-512	; 0xfffffe00
 2c4:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
 2c8:	00023808 	andeq	r3, r2, r8, lsl #16
 2cc:	06540100 	ldrbeq	r0, [r4], -r0, lsl #2
 2d0:	00000118 	andeq	r0, r0, r8, lsl r1
 2d4:	00000054 	andeq	r0, r0, r4, asr r0
 2d8:	03609c01 	cmneq	r0, #256	; 0x100
 2dc:	70090000 	andvc	r0, r9, r0
 2e0:	01006e69 	tsteq	r0, r9, ror #28
 2e4:	002c2254 	eoreq	r2, ip, r4, asr r2
 2e8:	00ef0000 	rsceq	r0, pc, r0
 2ec:	00e30000 	rsceq	r0, r3, r0
 2f0:	630f0000 	movwvs	r0, #61440	; 0xf000
 2f4:	c3000001 	movwgt	r0, #1
 2f8:	05000002 	streq	r0, [r0, #-2]
 2fc:	00000c03 	andeq	r0, r0, r3, lsl #24
 300:	01380b00 	teqeq	r8, r0, lsl #22
 304:	04be0000 	ldrteq	r0, [lr], #0
 308:	031f0000 	tsteq	pc, #0, 0
 30c:	010c0000 	mrseq	r0, (UNDEF: 12)
 310:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 314:	0c202000 	stceq	0, cr2, [r0], #-0
 318:	f3035101 	vrhadd.u8	d5, d3, d1
 31c:	0b005001 	bleq	14328 <gpio_event_clear+0x1412c>
 320:	00000158 	andeq	r0, r0, r8, asr r1
 324:	00000644 	andeq	r0, r0, r4, asr #12
 328:	00000356 	andeq	r0, r0, r6, asr r3
 32c:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 330:	00005003 	andeq	r5, r0, r3
 334:	51010c00 	tstpl	r1, r0, lsl #24
 338:	00000305 	andeq	r0, r0, r5, lsl #6
 33c:	010c0000 	mrseq	r0, (UNDEF: 12)
 340:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
 344:	0c000000 	stceq	0, cr0, [r0], {-0}
 348:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 34c:	7d020c56 	stcvc	12, cr0, [r2, #-344]	; 0xfffffea8
 350:	01f30300 	mvnseq	r0, r0, lsl #6
 354:	5c0a0050 	stcpl	0, cr0, [sl], {80}	; 0x50
 358:	50000001 	andpl	r0, r0, r1
 35c:	00000006 	andeq	r0, r0, r6
 360:	00012308 	andeq	r2, r1, r8, lsl #6
 364:	064e0100 	strbeq	r0, [lr], -r0, lsl #2
 368:	000000f8 	strdeq	r0, [r0], -r8
 36c:	00000020 	andeq	r0, r0, r0, lsr #32
 370:	03a59c01 			; <UNDEFINED> instruction: 0x03a59c01
 374:	70090000 	andvc	r0, r9, r0
 378:	01006e69 	tsteq	r0, r9, ror #28
 37c:	002c254e 	eoreq	r2, ip, lr, asr #10
 380:	01460000 	mrseq	r0, (UNDEF: 70)
 384:	01400000 	mrseq	r0, (UNDEF: 64)
 388:	10120000 	andsne	r0, r2, r0
 38c:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
 390:	0c000004 	stceq	0, cr0, [r0], {4}
 394:	0c055001 	stceq	0, cr5, [r5], {1}
 398:	20200058 	eorcs	r0, r0, r8, asr r0
 39c:	0351010c 	cmpeq	r1, #3
 3a0:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 3a4:	02e90800 	rsceq	r0, r9, #0, 16
 3a8:	43010000 	movwmi	r0, #4096	; 0x1000
 3ac:	0000d806 	andeq	sp, r0, r6, lsl #16
 3b0:	00002000 	andeq	r2, r0, r0
 3b4:	ea9c0100 	b	fe7007bc <gpio_event_clear+0xfe7005c0>
 3b8:	09000003 	stmdbeq	r0, {r0, r1}
 3bc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 3c0:	2c244301 	stccs	3, cr4, [r4], #-4
 3c4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
 3c8:	72000001 	andvc	r0, r0, #1, 0
 3cc:	12000001 	andne	r0, r0, #1, 0
 3d0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3d4:	000004be 			; <UNDEFINED> instruction: 0x000004be
 3d8:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 3dc:	20004c0c 	andcs	r4, r0, ip, lsl #24
 3e0:	51010c20 	tstpl	r1, r0, lsr #24
 3e4:	5001f303 	andpl	pc, r1, r3, lsl #6
 3e8:	4a0d0000 	bmi	340008 <gpio_event_clear+0x33fe0c>
 3ec:	01000003 	tsteq	r0, r3
 3f0:	00250536 	eoreq	r0, r5, r6, lsr r5
 3f4:	00700000 	rsbseq	r0, r0, r0
 3f8:	00680000 	rsbeq	r0, r8, r0
 3fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 400:	000004a9 	andeq	r0, r0, r9, lsr #9
 404:	00024b13 	andeq	r4, r2, r3, lsl fp
 408:	1a360100 	bne	d80810 <gpio_event_clear+0xd80614>
 40c:	0000002c 	andeq	r0, r0, ip, lsr #32
 410:	000001ae 	andeq	r0, r0, lr, lsr #3
 414:	000001a4 	andeq	r0, r0, r4, lsr #3
 418:	0001630f 	andeq	r6, r1, pc, lsl #6
 41c:	0004b900 	andeq	fp, r4, r0, lsl #18
 420:	00030500 	andeq	r0, r3, r0, lsl #10
 424:	14000000 	strne	r0, [r0], #-0
 428:	0000008f 	andeq	r0, r0, pc, lsl #1
 42c:	2c0e3901 			; <UNDEFINED> instruction: 0x2c0e3901
 430:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
 434:	f3000001 	vhadd.u8	d0, d0, d1
 438:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 43c:	0066666f 	rsbeq	r6, r6, pc, ror #12
 440:	2c0e3a01 			; <UNDEFINED> instruction: 0x2c0e3a01
 444:	0a000000 	beq	8 <.debug_info+0x8>
 448:	08000002 	stmdaeq	r0, {r1}
 44c:	0b000002 	bleq	45c <.debug_info+0x45c>
 450:	00000090 	muleq	r0, r0, r0
 454:	00000638 	andeq	r0, r0, r8, lsr r6
 458:	00000466 	andeq	r0, r0, r6, ror #8
 45c:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 460:	00b2080c 	adcseq	r0, r2, ip, lsl #16
 464:	c00b0020 	andgt	r0, fp, r0, lsr #32
 468:	44000000 	strmi	r0, [r0], #-0
 46c:	9f000006 	svcls	0x00000006
 470:	0c000004 	stceq	0, cr0, [r0], {4}
 474:	03055001 	movweq	r5, #20481	; 0x5001
 478:	0000000c 	andeq	r0, r0, ip
 47c:	0551010c 	ldrbeq	r0, [r1, #-268]	; 0xfffffef4
 480:	00000003 	andeq	r0, r0, r3
 484:	52010c00 	andpl	r0, r1, #0, 24
 488:	00000305 	andeq	r0, r0, r5, lsl #6
 48c:	010c0000 	mrseq	r0, (UNDEF: 12)
 490:	37080253 	smlsdcc	r8, r3, r2, r0
 494:	007d020c 	rsbseq	r0, sp, ip, lsl #4
 498:	00200305 	eoreq	r0, r0, r5, lsl #6
 49c:	0a000000 	beq	4a4 <.debug_info+0x4a4>
 4a0:	000000c4 	andeq	r0, r0, r4, asr #1
 4a4:	00000650 	andeq	r0, r0, r0, asr r6
 4a8:	00721000 	rsbseq	r1, r2, r0
 4ac:	04b90000 	ldrteq	r0, [r9], #0
 4b0:	2c110000 	ldccs	0, cr0, [r1], {-0}
 4b4:	0b000000 	bleq	4bc <.debug_info+0x4bc>
 4b8:	04a90400 	strteq	r0, [r9], #1024	; 0x400
 4bc:	45080000 	strmi	r0, [r8, #-0]
 4c0:	01000001 	tsteq	r0, r1
 4c4:	002c061e 	eoreq	r0, ip, lr, lsl r6
 4c8:	00440000 	subeq	r0, r4, r0
 4cc:	9c010000 	stcls	0, cr0, [r1], {-0}
 4d0:	0000055f 	andeq	r0, r0, pc, asr r5
 4d4:	00009713 	andeq	r9, r0, r3, lsl r7
 4d8:	1c1e0100 	ldfnes	f0, [lr], {-0}
 4dc:	0000002c 	andeq	r0, r0, ip, lsr #32
 4e0:	00000221 	andeq	r0, r0, r1, lsr #4
 4e4:	0000021d 	andeq	r0, r0, sp, lsl r2
 4e8:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 4ec:	2b1e0100 	blcs	7808f4 <gpio_event_clear+0x7806f8>
 4f0:	0000002c 	andeq	r0, r0, ip, lsr #32
 4f4:	00000243 	andeq	r0, r0, r3, asr #4
 4f8:	0000023f 	andeq	r0, r0, pc, lsr r2
 4fc:	66666f15 	uqadd16vs	r6, r6, r5
 500:	0e290100 	sufeqe	f0, f1, f0
 504:	0000002c 	andeq	r0, r0, ip, lsr #32
 508:	00440a11 	subeq	r0, r4, r1, lsl sl
 50c:	06200000 	strteq	r0, [r0], -r0
 510:	540b0000 	strpl	r0, [fp], #-0
 514:	5f000000 	svcpl	0x00000000
 518:	2e000005 	cdpcs	0, 0, cr0, cr0, cr5, {0}
 51c:	0c000005 	stceq	0, cr0, [r0], {5}
 520:	75025001 	strvc	r5, [r2, #-1]
 524:	51010c00 	tstpl	r1, r0, lsl #24
 528:	00743104 	rsbseq	r3, r4, r4, lsl #2
 52c:	580a0024 	stmdapl	sl, {r2, r5}
 530:	20000000 	andcs	r0, r0, r0
 534:	0b000006 	bleq	554 <.debug_info+0x554>
 538:	00000064 	andeq	r0, r0, r4, rrx
 53c:	0000055f 	andeq	r0, r0, pc, asr r5
 540:	00000555 	andeq	r0, r0, r5, asr r5
 544:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 548:	00b2140c 	adcseq	r1, r2, ip, lsl #8
 54c:	51010c20 	tstpl	r1, r0, lsr #24
 550:	243d4003 	ldrtcs	r4, [sp], #-3
 554:	00680a00 	rsbeq	r0, r8, r0, lsl #20
 558:	06200000 	strteq	r0, [r0], -r0
 55c:	16000000 	strne	r0, [r0], -r0
 560:	00000356 	andeq	r0, r0, r6, asr r3
 564:	200d1901 	andcs	r1, sp, r1, lsl #18
 568:	0c000000 	stceq	0, cr0, [r0], {-0}
 56c:	01000000 	mrseq	r0, (UNDEF: 0)
 570:	0005b69c 	muleq	r5, ip, r6
 574:	00971300 	addseq	r1, r7, r0, lsl #6
 578:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
 57c:	00005d20 	andeq	r5, r0, r0, lsr #26
 580:	00026500 	andeq	r6, r2, r0, lsl #10
 584:	00026100 	andeq	r6, r2, r0, lsl #2
 588:	61760900 	cmnvs	r6, r0, lsl #18
 58c:	1901006c 	stmdbne	r1, {r2, r3, r5, r6}
 590:	00002c2f 	andeq	r2, r0, pc, lsr #24
 594:	00028a00 	andeq	r8, r2, r0, lsl #20
 598:	00028600 	andeq	r8, r2, r0, lsl #12
 59c:	00281200 	eoreq	r1, r8, r0, lsl #4
 5a0:	05b60000 	ldreq	r0, [r6, #0]!
 5a4:	010c0000 	mrseq	r0, (UNDEF: 12)
 5a8:	01f30350 	mvnseq	r0, r0, asr r3
 5ac:	51010c50 	tstpl	r1, r0, asr ip
 5b0:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 5b4:	aa160000 	bge	580008 <gpio_event_clear+0x57fe0c>
 5b8:	01000002 	tsteq	r0, r2
 5bc:	00000d16 	andeq	r0, r0, r6, lsl sp
 5c0:	00200000 	eoreq	r0, r0, r0
 5c4:	9c010000 	stcls	0, cr0, [r1], {-0}
 5c8:	00000619 	andeq	r0, r0, r9, lsl r6
 5cc:	00009713 	andeq	r9, r0, r3, lsl r7
 5d0:	21160100 	tstcs	r6, r0, lsl #2
 5d4:	00000619 	andeq	r0, r0, r9, lsl r6
 5d8:	000002af 	andeq	r0, r0, pc, lsr #5
 5dc:	000002ab 	andeq	r0, r0, fp, lsr #5
 5e0:	6c617609 	stclvs	6, cr7, [r1], #-36	; 0xffffffdc
 5e4:	30160100 	andscc	r0, r6, r0, lsl #2
 5e8:	0000002c 	andeq	r0, r0, ip, lsr #32
 5ec:	000002d1 	ldrdeq	r0, [r0], -r1
 5f0:	000002cd 	andeq	r0, r0, sp, asr #5
 5f4:	0000100b 	andeq	r1, r0, fp
 5f8:	00065c00 	andeq	r5, r6, r0, lsl #24
 5fc:	00060800 	andeq	r0, r6, r0, lsl #16
 600:	50010c00 	andpl	r0, r1, r0, lsl #24
 604:	00007402 	andeq	r7, r0, r2, lsl #8
 608:	00001c12 	andeq	r1, r0, r2, lsl ip
 60c:	00066800 	andeq	r6, r6, r0, lsl #16
 610:	50010c00 	andpl	r0, r1, r0, lsl #24
 614:	00007402 	andeq	r7, r0, r2, lsl #8
 618:	1f041700 	svcne	0x00041700
 61c:	18000006 	stmdane	r0, {r1, r2}
 620:	00013919 	andeq	r3, r1, r9, lsl r9
 624:	00013900 	andeq	r3, r1, r0, lsl #18
 628:	069c0400 	ldreq	r0, [ip], r0, lsl #8
 62c:	0002af19 	andeq	sl, r2, r9, lsl pc
 630:	0002af00 	andeq	sl, r2, r0, lsl #30
 634:	06ad0400 	strteq	r0, [sp], r0, lsl #8
 638:	00008919 	andeq	r8, r0, r9, lsl r9
 63c:	00008900 	andeq	r8, r0, r0, lsl #18
 640:	0ac20400 	beq	ff081648 <gpio_event_clear+0xff08144c>
 644:	00026719 	andeq	r6, r2, r9, lsl r7
 648:	00026700 	andeq	r6, r2, r0, lsl #14
 64c:	06280400 	strteq	r0, [r8], -r0, lsl #8
 650:	0000d819 	andeq	sp, r0, r9, lsl r8
 654:	0000d800 	andeq	sp, r0, r0, lsl #16
 658:	066e0400 	strbteq	r0, [lr], -r0, lsl #8
 65c:	00035b19 	andeq	r5, r3, r9, lsl fp
 660:	00035b00 	andeq	r5, r3, r0, lsl #22
 664:	0bc30400 	bleq	ff0c166c <gpio_event_clear+0xff0c1470>
 668:	00011d19 	andeq	r1, r1, r9, lsl sp
 66c:	00011d00 	andeq	r1, r1, r0, lsl #26
 670:	06ae0400 	strteq	r0, [lr], r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bfeb0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
  34:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  38:	3b0b3a13 	blcc	2ce88c <gpio_event_clear+0x2ce690>
  3c:	010b390b 	tsteq	fp, fp, lsl #18
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  48:	00000b1c 	andeq	r0, r0, ip, lsl fp
  4c:	03002807 	movweq	r2, #2055	; 0x807
  50:	00061c0e 	andeq	r1, r6, lr, lsl #24
  54:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
  58:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  5c:	0b3b0b3a 	bleq	ec2d4c <gpio_event_clear+0xec2b50>
  60:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  64:	06120111 			; <UNDEFINED> instruction: 0x06120111
  68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  6c:	00130119 	andseq	r0, r3, r9, lsl r1
  70:	00050900 	andeq	r0, r5, r0, lsl #18
  74:	0b3a0803 	bleq	e82088 <gpio_event_clear+0xe81e8c>
  78:	0b390b3b 	bleq	e42d6c <gpio_event_clear+0xe42b70>
  7c:	17021349 	strne	r1, [r2, -r9, asr #6]
  80:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  84:	82890a00 	addhi	r0, r9, #0, 20
  88:	01110001 	tsteq	r1, r1
  8c:	00001331 	andeq	r1, r0, r1, lsr r3
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	00130113 	andseq	r0, r3, r3, lsl r1
  9c:	828a0c00 	addhi	r0, sl, #0, 24
  a0:	18020001 	stmdane	r2, {r0}
  a4:	00184291 	mulseq	r8, r1, r2
  a8:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
  ac:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  b0:	0b3b0b3a 	bleq	ec2da0 <gpio_event_clear+0xec2ba4>
  b4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  b8:	01111349 	tsteq	r1, r9, asr #6
  bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <gpio_event_clear+0xec2bc0>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  e0:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  e4:	00001802 	andeq	r1, r0, r2, lsl #16
  e8:	49010110 	stmdbmi	r1, {r4, r8}
  ec:	00130113 	andseq	r0, r3, r3, lsl r1
  f0:	00211100 	eoreq	r1, r1, r0, lsl #2
  f4:	0b2f1349 	bleq	bc4e20 <gpio_event_clear+0xbc4c24>
  f8:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	00133101 	andseq	r3, r3, r1, lsl #2
 104:	00051300 	andeq	r1, r5, r0, lsl #6
 108:	0b3a0e03 	bleq	e8391c <gpio_event_clear+0xe83720>
 10c:	0b390b3b 	bleq	e42e00 <gpio_event_clear+0xe42c04>
 110:	17021349 	strne	r1, [r2, -r9, asr #6]
 114:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 118:	00341400 	eorseq	r1, r4, r0, lsl #8
 11c:	0b3a0e03 	bleq	e83930 <gpio_event_clear+0xe83734>
 120:	0b390b3b 	bleq	e42e14 <gpio_event_clear+0xe42c18>
 124:	17021349 	strne	r1, [r2, -r9, asr #6]
 128:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 12c:	00341500 	eorseq	r1, r4, r0, lsl #10
 130:	0b3a0803 	bleq	e82144 <gpio_event_clear+0xe81f48>
 134:	0b390b3b 	bleq	e42e28 <gpio_event_clear+0xe42c2c>
 138:	0b1c1349 	bleq	704e64 <gpio_event_clear+0x704c68>
 13c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
 140:	3a0e0301 	bcc	380d4c <gpio_event_clear+0x380b50>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	1119270b 	tstne	r9, fp, lsl #14
 14c:	40061201 	andmi	r1, r6, r1, lsl #4
 150:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	0b000f17 	bleq	3dbc <gpio_event_clear+0x3bc0>
 15c:	0013490b 	andseq	r4, r3, fp, lsl #18
 160:	00351800 	eorseq	r1, r5, r0, lsl #16
 164:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 168:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 16c:	030e6e19 	movweq	r6, #60953	; 0xee19
 170:	3b0b3a0e 	blcc	2ce9b0 <gpio_event_clear+0x2ce7b4>
 174:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000001fc 	strdeq	r0, [r0], -ip
   8:	0000020f 	andeq	r0, r0, pc, lsl #4
   c:	0f500001 	svceq	0x00500001
  10:	2c000002 	stccs	0, cr0, [r0], {2}
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  2c:	000001c0 	andeq	r0, r0, r0, asr #3
  30:	000001cc 	andeq	r0, r0, ip, asr #3
  34:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  38:	d0000001 	andle	r0, r0, r1
  3c:	04000001 	streq	r0, [r0], #-1
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0001d09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  48:	0001db00 	andeq	sp, r1, r0, lsl #22
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	000001db 	ldrdeq	r0, [r0], -fp
  54:	000001ec 	andeq	r0, r0, ip, ror #3
  58:	ec540001 	mrrc	0, 0, r0, r4, cr1
  5c:	fc000001 	stc2	0, cr0, [r0], {1}
  60:	04000001 	streq	r0, [r0], #-1
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  6c:	00000000 	andeq	r0, r0, r0
  70:	ec000000 	stc	0, cr0, [r0], {-0}
  74:	fc000001 	stc2	0, cr0, [r0], {1}
  78:	01000001 	tsteq	r0, r1
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  90:	016c0000 	cmneq	ip, r0
  94:	01880000 	orreq	r0, r8, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00018850 	andeq	r8, r1, r0, asr r8
  a0:	00018b00 	andeq	r8, r1, r0, lsl #22
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	0000018b 	andeq	r0, r0, fp, lsl #3
  ac:	00000194 	muleq	r0, r4, r1
  b0:	01f30004 	mvnseq	r0, r4
  b4:	01949f50 	orrseq	r9, r4, r0, asr pc
  b8:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
  bc:	00010000 	andeq	r0, r1, r0
  c0:	0001a850 	andeq	sl, r1, r0, asr r8
  c4:	0001ab00 	andeq	sl, r1, r0, lsl #22
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	0001ab68 	andeq	sl, r1, r8, ror #22
  d0:	0001c000 	andeq	ip, r1, r0
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  ec:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  f0:	34000001 	strcc	r0, [r0], #-1
  f4:	01000001 	tsteq	r0, r1
  f8:	01345000 	teqeq	r4, r0
  fc:	01370000 	teqeq	r7, r0
 100:	00010000 	andeq	r0, r1, r0
 104:	00013751 	andeq	r3, r1, r1, asr r7
 108:	00014000 	andeq	r4, r1, r0
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	409f5001 	addsmi	r5, pc, r1
 114:	54000001 	strpl	r0, [r0], #-1
 118:	01000001 	tsteq	r0, r1
 11c:	01545000 	cmpeq	r4, r0
 120:	01570000 	cmpeq	r7, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	01576891 			; <UNDEFINED> instruction: 0x01576891
 12c:	016c0000 	cmneq	ip, r0
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 144:	00f80000 	rscseq	r0, r8, r0
 148:	010c0000 	mrseq	r0, (UNDEF: 12)
 14c:	00010000 	andeq	r0, r1, r0
 150:	00010c50 	andeq	r0, r1, r0, asr ip
 154:	00010f00 	andeq	r0, r1, r0, lsl #30
 158:	51000100 	mrspl	r0, (UNDEF: 16)
 15c:	0000010f 	andeq	r0, r0, pc, lsl #2
 160:	00000118 	andeq	r0, r0, r8, lsl r1
 164:	01f30004 	mvnseq	r0, r4
 168:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 178:	000000d8 	ldrdeq	r0, [r0], -r8
 17c:	000000ec 	andeq	r0, r0, ip, ror #1
 180:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 184:	ef000000 	svc	0x00000000
 188:	01000000 	mrseq	r0, (UNDEF: 0)
 18c:	00ef5100 	rsceq	r5, pc, r0, lsl #2
 190:	00f80000 	rscseq	r0, r8, r0
 194:	00040000 	andeq	r0, r4, r0
 198:	9f5001f3 	svcls	0x005001f3
	...
 1ac:	00700000 	rsbseq	r0, r0, r0
 1b0:	008c0000 	addeq	r0, ip, r0
 1b4:	00010000 	andeq	r0, r1, r0
 1b8:	00008c50 	andeq	r8, r0, r0, asr ip
 1bc:	00009400 	andeq	r9, r0, r0, lsl #8
 1c0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 1c4:	00000094 	muleq	r0, r4, r0
 1c8:	000000a4 	andeq	r0, r0, r4, lsr #1
 1cc:	01f30004 	mvnseq	r0, r4
 1d0:	00a49f50 	adceq	r9, r4, r0, asr pc
 1d4:	00bc0000 	adcseq	r0, ip, r0
 1d8:	00010000 	andeq	r0, r1, r0
 1dc:	0000bc50 	andeq	fp, r0, r0, asr ip
 1e0:	0000d800 	andeq	sp, r0, r0, lsl #16
 1e4:	f3000400 	vshl.u8	d0, d0, d0
 1e8:	009f5001 	addseq	r5, pc, r1
	...
 1f4:	00009000 	andeq	r9, r0, r0
 1f8:	00009800 	andeq	r9, r0, r0, lsl #16
 1fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 208:	00940000 	addseq	r0, r4, r0
 20c:	00a40000 	adceq	r0, r4, r0
 210:	00010000 	andeq	r0, r1, r0
 214:	00000054 	andeq	r0, r0, r4, asr r0
	...
 220:	00002c00 	andeq	r2, r0, r0, lsl #24
 224:	00004300 	andeq	r4, r0, r0, lsl #6
 228:	50000100 	andpl	r0, r0, r0, lsl #2
 22c:	00000043 	andeq	r0, r0, r3, asr #32
 230:	00000070 	andeq	r0, r0, r0, ror r0
 234:	00550001 	subseq	r0, r5, r1
	...
 240:	2c000000 	stccs	0, cr0, [r0], {-0}
 244:	43000000 	movwmi	r0, #0
 248:	01000000 	mrseq	r0, (UNDEF: 0)
 24c:	00435100 	subeq	r5, r3, r0, lsl #2
 250:	00700000 	rsbseq	r0, r0, r0
 254:	00010000 	andeq	r0, r1, r0
 258:	00000054 	andeq	r0, r0, r4, asr r0
	...
 264:	00002000 	andeq	r2, r0, r0
 268:	00002700 	andeq	r2, r0, r0, lsl #14
 26c:	50000100 	andpl	r0, r0, r0, lsl #2
 270:	00000027 	andeq	r0, r0, r7, lsr #32
 274:	0000002c 	andeq	r0, r0, ip, lsr #32
 278:	01f30004 	mvnseq	r0, r4
 27c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 288:	00200000 	eoreq	r0, r0, r0
 28c:	00270000 	eoreq	r0, r7, r0
 290:	00010000 	andeq	r0, r1, r0
 294:	00002751 	andeq	r2, r0, r1, asr r7
 298:	00002c00 	andeq	r2, r0, r0, lsl #24
 29c:	f3000400 	vshl.u8	d0, d0, d0
 2a0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 2b0:	0f000000 	svceq	0x00000000
 2b4:	01000000 	mrseq	r0, (UNDEF: 0)
 2b8:	000f5000 	andeq	r5, pc, r0
 2bc:	00200000 	eoreq	r0, r0, r0
 2c0:	00010000 	andeq	r0, r1, r0
 2c4:	00000054 	andeq	r0, r0, r4, asr r0
	...
 2d4:	00000f00 	andeq	r0, r0, r0, lsl #30
 2d8:	51000100 	mrspl	r0, (UNDEF: 16)
 2dc:	0000000f 	andeq	r0, r0, pc
 2e0:	00000020 	andeq	r0, r0, r0, lsr #32
 2e4:	00550001 	subseq	r0, r5, r1
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	Address 0x00000000000002ec is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000022c 	andeq	r0, r0, ip, lsr #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	00770003 	rsbseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  50:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  5c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  60:	72000001 	andvc	r0, r0, #1, 0
  64:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  68:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  6c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  70:	00682e73 	rsbeq	r2, r8, r3, ror lr
  74:	72000001 	andvc	r0, r0, #1, 0
  78:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	00350500 	eorseq	r0, r5, r0, lsl #10
  84:	00000205 	andeq	r0, r0, r5, lsl #4
  88:	15030000 	strne	r0, [r3, #-0]
  8c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  90:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
  94:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
  98:	01052e05 	tsteq	r5, r5, lsl #28
  9c:	06340567 	ldrteq	r0, [r4], -r7, ror #10
  a0:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  a4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffaa7 <gpio_event_clear+0xfffff8ab>
  a8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffaaf <gpio_event_clear+0xfffff8b3>
  ac:	05310630 	ldreq	r0, [r1, #-1584]!	; 0xfffff9d0
  b0:	07051305 	streq	r1, [r5, -r5, lsl #6]
  b4:	30050106 	andcc	r0, r5, r6, lsl #2
  b8:	06050549 	streq	r0, [r5], -r9, asr #10
  bc:	33832f6a 	orrcc	r2, r3, #424	; 0x1a8
  c0:	01056913 	tsteq	r5, r3, lsl r9
  c4:	24052f06 	strcs	r2, [r5], #-3846	; 0xfffff0fa
  c8:	01065206 	tsteq	r6, r6, lsl #4
  cc:	4b060505 	blmi	1814e8 <gpio_event_clear+0x1812ec>
  d0:	04020001 	streq	r0, [r2], #-1
  d4:	02008202 	andeq	r8, r0, #536870912	; 0x20000000
  d8:	00010204 	andeq	r0, r1, r4, lsl #4
  dc:	14020402 	strne	r0, [r2], #-1026	; 0xfffffbfe
  e0:	02001805 	andeq	r1, r0, #327680	; 0x50000
  e4:	01060204 	tsteq	r6, r4, lsl #4
  e8:	02040200 	andeq	r0, r4, #0, 4
  ec:	0005052e 	andeq	r0, r5, lr, lsr #10
  f0:	06020402 	streq	r0, [r2], -r2, lsl #8
  f4:	000e052f 	andeq	r0, lr, pc, lsr #10
  f8:	06020402 	streq	r0, [r2], -r2, lsl #8
  fc:	00050501 	andeq	r0, r5, r1, lsl #10
 100:	06020402 	streq	r0, [r2], -r2, lsl #8
 104:	0015052f 	andseq	r0, r5, pc, lsr #10
 108:	06020402 	streq	r0, [r2], -r2, lsl #8
 10c:	00010501 	andeq	r0, r1, r1, lsl #10
 110:	2f020402 	svccs	0x00020402
 114:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 118:	61060104 	tstvs	r6, r4, lsl #2
 11c:	01040200 	mrseq	r0, R12_usr
 120:	04020001 	streq	r0, [r2], #-1
 124:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 128:	06010402 	streq	r0, [r1], -r2, lsl #8
 12c:	0329052e 			; <UNDEFINED> instruction: 0x0329052e
 130:	0505ba0c 	streq	fp, [r5, #-2572]	; 0xfffff5f4
 134:	06070513 			; <UNDEFINED> instruction: 0x06070513
 138:	49290501 	stmdbmi	r9!, {r0, r8, sl}
 13c:	31060505 	tstcc	r6, r5, lsl #10
 140:	01054a06 	tsteq	r5, r6, lsl #20
 144:	062a052f 	strteq	r0, [sl], -pc, lsr #10
 148:	13050551 	movwne	r0, #21841	; 0x5551
 14c:	01060705 	tsteq	r6, r5, lsl #14
 150:	05492a05 	strbeq	r2, [r9, #-2565]	; 0xfffff5fb
 154:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 158:	2f01054a 	svccs	0x0001054a
 15c:	4c062705 	stcmi	7, cr2, [r6], {5}
 160:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 164:	0d056706 	stceq	7, cr6, [r5, #-24]	; 0xffffffe8
 168:	07050106 	streq	r0, [r5, -r6, lsl #2]
 16c:	0609052e 	streq	r0, [r9], -lr, lsr #10
 170:	1305054b 	movwne	r0, #21835	; 0x554b
 174:	01052e06 	tsteq	r5, r6, lsl #28
 178:	0609052f 	streq	r0, [r9], -pc, lsr #10
 17c:	9e060148 	adflssm	f0, f6, #0.0
 180:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 184:	050106a2 	streq	r0, [r1, #-1698]	; 0xfffff95e
 188:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
 18c:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 190:	09052e07 	stmdbeq	r5, {r0, r1, r2, r9, sl, fp, sp}
 194:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 198:	052e0613 	streq	r0, [lr, #-1555]!	; 0xfffff9ed
 19c:	09052f01 	stmdbeq	r5, {r0, r8, r9, sl, fp, sp}
 1a0:	06014806 	streq	r4, [r1], -r6, lsl #16
 1a4:	052e069e 	streq	r0, [lr, #-1694]!	; 0xfffff962
 1a8:	0505a627 	streq	sl, [r5, #-1575]	; 0xfffff9d9
 1ac:	06070513 			; <UNDEFINED> instruction: 0x06070513
 1b0:	4b100501 	blmi	4015bc <gpio_event_clear+0x4013c0>
 1b4:	05330105 	ldreq	r0, [r3, #-261]!	; 0xfffffefb
 1b8:	2e790327 	cdpcs	3, 7, cr0, cr9, cr7, {1}
 1bc:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 1c0:	0613052f 	ldreq	r0, [r3], -pc, lsr #10
 1c4:	4a2d0501 	bmi	b415d0 <gpio_event_clear+0xb413d4>
 1c8:	052e0e05 	streq	r0, [lr, #-3589]!	; 0xfffff1fb
 1cc:	2f2f0605 	svccs	0x002f0605
 1d0:	01060c05 	tsteq	r6, r5, lsl #24
 1d4:	052f0105 	streq	r0, [pc, #-261]!	; d7 <.debug_line+0xd7>
 1d8:	054d0625 	strbeq	r0, [sp, #-1573]	; 0xfffff9db
 1dc:	07051305 	streq	r1, [r5, -r5, lsl #6]
 1e0:	25050106 	strcs	r0, [r5, #-262]	; 0xfffffefa
 1e4:	06050549 	streq	r0, [r5], -r9, asr #10
 1e8:	05832f4d 	streq	r2, [r3, #3917]	; 0xf4d
 1ec:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
 1f0:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	50470067 	subpl	r0, r7, r7, rrx
  14:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; fffff0d3 <gpio_event_clear+0xffffeed7>
  18:	544e4556 	strbpl	r4, [lr], #-1366	; 0xfffffaaa
  1c:	5445445f 	strbpl	r4, [r5], #-1119	; 0xfffffba1
  20:	30544345 	subscc	r4, r4, r5, asr #6
  24:	73694400 	cmnvc	r9, #0, 8
  28:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  2c:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  30:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
  34:	00735152 	rsbseq	r5, r3, r2, asr r1
  38:	4f495047 	svcmi	0x00495047
  3c:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  40:	50470030 	subpl	r0, r7, r0, lsr r0
  44:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  48:	0031544e 	eorseq	r5, r1, lr, asr #8
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  54:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  58:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  5c:	46003354 			; <UNDEFINED> instruction: 0x46003354
  60:	635f5149 	cmpvs	pc, #1073741842	; 0x40000012
  64:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  68:	67006c6f 	strvs	r6, [r0, -pc, ror #24]
  6c:	5f6f6970 	svcpl	0x006f6970
  70:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
  74:	65645f74 	strbvs	r5, [r4, #-3956]!	; 0xfffff08c
  78:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
  7c:	47006465 	strmi	r6, [r0, -r5, ror #8]
  80:	5f4f4950 	svcpl	0x004f4950
  84:	32544e49 	subscc	r4, r4, #1168	; 0x490
  88:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  8c:	70003233 	andvc	r3, r0, r3, lsr r2
  90:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  94:	6100676e 	tstvs	r0, lr, ror #14
  98:	00726464 	rsbseq	r6, r2, r4, ror #8
  9c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  a0:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
  a4:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
  a8:	5152495f 	cmppl	r2, pc, asr r9
  ac:	6e450073 	mcrvs	0, 2, r0, cr5, cr3, {3}
  b0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  b4:	5152495f 	cmppl	r2, pc, asr r9
  b8:	00315f73 	eorseq	r5, r1, r3, ror pc
  bc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  c0:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  c4:	5f735152 	svcpl	0x00735152
  c8:	6e750032 	mrcvs	0, 3, r0, cr5, cr2, {1}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d4:	00726168 	rsbseq	r6, r2, r8, ror #2
  d8:	61656c63 	cmnvs	r5, r3, ror #24
  dc:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  e0:	746f6f62 	strbtvc	r6, [pc], #-3938	; e8 <.debug_str+0xe8>
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  ec:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  f4:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  f8:	5f6f6970 	svcpl	0x006f6970
  fc:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 100:	6c5f656c 	cfldr64vs	mvdx6, [pc], {108}	; 0x6c
 104:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 108:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 10c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 110:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 114:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	74757000 	ldrbtvc	r7, [r5], #-0
 120:	67003233 	smladxvs	r0, r3, r2, r3
 124:	5f6f6970 	svcpl	0x006f6970
 128:	5f746e69 	svcpl	0x00746e69
 12c:	6c6c6166 	stfvse	f6, [ip], #-408	; 0xfffffe68
 130:	5f676e69 	svcpl	0x00676e69
 134:	65676465 	strbvs	r6, [r7, #-1125]!	; 0xfffffb9b
 138:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 13c:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
 140:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
 144:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 148:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 14c:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 150:	50470074 	subpl	r0, r7, r4, ror r0
 154:	525f4f49 	subspl	r4, pc, #292	; 0x124
 158:	4e495349 	cdpmi	3, 4, cr5, cr9, cr9, {2}
 15c:	44455f47 	strbmi	r5, [r5], #-3911	; 0xfffff0b9
 160:	5f004547 	svcpl	0x00004547
 164:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 168:	4f495443 	svcmi	0x00495443
 16c:	005f5f4e 	subseq	r5, pc, lr, asr #30
 170:	6f697067 	svcvs	0x00697067
 174:	6576655f 	ldrbvs	r6, [r6, #-1375]!	; 0xfffffaa1
 178:	635f746e 	cmpvs	pc, #1845493760	; 0x6e000000
 17c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 180:	736e7500 	cmnvc	lr, #0, 10
 184:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 188:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 18c:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
 190:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 194:	30312039 	eorscc	r2, r1, r9, lsr r0
 198:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 19c:	32303220 	eorscc	r3, r0, #32, 4
 1a0:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 1a4:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 1a8:	61656c65 	cmnvs	r5, r5, ror #24
 1ac:	20296573 	eorcs	r6, r9, r3, ror r5
 1b0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1b4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1bc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1c4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1c8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1cc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1d0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1d4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1d8:	6f6c666d 	svcvs	0x006c666d
 1dc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1e0:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1e4:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1e8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1ec:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1f0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1f4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1f8:	7a6b3676 	bvc	1acdbd8 <gpio_event_clear+0x1acd9dc>
 1fc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 200:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 204:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 208:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 20c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 210:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 214:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 218:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 21c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 220:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 224:	6f6c2067 	svcvs	0x006c2067
 228:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 22c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 230:	2064656e 	rsbcs	r6, r4, lr, ror #10
 234:	00746e69 	rsbseq	r6, r4, r9, ror #28
 238:	6f697067 	svcvs	0x00697067
 23c:	616e655f 	cmnvs	lr, pc, asr r5
 240:	5f656c62 	svcpl	0x00656c62
 244:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
 248:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 24c:	5f6f6970 	svcpl	0x006f6970
 250:	00746e69 	rsbseq	r6, r4, r9, ror #28
 254:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 258:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 25c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 260:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 264:	70007261 	andvc	r7, r0, r1, ror #4
 268:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 26c:	5047006b 	subpl	r0, r7, fp, rrx
 270:	425f4f49 	subsmi	r4, pc, #292	; 0x124
 274:	00455341 	subeq	r5, r5, r1, asr #6
 278:	4f495047 	svcmi	0x00495047
 27c:	4749485f 	smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>
 280:	45445f48 	strbmi	r5, [r4, #-3912]	; 0xfffff0b8
 284:	54434554 	strbpl	r4, [r3], #-1364	; 0xfffffaac
 288:	6f687300 	svcvs	0x00687300
 28c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 290:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 294:	705f5152 	subsvc	r5, pc, r2, asr r1	; <UNPREDICTABLE>
 298:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 29c:	325f676e 	subscc	r6, pc, #28835840	; 0x1b80000
 2a0:	51524900 	cmppl	r2, r0, lsl #18
 2a4:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
 2a8:	726f0065 	rsbvc	r0, pc, #101, 0	; 0x65
 2ac:	50003233 	andpl	r3, r0, r3, lsr r2
 2b0:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 2b4:	6f682f00 	svcvs	0x00682f00
 2b8:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffd53 <gpio_event_clear+0xfffffb57>
 2bc:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
 2c0:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
 2c4:	2f737361 	svccs	0x00737361
 2c8:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
 2cc:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 2d0:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
 2d4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2d8:	732f6970 			; <UNDEFINED> instruction: 0x732f6970
 2dc:	66666174 			; <UNDEFINED> instruction: 0x66666174
 2e0:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
 2e4:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0xfffffe8a
 2e8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2ec:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 2f0:	69725f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 2f4:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
 2f8:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
 2fc:	69440065 	stmdbvs	r4, {r0, r2, r5, r6}^
 300:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 304:	52495f65 	subpl	r5, r9, #404	; 0x194
 308:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
 30c:	73694400 	cmnvc	r9, #0, 8
 310:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 314:	5152495f 	cmppl	r2, pc, asr r9
 318:	00325f73 	eorseq	r5, r2, r3, ror pc
 31c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 320:	63206465 			; <UNDEFINED> instruction: 0x63206465
 324:	00726168 	rsbseq	r6, r2, r8, ror #2
 328:	4f495047 	svcmi	0x00495047
 32c:	4c41465f 	mcrrmi	6, 5, r4, r1, cr15
 330:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
 334:	4744455f 	smlsldmi	r4, r4, pc, r5	; <UNPREDICTABLE>
 338:	50470045 	subpl	r0, r7, r5, asr #32
 33c:	4c5f4f49 	mrrcmi	15, 4, r4, pc, cr9	; <UNPREDICTABLE>
 340:	445f574f 	ldrbmi	r5, [pc], #-1871	; 348 <.debug_str+0x348>
 344:	43455445 	movtmi	r5, #21573	; 0x5445
 348:	73690054 	cmnvc	r9, #84, 0	; 0x54
 34c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 350:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 354:	524f0074 	subpl	r0, pc, #116, 0	; 0x74
 358:	67003233 	smladxvs	r0, r3, r2, r3
 35c:	32337465 	eorscc	r7, r3, #1694498816	; 0x65000000
 360:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 364:	6e692d6f 	cdpvs	13, 6, cr2, cr9, cr15, {3}
 368:	00632e74 	rsbeq	r2, r3, r4, ror lr
 36c:	5f515249 	svcpl	0x00515249
 370:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
 374:	5f676e69 	svcpl	0x00676e69
 378:	Address 0x0000000000000378 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_event_clear+0xfffffcd4>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0000000c 	andeq	r0, r0, ip
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000044 	andeq	r0, r0, r4, asr #32
  54:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	00000068 	andeq	r0, r0, r8, rrx
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	42018e02 	andmi	r8, r1, #2, 28
  78:	0a54100e 	beq	15040b8 <gpio_event_clear+0x1503ebc>
  7c:	0b42080e 	bleq	10820bc <gpio_event_clear+0x1081ec0>
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	000000d8 	ldrdeq	r0, [r0], -r8
  8c:	00000020 	andeq	r0, r0, r0, lsr #32
  90:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000000f8 	strdeq	r0, [r0], -r8
  a4:	00000020 	andeq	r0, r0, r0, lsr #32
  a8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	0000001c 	andeq	r0, r0, ip, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000118 	andeq	r0, r0, r8, lsl r1
  bc:	00000054 	andeq	r0, r0, r4, asr r0
  c0:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  c4:	100e4201 	andne	r4, lr, r1, lsl #4
  c8:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
  cc:	00000b42 	andeq	r0, r0, r2, asr #22
  d0:	0000001c 	andeq	r0, r0, ip, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0000016c 	andeq	r0, r0, ip, ror #2
  dc:	00000054 	andeq	r0, r0, r4, asr r0
  e0:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  e4:	100e4201 	andne	r4, lr, r1, lsl #4
  e8:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
  ec:	00000b42 	andeq	r0, r0, r2, asr #22
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001c0 	andeq	r0, r0, r0, asr #3
  fc:	0000003c 	andeq	r0, r0, ip, lsr r0
 100:	84080e4a 	strhi	r0, [r8], #-3658	; 0xfffff1b6
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001fc 	strdeq	r0, [r0], -ip
 114:	00000030 	andeq	r0, r0, r0, lsr r0
 118:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd630>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_event_clear+0x46234>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc_heap_end>:
   0:	e59f3004 	ldr	r3, [pc, #4]	; c <kmalloc_heap_end+0xc>
   4:	e5930000 	ldr	r0, [r3]
   8:	e12fff1e 	bx	lr
   c:	00000000 	andeq	r0, r0, r0

00000010 <kmalloc_heap_start>:
  10:	e59f3004 	ldr	r3, [pc, #4]	; 1c <kmalloc_heap_start+0xc>
  14:	e5930004 	ldr	r0, [r3, #4]
  18:	e12fff1e 	bx	lr
  1c:	00000000 	andeq	r0, r0, r0

00000020 <kmalloc_heap_ptr>:
  20:	e59f3004 	ldr	r3, [pc, #4]	; 2c <kmalloc_heap_ptr+0xc>
  24:	e5930000 	ldr	r0, [r3]
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

00000030 <kmalloc_init_set_start>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e3510000 	cmp	r1, #0, 0
  3c:	0a00000a 	beq	6c <kmalloc_init_set_start+0x3c>
  40:	e59f306c 	ldr	r3, [pc, #108]	; b4 <kmalloc_init_set_start+0x84>
  44:	e5933000 	ldr	r3, [r3]
  48:	e1530000 	cmp	r3, r0
  4c:	8a00000e 	bhi	8c <kmalloc_init_set_start+0x5c>
  50:	e59f305c 	ldr	r3, [pc, #92]	; b4 <kmalloc_init_set_start+0x84>
  54:	e5830000 	str	r0, [r3]
  58:	e5830004 	str	r0, [r3, #4]
  5c:	e0800001 	add	r0, r0, r1
  60:	e5830008 	str	r0, [r3, #8]
  64:	e28dd00c 	add	sp, sp, #12, 0
  68:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  6c:	e59f3044 	ldr	r3, [pc, #68]	; b8 <kmalloc_init_set_start+0x88>
  70:	e58d3000 	str	r3, [sp]
  74:	e3a03030 	mov	r3, #48, 0	; 0x30
  78:	e59f203c 	ldr	r2, [pc, #60]	; bc <kmalloc_init_set_start+0x8c>
  7c:	e59f103c 	ldr	r1, [pc, #60]	; c0 <kmalloc_init_set_start+0x90>
  80:	e59f003c 	ldr	r0, [pc, #60]	; c4 <kmalloc_init_set_start+0x94>
  84:	ebfffffe 	bl	0 <printk>
  88:	ebfffffe 	bl	0 <clean_reboot>
  8c:	e59f3020 	ldr	r3, [pc, #32]	; b4 <kmalloc_init_set_start+0x84>
  90:	e5933008 	ldr	r3, [r3, #8]
  94:	e58d3004 	str	r3, [sp, #4]
  98:	e58d0000 	str	r0, [sp]
  9c:	e3a03034 	mov	r3, #52, 0	; 0x34
  a0:	e59f2014 	ldr	r2, [pc, #20]	; bc <kmalloc_init_set_start+0x8c>
  a4:	e59f1014 	ldr	r1, [pc, #20]	; c0 <kmalloc_init_set_start+0x90>
  a8:	e59f0018 	ldr	r0, [pc, #24]	; c8 <kmalloc_init_set_start+0x98>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	0000002c 	andeq	r0, r0, ip, lsr #32

000000cc <kmalloc_init>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f303c 	ldr	r3, [pc, #60]	; 114 <kmalloc_init+0x48>
  d4:	e5933000 	ldr	r3, [r3]
  d8:	e3530000 	cmp	r3, #0, 0
  dc:	1a000006 	bne	fc <kmalloc_init+0x30>
  e0:	e59f302c 	ldr	r3, [pc, #44]	; 114 <kmalloc_init+0x48>
  e4:	e3a02001 	mov	r2, #1, 0
  e8:	e5832000 	str	r2, [r3]
  ec:	e3a01201 	mov	r1, #268435456	; 0x10000000
  f0:	e3a00601 	mov	r0, #1048576	; 0x100000
  f4:	ebfffffe 	bl	30 <kmalloc_init_set_start>
  f8:	e8bd8010 	pop	{r4, pc}
  fc:	e3a03040 	mov	r3, #64, 0	; 0x40
 100:	e59f2010 	ldr	r2, [pc, #16]	; 118 <kmalloc_init+0x4c>
 104:	e59f1010 	ldr	r1, [pc, #16]	; 11c <kmalloc_init+0x50>
 108:	e59f0010 	ldr	r0, [pc, #16]	; 120 <kmalloc_init+0x54>
 10c:	ebfffffe 	bl	0 <printk>
 110:	ebfffffe 	bl	0 <clean_reboot>
 114:	00000000 	andeq	r0, r0, r0
 118:	00000018 	andeq	r0, r0, r8, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	00000070 	andeq	r0, r0, r0, ror r0

00000124 <kmalloc_notzero>:
 124:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 128:	e24dd00c 	sub	sp, sp, #12, 0
 12c:	e3500000 	cmp	r0, #0, 0
 130:	0a00000a 	beq	160 <kmalloc_notzero+0x3c>
 134:	e2800007 	add	r0, r0, #7, 0
 138:	e3c03007 	bic	r3, r0, #7, 0
 13c:	e59f2060 	ldr	r2, [pc, #96]	; 1a4 <kmalloc_notzero+0x80>
 140:	e5920000 	ldr	r0, [r2]
 144:	e0801003 	add	r1, r0, r3
 148:	e5821000 	str	r1, [r2]
 14c:	e5922008 	ldr	r2, [r2, #8]
 150:	e1510002 	cmp	r1, r2
 154:	8a000009 	bhi	180 <kmalloc_notzero+0x5c>
 158:	e28dd00c 	add	sp, sp, #12, 0
 15c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 160:	e59f3040 	ldr	r3, [pc, #64]	; 1a8 <kmalloc_notzero+0x84>
 164:	e58d3000 	str	r3, [sp]
 168:	e3a03048 	mov	r3, #72, 0	; 0x48
 16c:	e59f2038 	ldr	r2, [pc, #56]	; 1ac <kmalloc_notzero+0x88>
 170:	e59f1038 	ldr	r1, [pc, #56]	; 1b0 <kmalloc_notzero+0x8c>
 174:	e59f0038 	ldr	r0, [pc, #56]	; 1b4 <kmalloc_notzero+0x90>
 178:	ebfffffe 	bl	0 <printk>
 17c:	ebfffffe 	bl	0 <clean_reboot>
 180:	e0422000 	sub	r2, r2, r0
 184:	e58d2004 	str	r2, [sp, #4]
 188:	e58d3000 	str	r3, [sp]
 18c:	e3a0304e 	mov	r3, #78, 0	; 0x4e
 190:	e59f2014 	ldr	r2, [pc, #20]	; 1ac <kmalloc_notzero+0x88>
 194:	e59f1014 	ldr	r1, [pc, #20]	; 1b0 <kmalloc_notzero+0x8c>
 198:	e59f0018 	ldr	r0, [pc, #24]	; 1b8 <kmalloc_notzero+0x94>
 19c:	ebfffffe 	bl	0 <printk>
 1a0:	ebfffffe 	bl	0 <clean_reboot>
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	000000a0 	andeq	r0, r0, r0, lsr #1
 1ac:	00000028 	andeq	r0, r0, r8, lsr #32
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	0000000c 	andeq	r0, r0, ip
 1b8:	000000a8 	andeq	r0, r0, r8, lsr #1

000001bc <kmalloc>:
 1bc:	e92d4030 	push	{r4, r5, lr}
 1c0:	e24dd00c 	sub	sp, sp, #12, 0
 1c4:	e2504000 	subs	r4, r0, #0, 0
 1c8:	0a000008 	beq	1f0 <kmalloc+0x34>
 1cc:	e1a00004 	mov	r0, r4
 1d0:	ebfffffe 	bl	124 <kmalloc_notzero>
 1d4:	e1a05000 	mov	r5, r0
 1d8:	e1a02004 	mov	r2, r4
 1dc:	e3a01000 	mov	r1, #0, 0
 1e0:	ebfffffe 	bl	0 <memset>
 1e4:	e1a00005 	mov	r0, r5
 1e8:	e28dd00c 	add	sp, sp, #12, 0
 1ec:	e8bd8030 	pop	{r4, r5, pc}
 1f0:	e59f3018 	ldr	r3, [pc, #24]	; 210 <kmalloc+0x54>
 1f4:	e58d3000 	str	r3, [sp]
 1f8:	e3a03054 	mov	r3, #84, 0	; 0x54
 1fc:	e59f2010 	ldr	r2, [pc, #16]	; 214 <kmalloc+0x58>
 200:	e59f1010 	ldr	r1, [pc, #16]	; 218 <kmalloc+0x5c>
 204:	e59f0010 	ldr	r0, [pc, #16]	; 21c <kmalloc+0x60>
 208:	ebfffffe 	bl	0 <printk>
 20c:	ebfffffe 	bl	0 <clean_reboot>
 210:	000000a0 	andeq	r0, r0, r0, lsr #1
 214:	00000038 	andeq	r0, r0, r8, lsr r0
 218:	00000000 	andeq	r0, r0, r0
 21c:	0000000c 	andeq	r0, r0, ip

00000220 <kmalloc_aligned>:
 220:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 224:	e24dd00c 	sub	sp, sp, #12, 0
 228:	e3500000 	cmp	r0, #0, 0
 22c:	0a000014 	beq	284 <kmalloc_aligned+0x64>
 230:	e2613000 	rsb	r3, r1, #0, 0
 234:	e1d13003 	bics	r3, r1, r3
 238:	1a000019 	bne	2a4 <kmalloc_aligned+0x84>
 23c:	e3510008 	cmp	r1, #8, 0
 240:	33a01008 	movcc	r1, #8, 0
 244:	e59f30c0 	ldr	r3, [pc, #192]	; 30c <kmalloc_aligned+0xec>
 248:	e5932000 	ldr	r2, [r3]
 24c:	e2613000 	rsb	r3, r1, #0, 0
 250:	e1d1c003 	bics	ip, r1, r3
 254:	1a00001b 	bne	2c8 <kmalloc_aligned+0xa8>
 258:	e0822001 	add	r2, r2, r1
 25c:	e2422001 	sub	r2, r2, #1, 0
 260:	e0033002 	and	r3, r3, r2
 264:	e2411001 	sub	r1, r1, #1, 0
 268:	e1110003 	tst	r1, r3
 26c:	1a00001d 	bne	2e8 <kmalloc_aligned+0xc8>
 270:	e59f2094 	ldr	r2, [pc, #148]	; 30c <kmalloc_aligned+0xec>
 274:	e5823000 	str	r3, [r2]
 278:	ebfffffe 	bl	1bc <kmalloc>
 27c:	e28dd00c 	add	sp, sp, #12, 0
 280:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 284:	e59f3084 	ldr	r3, [pc, #132]	; 310 <kmalloc_aligned+0xf0>
 288:	e58d3000 	str	r3, [sp]
 28c:	e3a0305f 	mov	r3, #95, 0	; 0x5f
 290:	e59f207c 	ldr	r2, [pc, #124]	; 314 <kmalloc_aligned+0xf4>
 294:	e59f107c 	ldr	r1, [pc, #124]	; 318 <kmalloc_aligned+0xf8>
 298:	e59f007c 	ldr	r0, [pc, #124]	; 31c <kmalloc_aligned+0xfc>
 29c:	ebfffffe 	bl	0 <printk>
 2a0:	ebfffffe 	bl	0 <clean_reboot>
 2a4:	ebfffffe 	bl	0 <rpi_reset_putc>
 2a8:	e59f3070 	ldr	r3, [pc, #112]	; 320 <kmalloc_aligned+0x100>
 2ac:	e58d3000 	str	r3, [sp]
 2b0:	e3a03060 	mov	r3, #96, 0	; 0x60
 2b4:	e59f2058 	ldr	r2, [pc, #88]	; 314 <kmalloc_aligned+0xf4>
 2b8:	e59f1058 	ldr	r1, [pc, #88]	; 318 <kmalloc_aligned+0xf8>
 2bc:	e59f0060 	ldr	r0, [pc, #96]	; 324 <kmalloc_aligned+0x104>
 2c0:	ebfffffe 	bl	0 <printk>
 2c4:	ebfffffe 	bl	0 <clean_reboot>
 2c8:	e59f3058 	ldr	r3, [pc, #88]	; 328 <kmalloc_aligned+0x108>
 2cc:	e58d3000 	str	r3, [sp]
 2d0:	e3a03011 	mov	r3, #17, 0
 2d4:	e59f2050 	ldr	r2, [pc, #80]	; 32c <kmalloc_aligned+0x10c>
 2d8:	e59f1038 	ldr	r1, [pc, #56]	; 318 <kmalloc_aligned+0xf8>
 2dc:	e59f0038 	ldr	r0, [pc, #56]	; 31c <kmalloc_aligned+0xfc>
 2e0:	ebfffffe 	bl	0 <printk>
 2e4:	ebfffffe 	bl	0 <clean_reboot>
 2e8:	ebfffffe 	bl	0 <rpi_reset_putc>
 2ec:	e59f303c 	ldr	r3, [pc, #60]	; 330 <kmalloc_aligned+0x110>
 2f0:	e58d3000 	str	r3, [sp]
 2f4:	e3a03068 	mov	r3, #104, 0	; 0x68
 2f8:	e59f2014 	ldr	r2, [pc, #20]	; 314 <kmalloc_aligned+0xf4>
 2fc:	e59f1014 	ldr	r1, [pc, #20]	; 318 <kmalloc_aligned+0xf8>
 300:	e59f002c 	ldr	r0, [pc, #44]	; 334 <kmalloc_aligned+0x114>
 304:	ebfffffe 	bl	0 <printk>
 308:	ebfffffe 	bl	0 <clean_reboot>
 30c:	00000000 	andeq	r0, r0, r0
 310:	000000a0 	andeq	r0, r0, r0, lsr #1
 314:	00000040 	andeq	r0, r0, r0, asr #32
 318:	00000000 	andeq	r0, r0, r0
 31c:	0000000c 	andeq	r0, r0, ip
 320:	0000011c 	andeq	r0, r0, ip, lsl r1
 324:	000000e8 	andeq	r0, r0, r8, ror #1
 328:	00000130 	andeq	r0, r0, r0, lsr r1
 32c:	00000050 	andeq	r0, r0, r0, asr r0
 330:	00000168 	andeq	r0, r0, r8, ror #2
 334:	0000013c 	andeq	r0, r0, ip, lsr r1

00000338 <kfree>:
 338:	e12fff1e 	bx	lr

0000033c <kfree_all>:
 33c:	e59f3008 	ldr	r3, [pc, #8]	; 34c <kfree_all+0x10>
 340:	e5932004 	ldr	r2, [r3, #4]
 344:	e5832000 	str	r2, [r3]
 348:	e12fff1e 	bx	lr
 34c:	00000000 	andeq	r0, r0, r0

00000350 <kfree_pop>:
 350:	e59f3048 	ldr	r3, [pc, #72]	; 3a0 <kfree_pop+0x50>
 354:	e5933004 	ldr	r3, [r3, #4]
 358:	e1530000 	cmp	r3, r0
 35c:	8a000006 	bhi	37c <kfree_pop+0x2c>
 360:	e59f3038 	ldr	r3, [pc, #56]	; 3a0 <kfree_pop+0x50>
 364:	e5933008 	ldr	r3, [r3, #8]
 368:	e1530000 	cmp	r3, r0
 36c:	3a000002 	bcc	37c <kfree_pop+0x2c>
 370:	e59f3028 	ldr	r3, [pc, #40]	; 3a0 <kfree_pop+0x50>
 374:	e5830000 	str	r0, [r3]
 378:	e12fff1e 	bx	lr
 37c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 380:	e24dd00c 	sub	sp, sp, #12, 0
 384:	e58d0000 	str	r0, [sp]
 388:	e3a03077 	mov	r3, #119, 0	; 0x77
 38c:	e59f2010 	ldr	r2, [pc, #16]	; 3a4 <kfree_pop+0x54>
 390:	e59f1010 	ldr	r1, [pc, #16]	; 3a8 <kfree_pop+0x58>
 394:	e59f0010 	ldr	r0, [pc, #16]	; 3ac <kfree_pop+0x5c>
 398:	ebfffffe 	bl	0 <printk>
 39c:	ebfffffe 	bl	0 <clean_reboot>
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	00000058 	andeq	r0, r0, r8, asr r0
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	00000184 	andeq	r0, r0, r4, lsl #3

Disassembly of section .data:

00000000 <heap>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <heap_start>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap_end>:
   8:	00200000 	eoreq	r0, r0, r0

Disassembly of section .bss:

00000000 <init_p.6>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <kfree_pop+0x1cc91b4>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	5f78616d 	svcpl	0x0078616d
  24:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  28:	00007365 	andeq	r7, r0, r5, ror #6
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <kfree_pop+0x1cc91d4>
  38:	733a6425 	teqvc	sl, #620756992	; 0x25000000
  3c:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  40:	6820676e 	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  44:	20706165 	rsbscs	r6, r0, r5, ror #2
  48:	25206f74 	strcs	r6, [r0, #-3956]!	; 0xfffff08c
  4c:	77203a70 			; <UNDEFINED> instruction: 0x77203a70
  50:	206c6c69 	rsbcs	r6, ip, r9, ror #24
  54:	20746968 	rsbscs	r6, r4, r8, ror #18
  58:	20656874 	rsbcs	r6, r5, r4, ror r8
  5c:	20646c6f 	rsbcs	r6, r4, pc, ror #24
  60:	70616568 	rsbvc	r6, r1, r8, ror #10
  64:	20746120 	rsbscs	r6, r4, r0, lsr #2
  68:	0a0a7025 	beq	29c104 <kfree_pop+0x29bdb4>
  6c:	00000000 	andeq	r0, r0, r0
  70:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  74:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  78:	3a73253a 	bcc	1cc9568 <kfree_pop+0x1cc9218>
  7c:	613a6425 	teqvs	sl, r5, lsr #8
  80:	6165726c 	cmnvs	r5, ip, ror #4
  84:	63207964 			; <UNDEFINED> instruction: 0x63207964
  88:	656c6c61 	strbvs	r6, [ip, #-3169]!	; 0xfffff39f
  8c:	6d6b2064 	stclvs	0, cr2, [fp, #-400]!	; 0xfffffe70
  90:	6f6c6c61 	svcvs	0x006c6c61
  94:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
  98:	0a0a7469 	beq	29d244 <kfree_pop+0x29cef4>
  9c:	00000000 	andeq	r0, r0, r0
  a0:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  a4:	00007365 	andeq	r7, r0, r5, ror #6
  a8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  ac:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  b0:	3a73253a 	bcc	1cc95a0 <kfree_pop+0x1cc9250>
  b4:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  b8:	626e2064 	rsbvs	r2, lr, #100, 0	; 0x64
  bc:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
  c0:	63786520 	cmnvs	r8, #32, 10	; 0x8000000
  c4:	65646565 	strbvs	r6, [r4, #-1381]!	; 0xfffffa9b
  c8:	69732064 	ldmdbvs	r3!, {r2, r5, r6, sp}^
  cc:	6f20657a 	svcvs	0x0020657a
  d0:	65682066 	strbvs	r2, [r8, #-102]!	; 0xffffff9a
  d4:	62207061 	eorvs	r7, r0, #97, 0	; 0x61
  d8:	75252079 	strvc	r2, [r5, #-121]!	; 0xffffff87
  dc:	79626e20 	stmdbvc	r2!, {r5, r9, sl, fp, sp, lr}^
  e0:	0a736574 	beq	1cd96b8 <kfree_pop+0x1cd9368>
  e4:	0000000a 	andeq	r0, r0, sl
  e8:	4f525245 	svcmi	0x00525245
  ec:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  f0:	3a73253a 	bcc	1cc95e0 <kfree_pop+0x1cc9290>
  f4:	203a6425 	eorscs	r6, sl, r5, lsr #8
  f8:	534c4146 	movtpl	r4, #49478	; 0xc146
  fc:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 100:	3a293e73 	bcc	a4fad4 <kfree_pop+0xa4f784>
 104:	73736120 	cmnvc	r3, #8
 108:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
 10c:	6f702067 	svcvs	0x00702067
 110:	20726577 	rsbscs	r6, r2, r7, ror r5
 114:	7420666f 	strtvc	r6, [r0], #-1647	; 0xfffff991
 118:	000a6f77 	andeq	r6, sl, r7, ror pc
 11c:	705f7369 	subsvc	r7, pc, r9, ror #6
 120:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 124:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 128:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 12c:	00002974 	andeq	r2, r0, r4, ror r9
 130:	705f7369 	subsvc	r7, pc, r9, ror #6
 134:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 138:	0000296e 	andeq	r2, r0, lr, ror #18
 13c:	4f525245 	svcmi	0x00525245
 140:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 144:	3a73253a 	bcc	1cc9634 <kfree_pop+0x1cc92e4>
 148:	203a6425 	eorscs	r6, sl, r5, lsr #8
 14c:	534c4146 	movtpl	r4, #49478	; 0xc146
 150:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 154:	3a293e73 	bcc	a4fb28 <kfree_pop+0xa4f7d8>
 158:	706d6920 	rsbvc	r6, sp, r0, lsr #18
 15c:	6973736f 	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
 160:	0a656c62 	beq	195b2f0 <kfree_pop+0x195afa0>
 164:	00000000 	andeq	r0, r0, r0
 168:	615f7369 	cmpvs	pc, r9, ror #6
 16c:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 170:	68286465 	stmdavs	r8!, {r0, r2, r5, r6, sl, sp, lr}
 174:	6c61202c 	stclvs	0, cr2, [r1], #-176	; 0xffffff50
 178:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
 17c:	29746e65 	ldmdbcs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	00000000 	andeq	r0, r0, r0
 184:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 188:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 18c:	3a73253a 	bcc	1cc967c <kfree_pop+0x1cc932c>
 190:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 194:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
 198:	25207265 	strcs	r7, [r0, #-613]!	; 0xfffffd9b
 19c:	61772070 	cmnvs	r7, r0, ror r0
 1a0:	656e2073 	strbvs	r2, [lr, #-115]!	; 0xffffff8d
 1a4:	20726576 	rsbscs	r6, r2, r6, ror r5
 1a8:	6f6c6c61 	svcvs	0x006c6c61
 1ac:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
 1b0:	000a0a64 	andeq	r0, sl, r4, ror #20

Disassembly of section .rodata:

00000000 <__FUNCTION__.7>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  10:	6174735f 	cmnvs	r4, pc, asr r3
  14:	00007472 	andeq	r7, r0, r2, ror r4

00000018 <__FUNCTION__.5>:
  18:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  1c:	5f636f6c 	svcpl	0x00636f6c
  20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  24:	00000000 	andeq	r0, r0, r0

00000028 <__FUNCTION__.4>:
  28:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  2c:	5f636f6c 	svcpl	0x00636f6c
  30:	7a746f6e 	bvc	1d1bdf0 <kfree_pop+0x1d1baa0>
  34:	006f7265 	rsbeq	r7, pc, r5, ror #4

00000038 <__FUNCTION__.2>:
  38:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  3c:	00636f6c 	rsbeq	r6, r3, ip, ror #30

00000040 <__FUNCTION__.1>:
  40:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  44:	5f636f6c 	svcpl	0x00636f6c
  48:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  4c:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000050 <__FUNCTION__.3>:
  50:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  54:	00707564 	rsbseq	r7, r0, r4, ror #10

00000058 <__FUNCTION__.0>:
  58:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  5c:	6f705f65 	svcvs	0x00705f65
  60:	Address 0x0000000000000060 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000008e9 	andeq	r0, r0, r9, ror #17
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000143 	andeq	r0, r0, r3, asr #2
  10:	00023c0c 	andeq	r3, r2, ip, lsl #24
  14:	0000e200 	andeq	lr, r0, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	0003b000 	andeq	fp, r3, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ff070403 			; <UNDEFINED> instruction: 0xff070403
  30:	03000001 	movweq	r0, #1
  34:	00700601 	rsbseq	r0, r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00002405 	andeq	r2, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000a2 	andeq	r0, r0, r2, lsr #1
  48:	8d050803 	stchi	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	01160801 	tsteq	r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00020c07 	andeq	r0, r2, r7, lsl #24
  5c:	01f60400 	mvnseq	r0, r0, lsl #8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000265 	andeq	r0, r0, r5, ror #4
  70:	df070803 	svcle	0x00070803
  74:	03000001 	movweq	r0, #1
  78:	021f0801 	andseq	r0, pc, #65536	; 0x10000
  7c:	77050000 	strvc	r0, [r5, -r0]
  80:	03000000 	movweq	r0, #0
  84:	02770408 	rsbseq	r0, r7, #8, 8	; 0x8000000
  88:	04060000 	streq	r0, [r6], #-0
  8c:	2c040707 	stccs	7, cr0, [r4], {7}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00a4061f 	adceq	r0, r4, pc, lsl r6
  98:	3f080000 	svccc	0x00080000
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00012409 	andeq	r2, r1, r9, lsl #8
  a8:	0d220100 	stfeqs	f0, [r2, #-0]
  ac:	00000077 	andeq	r0, r0, r7, ror r0
  b0:	00006b0a 	andeq	r6, r0, sl, lsl #22
  b4:	0e230100 	sufeqs	f0, f3, f0
  b8:	000000c2 	andeq	r0, r0, r2, asr #1
  bc:	00000305 	andeq	r0, r0, r5, lsl #6
  c0:	040b0000 	streq	r0, [fp], #-0
  c4:	00000077 	andeq	r0, r0, r7, ror r0
  c8:	00002e0a 	andeq	r2, r0, sl, lsl #28
  cc:	0e240100 	sufeqs	f0, f4, f0
  d0:	000000c2 	andeq	r0, r0, r2, asr #1
  d4:	00040305 	andeq	r0, r4, r5, lsl #6
  d8:	d60a0000 	strle	r0, [sl], -r0
  dc:	01000001 	tsteq	r0, r1
  e0:	00c20e25 	sbceq	r0, r2, r5, lsr #28
  e4:	03050000 	movweq	r0, #20480	; 0x5000
  e8:	00000008 	andeq	r0, r0, r8
  ec:	0000830c 	andeq	r8, r0, ip, lsl #6
  f0:	06750100 	ldrbteq	r0, [r5], -r0, lsl #2
  f4:	00000350 	andeq	r0, r0, r0, asr r3
  f8:	00000060 	andeq	r0, r0, r0, rrx
  fc:	01649c01 	cmneq	r4, r1, lsl #24
 100:	700d0000 	andvc	r0, sp, r0
 104:	16750100 	ldrbtne	r0, [r5], -r0, lsl #2
 108:	0000008a 	andeq	r0, r0, sl, lsl #1
 10c:	00000006 	andeq	r0, r0, r6
 110:	00000000 	andeq	r0, r0, r0
 114:	0000b00e 	andeq	fp, r0, lr
 118:	00017400 	andeq	r7, r1, r0, lsl #8
 11c:	58030500 	stmdapl	r3, {r8, sl}
 120:	0f000000 	svceq	0x00000000
 124:	0000039c 	muleq	r0, ip, r3
 128:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 12c:	0000015a 	andeq	r0, r0, sl, asr r1
 130:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 134:	00018403 	andeq	r8, r1, r3, lsl #8
 138:	51011000 	mrspl	r1, (UNDEF: 1)
 13c:	00000305 	andeq	r0, r0, r5, lsl #6
 140:	01100000 	tsteq	r0, r0
 144:	58030552 	stmdapl	r3, {r1, r4, r6, r8, sl}
 148:	10000000 	andne	r0, r0, r0
 14c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 150:	7d021077 	stcvc	0, cr1, [r2, #-476]	; 0xfffffe24
 154:	01f30300 	mvnseq	r0, r0, lsl #6
 158:	a0110050 	andsge	r0, r1, r0, asr r0
 15c:	c8000003 	stmdagt	r0, {r0, r1}
 160:	00000008 	andeq	r0, r0, r8
 164:	00007e12 	andeq	r7, r0, r2, lsl lr
 168:	00017400 	andeq	r7, r1, r0, lsl #8
 16c:	002c1300 	eoreq	r1, ip, r0, lsl #6
 170:	00090000 	andeq	r0, r9, r0
 174:	00016405 	andeq	r6, r1, r5, lsl #8
 178:	00481400 	subeq	r1, r8, r0, lsl #8
 17c:	72010000 	andvc	r0, r1, #0, 0
 180:	00033c06 	andeq	r3, r3, r6, lsl #24
 184:	00001400 	andeq	r1, r0, r0, lsl #8
 188:	0c9c0100 	ldfeqs	f0, [ip], {0}
 18c:	00000039 	andeq	r0, r0, r9, lsr r0
 190:	38066f01 	stmdacc	r6, {r0, r8, r9, sl, fp, sp, lr}
 194:	04000003 	streq	r0, [r0], #-3
 198:	01000000 	mrseq	r0, (UNDEF: 0)
 19c:	0001ae9c 	muleq	r1, ip, lr
 1a0:	00701500 	rsbseq	r1, r0, r0, lsl #10
 1a4:	8a126f01 	bhi	49bdb0 <kfree_pop+0x49ba60>
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	24160050 	ldrcs	r0, [r6], #-80	; 0xffffffb0
 1b0:	01000002 	tsteq	r0, r2
 1b4:	008a075e 	addeq	r0, sl, lr, asr r7
 1b8:	02200000 	eoreq	r0, r0, #0, 0
 1bc:	01180000 	tsteq	r8, r0
 1c0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c4:	0000042c 	andeq	r0, r0, ip, lsr #8
 1c8:	00027e17 	andeq	r7, r2, r7, lsl lr
 1cc:	205e0100 	subscs	r0, lr, r0, lsl #2
 1d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 1d4:	00000047 	andeq	r0, r0, r7, asr #32
 1d8:	00000033 	andeq	r0, r0, r3, lsr r0
 1dc:	0000ca17 	andeq	ip, r0, r7, lsl sl
 1e0:	315e0100 	cmpcc	lr, r0, lsl #2
 1e4:	0000002c 	andeq	r0, r0, ip, lsr #32
 1e8:	000000e0 	andeq	r0, r0, r0, ror #1
 1ec:	000000cc 	andeq	r0, r0, ip, asr #1
 1f0:	0000b00e 	andeq	fp, r0, lr
 1f4:	00043c00 	andeq	r3, r4, r0, lsl #24
 1f8:	40030500 	andmi	r0, r3, r0, lsl #10
 1fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 200:	66010068 	strvs	r0, [r1], -r8, rrx
 204:	00002c0e 	andeq	r2, r0, lr, lsl #24
 208:	00019600 	andeq	r9, r1, r0, lsl #12
 20c:	00018a00 	andeq	r8, r1, r0, lsl #20
 210:	08541900 	ldmdaeq	r4, {r8, fp, ip}^
 214:	02300000 	eorseq	r0, r0, #0, 0
 218:	30040000 	andcc	r0, r4, r0
 21c:	04000002 	streq	r0, [r0], #-2
 220:	01000000 	mrseq	r0, (UNDEF: 0)
 224:	02380560 	eorseq	r0, r8, #96, 10	; 0x18000000
 228:	651a0000 	ldrvs	r0, [sl, #-0]
 22c:	ea000008 	b	28 <.debug_info+0x28>
 230:	e8000001 	stmda	r0, {r0}
 234:	00000001 	andeq	r0, r0, r1
 238:	00089619 	andeq	r9, r8, r9, lsl r6
 23c:	00023c00 	andeq	r3, r2, r0, lsl #24
 240:	023c0200 	eorseq	r0, ip, #0, 4
 244:	00080000 	andeq	r0, r8, r0
 248:	61010000 	mrsvs	r0, (UNDEF: 1)
 24c:	00026c11 	andeq	r6, r2, r1, lsl ip
 250:	08b11a00 	ldmeq	r1!, {r9, fp, ip}
 254:	01ff0000 	mvnseq	r0, r0
 258:	01fd0000 	mvnseq	r0, r0
 25c:	a71a0000 	ldrge	r0, [sl, -r0]
 260:	15000008 	strne	r0, [r0, #-8]
 264:	13000002 	movwne	r0, #2
 268:	00000002 	andeq	r0, r0, r2
 26c:	00081f1b 	andeq	r1, r8, fp, lsl pc
 270:	00024c00 	andeq	r4, r2, r0, lsl #24
 274:	00180100 	andseq	r0, r8, r0, lsl #2
 278:	67010000 	strvs	r0, [r1, -r0]
 27c:	00030a09 	andeq	r0, r3, r9, lsl #20
 280:	083a1a00 	ldmdaeq	sl!, {r9, fp, ip}
 284:	022e0000 	eoreq	r0, lr, #0, 0
 288:	02280000 	eoreq	r0, r8, #0, 0
 28c:	301a0000 	andscc	r0, sl, r0
 290:	75000008 	strvc	r0, [r0, #-8]
 294:	6d000002 	stcvs	0, cr0, [r0, #-8]
 298:	1c000002 	stcne	0, cr0, [r0], {2}
 29c:	00000018 	andeq	r0, r0, r8, lsl r0
 2a0:	00085419 	andeq	r5, r8, r9, lsl r4
 2a4:	00024c00 	andeq	r4, r2, r0, lsl #24
 2a8:	024c0400 	subeq	r0, ip, #0, 8
 2ac:	00040000 	andeq	r0, r4, r0
 2b0:	11010000 	mrsne	r0, (UNDEF: 1)
 2b4:	0002c705 	andeq	ip, r2, r5, lsl #14
 2b8:	08651a00 	stmdaeq	r5!, {r9, fp, ip}^
 2bc:	02b30000 	adcseq	r0, r3, #0, 0
 2c0:	02b10000 	adcseq	r0, r1, #0, 0
 2c4:	0f000000 	svceq	0x00000000
 2c8:	000002e4 	andeq	r0, r0, r4, ror #5
 2cc:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 2d0:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 2d4:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 2d8:	00000c03 	andeq	r0, r0, r3, lsl #24
 2dc:	51011000 	mrspl	r1, (UNDEF: 1)
 2e0:	00000305 	andeq	r0, r0, r5, lsl #6
 2e4:	01100000 	tsteq	r0, r0
 2e8:	50030552 	andpl	r0, r3, r2, asr r5
 2ec:	10000000 	andne	r0, r0, r0
 2f0:	41015301 	tstmi	r1, r1, lsl #6
 2f4:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 2f8:	01300305 	teqeq	r0, r5, lsl #6
 2fc:	11000000 	mrsne	r0, (UNDEF: 0)
 300:	000002e8 	andeq	r0, r0, r8, ror #5
 304:	000008c8 	andeq	r0, r0, r8, asr #17
 308:	70190000 	andsvc	r0, r9, r0
 30c:	64000008 	strvs	r0, [r0], #-8
 310:	03000002 	movweq	r0, #2
 314:	00000264 	andeq	r0, r0, r4, ror #4
 318:	00000004 	andeq	r0, r0, r4
 31c:	3e056801 	cdpcc	8, 0, cr6, cr5, cr1, {0}
 320:	1a000003 	bne	334 <.debug_info+0x334>
 324:	0000088b 	andeq	r0, r0, fp, lsl #17
 328:	000002c8 	andeq	r0, r0, r8, asr #5
 32c:	000002c6 	andeq	r0, r0, r6, asr #5
 330:	0008811a 	andeq	r8, r8, sl, lsl r1
 334:	0002dd00 	andeq	sp, r2, r0, lsl #26
 338:	0002db00 	andeq	sp, r2, r0, lsl #22
 33c:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
 340:	41000002 	tstmi	r0, r2
 344:	53000004 	movwpl	r0, #4
 348:	10000003 	andne	r0, r0, r3
 34c:	f3035001 	vhadd.u8	d5, d3, d1
 350:	0f005001 	svceq	0x00005001
 354:	000002a0 	andeq	r0, r0, r0, lsr #5
 358:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 35c:	0000038c 	andeq	r0, r0, ip, lsl #7
 360:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 364:	00000c03 	andeq	r0, r0, r3, lsl #24
 368:	51011000 	mrspl	r1, (UNDEF: 1)
 36c:	00000305 	andeq	r0, r0, r5, lsl #6
 370:	01100000 	tsteq	r0, r0
 374:	40030552 	andmi	r0, r3, r2, asr r5
 378:	10000000 	andne	r0, r0, r0
 37c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 380:	7d02105f 	stcvc	0, cr1, [r2, #-380]	; 0xfffffe84
 384:	a0030500 	andge	r0, r3, r0, lsl #10
 388:	00000000 	andeq	r0, r0, r0
 38c:	0002a411 	andeq	sl, r2, r1, lsl r4
 390:	0008c800 	andeq	ip, r8, r0, lsl #16
 394:	02a81100 	adceq	r1, r8, #0
 398:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
 39c:	c40f0000 	strgt	r0, [pc], #-0	; 8 <.debug_info+0x8>
 3a0:	bc000002 	stclt	0, cr0, [r0], {2}
 3a4:	d7000008 	strle	r0, [r0, -r8]
 3a8:	10000003 	andne	r0, r0, r3
 3ac:	03055001 	movweq	r5, #20481	; 0x5001
 3b0:	000000e8 	andeq	r0, r0, r8, ror #1
 3b4:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 3b8:	00000003 	andeq	r0, r0, r3
 3bc:	52011000 	andpl	r1, r1, #0, 0
 3c0:	00400305 	subeq	r0, r0, r5, lsl #6
 3c4:	01100000 	tsteq	r0, r0
 3c8:	60080253 	andvs	r0, r8, r3, asr r2
 3cc:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 3d0:	011c0305 	tsteq	ip, r5, lsl #6
 3d4:	11000000 	mrsne	r0, (UNDEF: 0)
 3d8:	000002c8 	andeq	r0, r0, r8, asr #5
 3dc:	000008c8 	andeq	r0, r0, r8, asr #17
 3e0:	0002ec11 	andeq	lr, r2, r1, lsl ip
 3e4:	0008d400 	andeq	sp, r8, r0, lsl #8
 3e8:	03080f00 	movweq	r0, #36608	; 0x8f00
 3ec:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 3f0:	04220000 	strteq	r0, [r2], #-0
 3f4:	01100000 	tsteq	r0, r0
 3f8:	3c030550 	cfstr32cc	mvfx0, [r3], {80}	; 0x50
 3fc:	10000001 	andne	r0, r0, r1
 400:	03055101 	movweq	r5, #20737	; 0x5101
 404:	00000000 	andeq	r0, r0, r0
 408:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 40c:	00004003 	andeq	r4, r0, r3
 410:	53011000 	movwpl	r1, #4096	; 0x1000
 414:	10680802 	rsbne	r0, r8, r2, lsl #16
 418:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 41c:	00016803 	andeq	r6, r1, r3, lsl #16
 420:	0c110000 	ldceq	0, cr0, [r1], {-0}
 424:	c8000003 	stmdagt	r0, {r0, r1}
 428:	00000008 	andeq	r0, r0, r8
 42c:	00007e12 	andeq	r7, r0, r2, lsl lr
 430:	00043c00 	andeq	r3, r4, r0, lsl #24
 434:	002c1300 	eoreq	r1, ip, r0, lsl #6
 438:	000f0000 	andeq	r0, pc, r0
 43c:	00042c05 	andeq	r2, r4, r5, lsl #24
 440:	02961600 	addseq	r1, r6, #0, 12
 444:	53010000 	movwpl	r0, #4096	; 0x1000
 448:	00008a07 	andeq	r8, r0, r7, lsl #20
 44c:	0001bc00 	andeq	fp, r1, r0, lsl #24
 450:	00006400 	andeq	r6, r0, r0, lsl #8
 454:	089c0100 	ldmeq	ip, {r8}
 458:	17000005 	strne	r0, [r0, -r5]
 45c:	0000027e 	andeq	r0, r0, lr, ror r2
 460:	2c185301 	ldccs	3, cr5, [r8], {1}
 464:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 468:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
 46c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 470:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 474:	00000518 	andeq	r0, r0, r8, lsl r5
 478:	00380305 	eorseq	r0, r8, r5, lsl #6
 47c:	ab1d0000 	blge	740008 <kfree_pop+0x73fcb8>
 480:	01000000 	mrseq	r0, (UNDEF: 0)
 484:	008a0b55 	addeq	r0, sl, r5, asr fp
 488:	03300000 	teqeq	r0, #0, 0
 48c:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
 490:	d40f0000 	strle	r0, [pc], #-0	; 8 <.debug_info+0x8>
 494:	1d000001 	stcne	0, cr0, [r0, #-4]
 498:	a6000005 	strge	r0, [r0], -r5
 49c:	10000004 	andne	r0, r0, r4
 4a0:	74025001 	strvc	r5, [r2], #-1
 4a4:	e40f0000 	str	r0, [pc], #-0	; 8 <.debug_info+0x8>
 4a8:	e0000001 	and	r0, r0, r1
 4ac:	c5000008 	strgt	r0, [r0, #-8]
 4b0:	10000004 	andne	r0, r0, r4
 4b4:	75025001 	strvc	r5, [r2, #-1]
 4b8:	51011000 	mrspl	r1, (UNDEF: 1)
 4bc:	01103001 	tsteq	r0, r1
 4c0:	00740252 	rsbseq	r0, r4, r2, asr r2
 4c4:	020c0f00 	andeq	r0, ip, #0, 30
 4c8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 4cc:	04fe0000 	ldrbteq	r0, [lr], #0
 4d0:	01100000 	tsteq	r0, r0
 4d4:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 4d8:	10000000 	andne	r0, r0, r0
 4dc:	03055101 	movweq	r5, #20737	; 0x5101
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 4e8:	00003803 	andeq	r3, r0, r3, lsl #16
 4ec:	53011000 	movwpl	r1, #4096	; 0x1000
 4f0:	10540802 	subsne	r0, r4, r2, lsl #16
 4f4:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 4f8:	0000a003 	andeq	sl, r0, r3
 4fc:	10110000 	andsne	r0, r1, r0
 500:	c8000002 	stmdagt	r0, {r1}
 504:	00000008 	andeq	r0, r0, r8
 508:	00007e12 	andeq	r7, r0, r2, lsl lr
 50c:	00051800 	andeq	r1, r5, r0, lsl #16
 510:	002c1300 	eoreq	r1, ip, r0, lsl #6
 514:	00070000 	andeq	r0, r7, r0
 518:	00050805 	andeq	r0, r5, r5, lsl #16
 51c:	01331600 	teqeq	r3, r0, lsl #12
 520:	47010000 	strmi	r0, [r1, -r0]
 524:	00008a07 	andeq	r8, r0, r7, lsl #20
 528:	00012400 	andeq	r2, r1, r0, lsl #8
 52c:	00009800 	andeq	r9, r0, r0, lsl #16
 530:	2b9c0100 	blcs	fe700938 <kfree_pop+0xfe7005e8>
 534:	17000006 	strne	r0, [r0, -r6]
 538:	0000027e 	andeq	r0, r0, lr, ror r2
 53c:	2c204701 	stccs	7, cr4, [r0], #-4
 540:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 544:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
 548:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 54c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 550:	0000043c 	andeq	r0, r0, ip, lsr r4
 554:	00280305 	eoreq	r0, r8, r5, lsl #6
 558:	ab1d0000 	blge	740008 <kfree_pop+0x73fcb8>
 55c:	01000000 	mrseq	r0, (UNDEF: 0)
 560:	008a0b4b 	addeq	r0, sl, fp, asr #22
 564:	03d00000 	bicseq	r0, r0, #0, 0
 568:	03cc0000 	biceq	r0, ip, #0, 0
 56c:	1f1b0000 	svcne	0x001b0000
 570:	34000008 	strcc	r0, [r0], #-8
 574:	03000001 	movweq	r0, #1
 578:	00000000 	andeq	r0, r0, r0
 57c:	a30e4901 	movwge	r4, #59649	; 0xe901
 580:	1a000005 	bne	59c <.debug_info+0x59c>
 584:	0000083a 	andeq	r0, r0, sl, lsr r8
 588:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 58c:	000003ee 	andeq	r0, r0, lr, ror #7
 590:	0008301a 	andeq	r3, r8, sl, lsl r0
 594:	00040800 	andeq	r0, r4, r0, lsl #16
 598:	00040400 	andeq	r0, r4, r0, lsl #8
 59c:	00001e00 	andeq	r1, r0, r0, lsl #28
 5a0:	0f000000 	svceq	0x00000000
 5a4:	0000017c 	andeq	r0, r0, ip, ror r1
 5a8:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 5ac:	000005dc 	ldrdeq	r0, [r0], -ip
 5b0:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 5b4:	00000c03 	andeq	r0, r0, r3, lsl #24
 5b8:	51011000 	mrspl	r1, (UNDEF: 1)
 5bc:	00000305 	andeq	r0, r0, r5, lsl #6
 5c0:	01100000 	tsteq	r0, r0
 5c4:	28030552 	stmdacs	r3, {r1, r4, r6, r8, sl}
 5c8:	10000000 	andne	r0, r0, r0
 5cc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5d0:	7d021048 	stcvc	0, cr1, [r2, #-288]	; 0xfffffee0
 5d4:	a0030500 	andge	r0, r3, r0, lsl #10
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	00018011 	andeq	r8, r1, r1, lsl r0
 5e0:	0008c800 	andeq	ip, r8, r0, lsl #16
 5e4:	01a00f00 	lsleq	r0, r0, #30
 5e8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 5ec:	06210000 	strteq	r0, [r1], -r0
 5f0:	01100000 	tsteq	r0, r0
 5f4:	a8030550 	stmdage	r3, {r4, r6, r8, sl}
 5f8:	10000000 	andne	r0, r0, r0
 5fc:	03055101 	movweq	r5, #20737	; 0x5101
 600:	00000000 	andeq	r0, r0, r0
 604:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 608:	00002803 	andeq	r2, r0, r3, lsl #16
 60c:	53011000 	movwpl	r1, #4096	; 0x1000
 610:	104e0802 	subne	r0, lr, r2, lsl #16
 614:	08007d02 	stmdaeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 618:	235001f3 	cmpcs	r0, #-1073741764	; 0xc000003c
 61c:	1af80907 	bne	ffe02a40 <kfree_pop+0xffe026f0>
 620:	01a41100 			; <UNDEFINED> instruction: 0x01a41100
 624:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 628:	0c000000 	stceq	0, cr0, [r0], {-0}
 62c:	0000024d 	andeq	r0, r0, sp, asr #4
 630:	cc063c01 	stcgt	12, cr3, [r6], {1}
 634:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 638:	01000000 	mrseq	r0, (UNDEF: 0)
 63c:	0006cf9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
 640:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
 644:	3d010000 	stccc	0, cr0, [r1, #-0]
 648:	00002510 	andeq	r2, r0, r0, lsl r5
 64c:	00030500 	andeq	r0, r3, r0, lsl #10
 650:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 654:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 658:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 65c:	00180305 	andseq	r0, r8, r5, lsl #6
 660:	07070000 	streq	r0, [r7, -r0]
 664:	00002c04 	andeq	r2, r0, r4, lsl #24
 668:	0a420100 	beq	1080a70 <kfree_pop+0x1080720>
 66c:	0000067a 	andeq	r0, r0, sl, ror r6
 670:	0000dc08 	andeq	sp, r0, r8, lsl #24
 674:	10000000 	andne	r0, r0, r0
 678:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
 67c:	e4000000 	str	r0, [r0], #-0
 680:	96000006 	strls	r0, [r0], -r6
 684:	10000006 	andne	r0, r0, r6
 688:	40035001 	andmi	r5, r3, r1
 68c:	01102440 	tsteq	r0, r0, asr #8
 690:	48400351 	stmdami	r0, {r0, r4, r6, r8, r9}^
 694:	100f0024 	andne	r0, pc, r4, lsr #32
 698:	bc000001 	stclt	0, cr0, [r0], {1}
 69c:	c5000008 	strgt	r0, [r0, #-8]
 6a0:	10000006 	andne	r0, r0, r6
 6a4:	03055001 	movweq	r5, #20481	; 0x5001
 6a8:	00000070 	andeq	r0, r0, r0, ror r0
 6ac:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 6b0:	00000003 	andeq	r0, r0, r3
 6b4:	52011000 	andpl	r1, r1, #0, 0
 6b8:	00180305 	andseq	r0, r8, r5, lsl #6
 6bc:	01100000 	tsteq	r0, r0
 6c0:	40080253 	andmi	r0, r8, r3, asr r2
 6c4:	01141100 	tsteq	r4, r0, lsl #2
 6c8:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 6cc:	12000000 	andne	r0, r0, #0, 0
 6d0:	0000007e 	andeq	r0, r0, lr, ror r0
 6d4:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 6d8:	00002c13 	andeq	r2, r0, r3, lsl ip
 6dc:	05000c00 	streq	r0, [r0, #-3072]	; 0xfffff400
 6e0:	000006cf 	andeq	r0, r0, pc, asr #13
 6e4:	00029e0c 	andeq	r9, r2, ip, lsl #28
 6e8:	062d0100 	strteq	r0, [sp], -r0, lsl #2
 6ec:	00000030 	andeq	r0, r0, r0, lsr r0
 6f0:	0000009c 	muleq	r0, ip, r0
 6f4:	07c89c01 	strbeq	r9, [r8, r1, lsl #24]
 6f8:	1e170000 	cdpne	0, 1, cr0, cr7, cr0, {0}
 6fc:	01000000 	mrseq	r0, (UNDEF: 0)
 700:	002c262d 	eoreq	r2, ip, sp, lsr #12
 704:	04360000 	ldrteq	r0, [r6], #-0
 708:	04280000 	strteq	r0, [r8], #-0
 70c:	13170000 	tstne	r7, #0, 0
 710:	01000000 	mrseq	r0, (UNDEF: 0)
 714:	002c362d 	eoreq	r3, ip, sp, lsr #12
 718:	049e0000 	ldreq	r0, [lr], #0
 71c:	04960000 	ldreq	r0, [r6], #0
 720:	ab1d0000 	blge	740008 <kfree_pop+0x73fcb8>
 724:	01000000 	mrseq	r0, (UNDEF: 0)
 728:	00c20b2e 	sbceq	r0, r2, lr, lsr #22
 72c:	04e60000 	strbteq	r0, [r6], #0
 730:	04d80000 	ldrbeq	r0, [r8], #0
 734:	b00e0000 	andlt	r0, lr, r0
 738:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 73c:	05000007 	streq	r0, [r0, #-7]
 740:	00000003 	andeq	r0, r0, r3
 744:	00880f00 	addeq	r0, r8, r0, lsl #30
 748:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 74c:	077e0000 	ldrbeq	r0, [lr, -r0]!
 750:	01100000 	tsteq	r0, r0
 754:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 758:	10000000 	andne	r0, r0, r0
 75c:	03055101 	movweq	r5, #20737	; 0x5101
 760:	00000000 	andeq	r0, r0, r0
 764:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 768:	00000003 	andeq	r0, r0, r3
 76c:	53011000 	movwpl	r1, #4096	; 0x1000
 770:	10300802 	eorsne	r0, r0, r2, lsl #16
 774:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 778:	00002003 	andeq	r2, r0, r3
 77c:	8c110000 	ldchi	0, cr0, [r1], {-0}
 780:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 784:	0f000008 	svceq	0x00000008
 788:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 78c:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 790:	000007be 			; <UNDEFINED> instruction: 0x000007be
 794:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 798:	00002c03 	andeq	r2, r0, r3, lsl #24
 79c:	51011000 	mrspl	r1, (UNDEF: 1)
 7a0:	00000305 	andeq	r0, r0, r5, lsl #6
 7a4:	01100000 	tsteq	r0, r0
 7a8:	00030552 	andeq	r0, r3, r2, asr r5
 7ac:	10000000 	andne	r0, r0, r0
 7b0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 7b4:	7d021034 	stcvc	0, cr1, [r2, #-208]	; 0xffffff30
 7b8:	01f30300 	mvnseq	r0, r0, lsl #6
 7bc:	b4110050 	ldrlt	r0, [r1], #-80	; 0xffffffb0
 7c0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 7c4:	00000008 	andeq	r0, r0, r8
 7c8:	00007e12 	andeq	r7, r0, r2, lsl lr
 7cc:	0007d800 	andeq	sp, r7, r0, lsl #16
 7d0:	002c1300 	eoreq	r1, ip, r0, lsl #6
 7d4:	00160000 	andseq	r0, r6, r0
 7d8:	0007c805 	andeq	ip, r7, r5, lsl #16
 7dc:	02851f00 	addeq	r1, r5, #0, 30
 7e0:	2a010000 	bcs	407e8 <kfree_pop+0x40498>
 7e4:	00008a07 	andeq	r8, r0, r7, lsl #20
 7e8:	00002000 	andeq	r2, r0, r0
 7ec:	00001000 	andeq	r1, r0, r0
 7f0:	1f9c0100 	svcne	0x009c0100
 7f4:	00000000 	andeq	r0, r0, r0
 7f8:	8a072901 	bhi	1cac04 <kfree_pop+0x1ca8b4>
 7fc:	10000000 	andne	r0, r0, r0
 800:	10000000 	andne	r0, r0, r0
 804:	01000000 	mrseq	r0, (UNDEF: 0)
 808:	005a1f9c 			; <UNDEFINED> instruction: 0x005a1f9c
 80c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 810:	00008a07 	andeq	r8, r0, r7, lsl #20
 814:	00000000 	andeq	r0, r0, r0
 818:	00001000 	andeq	r1, r0, r0
 81c:	209c0100 	addscs	r0, ip, r0, lsl #2
 820:	00000052 	andeq	r0, r0, r2, asr r0
 824:	2c181001 	ldccs	0, cr1, [r8], {1}
 828:	03000000 	movweq	r0, #0
 82c:	00000854 	andeq	r0, r0, r4, asr r8
 830:	01007821 	tsteq	r0, r1, lsr #16
 834:	002c2910 	eoreq	r2, ip, r0, lsl r9
 838:	6e210000 	cdpvs	0, 2, cr0, cr1, cr0, {0}
 83c:	35100100 	ldrcc	r0, [r0, #-256]	; 0xffffff00
 840:	0000002c 	andeq	r0, r0, ip, lsr #32
 844:	0000b00e 	andeq	fp, r0, lr
 848:	00051800 	andeq	r1, r5, r0, lsl #16
 84c:	50030500 	andpl	r0, r3, r0, lsl #10
 850:	00000000 	andeq	r0, r0, r0
 854:	00023420 	andeq	r3, r2, r0, lsr #8
 858:	180d0100 	stmdane	sp, {r8}
 85c:	0000002c 	andeq	r0, r0, ip, lsr #32
 860:	00087003 	andeq	r7, r8, r3
 864:	00782100 	rsbseq	r2, r8, r0, lsl #2
 868:	2c290d01 	stccs	13, cr0, [r9], #-4
 86c:	00000000 	andeq	r0, r0, r0
 870:	00025a20 	andeq	r5, r2, r0, lsr #20
 874:	18070100 	stmdane	r7, {r8}
 878:	0000002c 	andeq	r0, r0, ip, lsr #32
 87c:	00089603 	andeq	r9, r8, r3, lsl #12
 880:	00782100 	rsbseq	r2, r8, r0, lsl #2
 884:	2c2c0701 	stccs	7, cr0, [ip], #-4
 888:	21000000 	mrscs	r0, (UNDEF: 0)
 88c:	0701006e 	streq	r0, [r1, -lr, rrx]
 890:	00002c38 	andeq	r2, r0, r8, lsr ip
 894:	d4200000 	strtle	r0, [r0], #-0
 898:	01000000 	mrseq	r0, (UNDEF: 0)
 89c:	005d1804 	subseq	r1, sp, r4, lsl #16
 8a0:	bc030000 	stclt	0, cr0, [r3], {-0}
 8a4:	21000008 	tstcs	r0, r8
 8a8:	04010078 	streq	r0, [r1], #-120	; 0xffffff88
 8ac:	00005d29 	andeq	r5, r0, r9, lsr #26
 8b0:	00792100 	rsbseq	r2, r9, r0, lsl #2
 8b4:	5d350401 	cfldrspl	mvf0, [r5, #-4]!
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00024622 	andeq	r4, r2, r2, lsr #12
 8c0:	00024600 	andeq	r4, r2, r0, lsl #12
 8c4:	06280200 	strteq	r0, [r8], -r0, lsl #4
 8c8:	0000bd22 	andeq	fp, r0, r2, lsr #26
 8cc:	0000bd00 	andeq	fp, r0, r0, lsl #26
 8d0:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
 8d4:	0002b522 	andeq	fp, r2, r2, lsr #10
 8d8:	0002b500 	andeq	fp, r2, r0, lsl #10
 8dc:	061d0200 	ldreq	r0, [sp], -r0, lsl #4
 8e0:	00009b22 	andeq	r9, r0, r2, lsr #22
 8e4:	00009b00 	andeq	r9, r0, r0, lsl #22
 8e8:	07f20200 	ldrbeq	r0, [r2, r0, lsl #4]!
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <kfree_pop+0x2bfd5c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <kfree_pop+0xe834f0>
  30:	0b390b3b 	bleq	e42d24 <kfree_pop+0xe429d4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <kfree_pop+0x2bfd34>
  44:	04070000 	streq	r0, [r7], #-0
  48:	0b0b3e01 	bleq	2cf854 <kfree_pop+0x2cf504>
  4c:	3a13490b 	bcc	4d2480 <kfree_pop+0x4d2130>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0013010b 	andseq	r0, r3, fp, lsl #2
  58:	00280800 	eoreq	r0, r8, r0, lsl #16
  5c:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  60:	34090000 	strcc	r0, [r9], #-0
  64:	3a0e0300 	bcc	380c6c <kfree_pop+0x38091c>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	3f13490b 	svccc	0x0013490b
  70:	00193c19 	andseq	r3, r9, r9, lsl ip
  74:	00340a00 	eorseq	r0, r4, r0, lsl #20
  78:	0b3a0e03 	bleq	e8388c <kfree_pop+0xe8353c>
  7c:	0b390b3b 	bleq	e42d70 <kfree_pop+0xe42a20>
  80:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  84:	0f0b0000 	svceq	0x000b0000
  88:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  8c:	0c000013 	stceq	0, cr0, [r0], {19}
  90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  94:	0b3a0e03 	bleq	e838a8 <kfree_pop+0xe83558>
  98:	0b390b3b 	bleq	e42d8c <kfree_pop+0xe42a3c>
  9c:	01111927 	tsteq	r1, r7, lsr #18
  a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	08030005 	stmdaeq	r3, {r0, r2}
  b0:	0b3b0b3a 	bleq	ec2da0 <kfree_pop+0xec2a50>
  b4:	13490b39 	movtne	r0, #39737	; 0x9b39
  b8:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  bc:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	0182890f 	orreq	r8, r2, pc, lsl #18
  d0:	31011101 	tstcc	r1, r1, lsl #2
  d4:	00130113 	andseq	r0, r3, r3, lsl r1
  d8:	828a1000 	addhi	r1, sl, #0, 0
  dc:	18020001 	stmdane	r2, {r0}
  e0:	00184291 	mulseq	r8, r1, r2
  e4:	82891100 	addhi	r1, r9, #0
  e8:	01110001 	tsteq	r1, r1
  ec:	00001331 	andeq	r1, r0, r1, lsr r3
  f0:	49010112 	stmdbmi	r1, {r1, r4, r8}
  f4:	00130113 	andseq	r0, r3, r3, lsl r1
  f8:	00211300 	eoreq	r1, r1, r0, lsl #6
  fc:	0b2f1349 	bleq	bc4e28 <kfree_pop+0xbc4ad8>
 100:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 104:	03193f00 	tsteq	r9, #0, 30
 108:	3b0b3a0e 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 10c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 110:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 114:	97184006 	ldrls	r4, [r8, -r6]
 118:	00001942 	andeq	r1, r0, r2, asr #18
 11c:	03000515 	movweq	r0, #1301	; 0x515
 120:	3b0b3a08 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 124:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 128:	00180213 	andseq	r0, r8, r3, lsl r2
 12c:	012e1600 			; <UNDEFINED> instruction: 0x012e1600
 130:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 134:	0b3b0b3a 	bleq	ec2e24 <kfree_pop+0xec2ad4>
 138:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 13c:	01111349 	tsteq	r1, r9, asr #6
 140:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 144:	01194297 			; <UNDEFINED> instruction: 0x01194297
 148:	17000013 	smladne	r0, r3, r0, r0
 14c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 150:	0b3b0b3a 	bleq	ec2e40 <kfree_pop+0xec2af0>
 154:	13490b39 	movtne	r0, #39737	; 0x9b39
 158:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 15c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 160:	08030034 	stmdaeq	r3, {r2, r4, r5}
 164:	0b3b0b3a 	bleq	ec2e54 <kfree_pop+0xec2b04>
 168:	13490b39 	movtne	r0, #39737	; 0x9b39
 16c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 170:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 174:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 178:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 17c:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 180:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 184:	010b570b 	tsteq	fp, fp, lsl #14
 188:	1a000013 	bne	1dc <.debug_abbrev+0x1dc>
 18c:	13310005 	teqne	r1, #5, 0
 190:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 194:	1b000017 	blne	1f8 <.debug_abbrev+0x1f8>
 198:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 19c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 1a0:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 1a4:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 1a8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1ac:	010b1c00 	tsteq	fp, r0, lsl #24
 1b0:	00001755 	andeq	r1, r0, r5, asr r7
 1b4:	0300341d 	movweq	r3, #1053	; 0x41d
 1b8:	3b0b3a0e 	blcc	2ce9f8 <kfree_pop+0x2ce6a8>
 1bc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1c4:	00001742 	andeq	r1, r0, r2, asr #14
 1c8:	55000b1e 	strpl	r0, [r0, #-2846]	; 0xfffff4e2
 1cc:	1f000017 	svcne	0x00000017
 1d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1d4:	0b3a0e03 	bleq	e839e8 <kfree_pop+0xe83698>
 1d8:	0b390b3b 	bleq	e42ecc <kfree_pop+0xe42b7c>
 1dc:	13491927 	movtne	r1, #39207	; 0x9927
 1e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1e8:	20000019 	andcs	r0, r0, r9, lsl r0
 1ec:	0e03012e 	adfeqsp	f0, f3, #0.5
 1f0:	0b3b0b3a 	bleq	ec2ee0 <kfree_pop+0xec2b90>
 1f4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1f8:	0b201349 	bleq	804f24 <kfree_pop+0x804bd4>
 1fc:	00001301 	andeq	r1, r0, r1, lsl #6
 200:	03000521 	movweq	r0, #1313	; 0x521
 204:	3b0b3a08 	blcc	2cea2c <kfree_pop+0x2ce6dc>
 208:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 20c:	22000013 	andcs	r0, r0, #19, 0
 210:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 214:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 218:	0b3a0e03 	bleq	e83a2c <kfree_pop+0xe836dc>
 21c:	0b390b3b 	bleq	e42f10 <kfree_pop+0xe42bc0>
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	03500000 	cmpeq	r0, #0, 0
   8:	03980000 	orrseq	r0, r8, #0, 0
   c:	00010000 	andeq	r0, r1, r0
  10:	00039850 	andeq	r9, r3, r0, asr r8
  14:	00039b00 	andeq	r9, r3, r0, lsl #22
  18:	91000200 	mrsls	r0, R8_usr
  1c:	00039b68 	andeq	r9, r3, r8, ror #22
  20:	0003b000 	andeq	fp, r3, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  44:	20000000 	andcs	r0, r0, r0
  48:	7b000002 	blvc	58 <.debug_loc+0x58>
  4c:	01000002 	tsteq	r0, r2
  50:	027b5000 	rsbseq	r5, fp, #0, 0
  54:	02840000 	addeq	r0, r4, #0, 0
  58:	00040000 	andeq	r0, r4, r0
  5c:	9f5001f3 	svcls	0x005001f3
  60:	00000284 	andeq	r0, r0, r4, lsl #5
  64:	0000029c 	muleq	r0, ip, r2
  68:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  6c:	a4000002 	strge	r0, [r0], #-2
  70:	04000002 	streq	r0, [r0], #-2
  74:	5001f300 	andpl	pc, r1, r0, lsl #6
  78:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
  7c:	0002a700 	andeq	sl, r2, r0, lsl #14
  80:	50000100 	andpl	r0, r0, r0, lsl #2
  84:	000002a7 	andeq	r0, r0, r7, lsr #5
  88:	000002c8 	andeq	r0, r0, r8, asr #5
  8c:	01f30004 	mvnseq	r0, r4
  90:	02c89f50 	sbceq	r9, r8, #80, 30	; 0x140
  94:	02e00000 	rsceq	r0, r0, #0, 0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0002e050 	andeq	lr, r2, r0, asr r0
  a0:	0002e800 	andeq	lr, r2, r0, lsl #16
  a4:	f3000400 	vshl.u8	d0, d0, d0
  a8:	e89f5001 	ldm	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  ac:	eb000002 	bl	bc <.debug_loc+0xbc>
  b0:	01000002 	tsteq	r0, r2
  b4:	02eb5000 	rsceq	r5, fp, #0, 0
  b8:	03380000 	teqeq	r8, #0, 0
  bc:	00040000 	andeq	r0, r4, r0
  c0:	9f5001f3 	svcls	0x005001f3
	...
  e0:	00000220 	andeq	r0, r0, r0, lsr #4
  e4:	00000244 	andeq	r0, r0, r4, asr #4
  e8:	44510001 	ldrbmi	r0, [r1], #-1
  ec:	68000002 	stmdavs	r0, {r1}
  f0:	01000002 	tsteq	r0, r2
  f4:	02685100 	rsbeq	r5, r8, #0
  f8:	027b0000 	rsbseq	r0, fp, #0, 0
  fc:	00030000 	andeq	r0, r3, r0
 100:	7b9f0171 	blvc	fe7c06cc <kfree_pop+0xfe7c037c>
 104:	84000002 	strhi	r0, [r0], #-2
 108:	17000002 	strne	r0, [r0, -r2]
 10c:	01f33800 	mvnseq	r3, r0, lsl #16
 110:	5101f351 	tstpl	r1, r1, asr r3	; <UNPREDICTABLE>
 114:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 118:	0000080c 	andeq	r0, r0, ip, lsl #16
 11c:	01282d80 	smlawbeq	r8, r0, sp, r2
 120:	9f131600 	svcls	0x00131600
 124:	00000284 	andeq	r0, r0, r4, lsl #5
 128:	00000298 	muleq	r0, r8, r2
 12c:	98510001 	ldmdals	r1, {r0}^
 130:	a4000002 	strge	r0, [r0], #-2
 134:	04000002 	streq	r0, [r0], #-2
 138:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 13c:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
 140:	0002a700 	andeq	sl, r2, r0, lsl #14
 144:	51000100 	mrspl	r0, (UNDEF: 16)
 148:	000002a7 	andeq	r0, r0, r7, lsr #5
 14c:	000002c8 	andeq	r0, r0, r8, asr #5
 150:	01f30004 	mvnseq	r0, r4
 154:	02c89f51 	sbceq	r9, r8, #324	; 0x144
 158:	02dc0000 	sbcseq	r0, ip, #0, 0
 15c:	00010000 	andeq	r0, r1, r0
 160:	0002dc51 	andeq	sp, r2, r1, asr ip
 164:	00033800 	andeq	r3, r3, r0, lsl #16
 168:	38001700 	stmdacc	r0, {r8, r9, sl, ip}
 16c:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 170:	4b405101 	blmi	101457c <kfree_pop+0x101422c>
 174:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 178:	2d800000 	stccs	0, cr0, [r0]
 17c:	16000128 	strne	r0, [r0], -r8, lsr #2
 180:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
 194:	024c0000 	subeq	r0, ip, #0, 0
 198:	025c0000 	subseq	r0, ip, #0, 0
 19c:	00010000 	andeq	r0, r1, r0
 1a0:	00025c52 	andeq	r5, r2, r2, asr ip
 1a4:	00026400 	andeq	r6, r2, r0, lsl #8
 1a8:	03000500 	movweq	r0, #1280	; 0x500
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	00000264 	andeq	r0, r0, r4, ror #4
 1b4:	0000027b 	andeq	r0, r0, fp, ror r2
 1b8:	c8530001 	ldmdagt	r3, {r0}^
 1bc:	d8000002 	stmdale	r0, {r1}
 1c0:	01000002 	tsteq	r0, r2
 1c4:	02d85200 	sbcseq	r5, r8, #0, 4
 1c8:	02e30000 	rsceq	r0, r3, #0, 0
 1cc:	00050000 	andeq	r0, r5, r0
 1d0:	00000003 	andeq	r0, r0, r3
 1d4:	0002e800 	andeq	lr, r2, r0, lsl #16
 1d8:	0002eb00 	andeq	lr, r2, r0, lsl #22
 1dc:	53000100 	movwpl	r0, #256	; 0x100
	...
 1e8:	02300004 	eorseq	r0, r0, #4, 0
 1ec:	02340000 	eorseq	r0, r4, #0, 0
 1f0:	00010000 	andeq	r0, r1, r0
 1f4:	00000051 	andeq	r0, r0, r1, asr r0
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	3c000200 	sfmcc	f0, 4, [r0], {-0}
 200:	44000002 	strmi	r0, [r0], #-2
 204:	02000002 	andeq	r0, r0, #2, 0
 208:	009f3800 	addseq	r3, pc, r0, lsl #16
 20c:	00000000 	andeq	r0, r0, r0
 210:	02000000 	andeq	r0, r0, #0, 0
 214:	00023c00 	andeq	r3, r2, r0, lsl #24
 218:	00024400 	andeq	r4, r2, r0, lsl #8
 21c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 228:	00000001 	andeq	r0, r0, r1
 22c:	024c0000 	subeq	r0, ip, #0, 0
 230:	02640000 	rsbeq	r0, r4, #0, 0
 234:	00010000 	andeq	r0, r1, r0
 238:	0002c851 	andeq	ip, r2, r1, asr r8
 23c:	0002dc00 	andeq	sp, r2, r0, lsl #24
 240:	51000100 	mrspl	r0, (UNDEF: 16)
 244:	000002dc 	ldrdeq	r0, [r0], -ip
 248:	000002e8 	andeq	r0, r0, r8, ror #5
 24c:	f3380017 	vqadd.u64	d0, d8, d7
 250:	01f35101 	mvnseq	r5, r1, lsl #2
 254:	244b4051 	strbcs	r4, [fp], #-81	; 0xffffffaf
 258:	00080c22 	andeq	r0, r8, r2, lsr #24
 25c:	282d8000 	stmdacs	sp!, {pc}
 260:	13160001 	tstne	r6, #1, 0
 264:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 268:	00000000 	andeq	r0, r0, r0
 26c:	00000100 	andeq	r0, r0, r0, lsl #2
 270:	00000000 	andeq	r0, r0, r0
 274:	00024c00 	andeq	r4, r2, r0, lsl #24
 278:	00025c00 	andeq	r5, r2, r0, lsl #24
 27c:	52000100 	andpl	r0, r0, #0
 280:	0000025c 	andeq	r0, r0, ip, asr r2
 284:	00000264 	andeq	r0, r0, r4, ror #4
 288:	00030005 	andeq	r0, r3, r5
 28c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 290:	d8000002 	stmdale	r0, {r1}
 294:	01000002 	tsteq	r0, r2
 298:	02d85200 	sbcseq	r5, r8, #0, 4
 29c:	02e30000 	rsceq	r0, r3, #0, 0
 2a0:	00050000 	andeq	r0, r5, r0
 2a4:	00000003 	andeq	r0, r0, r3
	...
 2b0:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
 2b4:	50000002 	andpl	r0, r0, r2
 2b8:	01000002 	tsteq	r0, r2
 2bc:	00005100 	andeq	r5, r0, r0, lsl #2
 2c0:	00000000 	andeq	r0, r0, r0
 2c4:	00030000 	andeq	r0, r3, r0
 2c8:	00000264 	andeq	r0, r0, r4, ror #4
 2cc:	00000268 	andeq	r0, r0, r8, ror #4
 2d0:	00510001 	subseq	r0, r1, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	03000000 	movweq	r0, #0
 2dc:	00026400 	andeq	r6, r2, r0, lsl #8
 2e0:	00026800 	andeq	r6, r2, r0, lsl #16
 2e4:	53000100 	movwpl	r0, #256	; 0x100
	...
 2f8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 2fc:	000001d3 	ldrdeq	r0, [r0], -r3
 300:	d3500001 	cmple	r0, #1, 0
 304:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 308:	01000001 	tsteq	r0, r1
 30c:	01f05400 	mvnseq	r5, r0, lsl #8
 310:	02080000 	andeq	r0, r8, #0, 0
 314:	00010000 	andeq	r0, r1, r0
 318:	00020850 	andeq	r0, r2, r0, asr r8
 31c:	00022000 	andeq	r2, r2, r0
 320:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 330:	000001d8 	ldrdeq	r0, [r0], -r8
 334:	000001e3 	andeq	r0, r0, r3, ror #3
 338:	e3500001 	cmp	r0, #1, 0
 33c:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 340:	01000001 	tsteq	r0, r1
 344:	00005500 	andeq	r5, r0, r0, lsl #10
	...
 35c:	01240000 			; <UNDEFINED> instruction: 0x01240000
 360:	01380000 	teqeq	r8, r0
 364:	00010000 	andeq	r0, r1, r0
 368:	00013850 	andeq	r3, r1, r0, asr r8
 36c:	00013c00 	andeq	r3, r1, r0, lsl #24
 370:	70000300 	andvc	r0, r0, r0, lsl #6
 374:	013c9f79 	teqeq	ip, r9, ror pc
 378:	01600000 	cmneq	r0, r0
 37c:	00010000 	andeq	r0, r1, r0
 380:	00016053 	andeq	r6, r1, r3, asr r0
 384:	00017800 	andeq	r7, r1, r0, lsl #16
 388:	50000100 	andpl	r0, r0, r0, lsl #2
 38c:	00000178 	andeq	r0, r0, r8, ror r1
 390:	00000180 	andeq	r0, r0, r0, lsl #3
 394:	01f30004 	mvnseq	r0, r4
 398:	01809f50 	orreq	r9, r0, r0, asr pc
 39c:	01900000 	orrseq	r0, r0, r0
 3a0:	00010000 	andeq	r0, r1, r0
 3a4:	00019053 	andeq	r9, r1, r3, asr r0
 3a8:	00019f00 	andeq	r9, r1, r0, lsl #30
 3ac:	91000200 	mrsls	r0, R8_usr
 3b0:	00019f68 	andeq	r9, r1, r8, ror #30
 3b4:	0001bc00 	andeq	fp, r1, r0, lsl #24
 3b8:	f3000900 	vmls.i8	d0, d0, d0
 3bc:	07235001 	streq	r5, [r3, -r1]!
 3c0:	9f1af809 	svcls	0x001af809
	...
 3d0:	00000144 	andeq	r0, r0, r4, asr #2
 3d4:	00000160 	andeq	r0, r0, r0, ror #2
 3d8:	80500001 	subshi	r0, r0, r1
 3dc:	9c000001 	stcls	0, cr0, [r0], {1}
 3e0:	01000001 	tsteq	r0, r1
 3e4:	00005000 	andeq	r5, r0, r0
 3e8:	00000000 	andeq	r0, r0, r0
 3ec:	00030000 	andeq	r0, r3, r0
 3f0:	00000134 	andeq	r0, r0, r4, lsr r1
 3f4:	0000013c 	andeq	r0, r0, ip, lsr r1
 3f8:	9f380002 	svcls	0x00380002
	...
 404:	00000003 	andeq	r0, r0, r3
 408:	00000134 	andeq	r0, r0, r4, lsr r1
 40c:	00000138 	andeq	r0, r0, r8, lsr r1
 410:	38500001 	ldmdacc	r0, {r0}^
 414:	3c000001 	stccc	0, cr0, [r0], {1}
 418:	03000001 	movweq	r0, #1
 41c:	9f797000 	svcls	0x00797000
	...
 434:	00300000 	eorseq	r0, r0, r0
 438:	00600000 	rsbeq	r0, r0, r0
 43c:	00010000 	andeq	r0, r1, r0
 440:	00006050 	andeq	r6, r0, r0, asr r0
 444:	00006c00 	andeq	r6, r0, r0, lsl #24
 448:	03000500 	movweq	r0, #1280	; 0x500
 44c:	00000000 	andeq	r0, r0, r0
 450:	0000006c 	andeq	r0, r0, ip, rrx
 454:	00000084 	andeq	r0, r0, r4, lsl #1
 458:	84500001 	ldrbhi	r0, [r0], #-1
 45c:	8c000000 	stchi	0, cr0, [r0], {-0}
 460:	04000000 	streq	r0, [r0], #-0
 464:	5001f300 	andpl	pc, r1, r0, lsl #6
 468:	00008c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 46c:	0000ac00 	andeq	sl, r0, r0, lsl #24
 470:	50000100 	andpl	r0, r0, r0, lsl #2
 474:	000000ac 	andeq	r0, r0, ip, lsr #1
 478:	000000af 	andeq	r0, r0, pc, lsr #1
 47c:	68910002 	ldmvs	r1, {r1}
 480:	000000af 	andeq	r0, r0, pc, lsr #1
 484:	000000cc 	andeq	r0, r0, ip, asr #1
 488:	01f30004 	mvnseq	r0, r4
 48c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 49c:	00300000 	eorseq	r0, r0, r0
 4a0:	00800000 	addeq	r0, r0, r0
 4a4:	00010000 	andeq	r0, r1, r0
 4a8:	00008051 	andeq	r8, r0, r1, asr r0
 4ac:	00008c00 	andeq	r8, r0, r0, lsl #24
 4b0:	f3000400 	vshl.u8	d0, d0, d0
 4b4:	8c9f5101 	ldfhis	f5, [pc], {1}
 4b8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 4bc:	01000000 	mrseq	r0, (UNDEF: 0)
 4c0:	00a85100 	adceq	r5, r8, r0, lsl #2
 4c4:	00cc0000 	sbceq	r0, ip, r0
 4c8:	00040000 	andeq	r0, r4, r0
 4cc:	9f5101f3 	svcls	0x005101f3
	...
 4d8:	00000001 	andeq	r0, r0, r1
	...
 4e4:	00380000 	eorseq	r0, r8, r0
 4e8:	00600000 	rsbeq	r0, r0, r0
 4ec:	00010000 	andeq	r0, r1, r0
 4f0:	00006050 	andeq	r6, r0, r0, asr r0
 4f4:	00006c00 	andeq	r6, r0, r0, lsl #24
 4f8:	03000500 	movweq	r0, #1280	; 0x500
 4fc:	00000000 	andeq	r0, r0, r0
 500:	0000006c 	andeq	r0, r0, ip, rrx
 504:	00000084 	andeq	r0, r0, r4, lsl #1
 508:	84500001 	ldrbhi	r0, [r0], #-1
 50c:	8c000000 	stchi	0, cr0, [r0], {-0}
 510:	04000000 	streq	r0, [r0], #-0
 514:	5001f300 	andpl	pc, r1, r0, lsl #6
 518:	00008c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 51c:	0000ac00 	andeq	sl, r0, r0, lsl #24
 520:	50000100 	andpl	r0, r0, r0, lsl #2
 524:	000000ac 	andeq	r0, r0, ip, lsr #1
 528:	000000af 	andeq	r0, r0, pc, lsr #1
 52c:	68910002 	ldmvs	r1, {r1}
 530:	000000af 	andeq	r0, r0, pc, lsr #1
 534:	000000cc 	andeq	r0, r0, ip, asr #1
 538:	01f30004 	mvnseq	r0, r4
 53c:	00009f50 	andeq	r9, r0, r0, asr pc
 540:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000134 	andeq	r0, r0, r4, lsr r1
   4:	00000134 	andeq	r0, r0, r4, lsr r1
   8:	00000134 	andeq	r0, r0, r4, lsr r1
   c:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  18:	0000024c 	andeq	r0, r0, ip, asr #4
  1c:	00000264 	andeq	r0, r0, r4, ror #4
  20:	000002c8 	andeq	r0, r0, r8, asr #5
  24:	000002e8 	andeq	r0, r0, r8, ror #5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000392 	muleq	r0, r2, r3
   4:	00b70003 	adcseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <kfree_pop+0xfffffc9b>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	6d6b0000 	stclvs	0, cr0, [fp, #-0]
  9c:	6f6c6c61 	svcvs	0x006c6c61
  a0:	00632e63 	rsbeq	r2, r3, r3, ror #28
  a4:	72000000 	andvc	r0, r0, #0, 0
  a8:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  ac:	00000100 	andeq	r0, r0, r0, lsl #2
  b0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  b4:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  b8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  bc:	00000200 	andeq	r0, r0, r0, lsl #4
  c0:	001e0500 	andseq	r0, lr, r0, lsl #10
  c4:	00000205 	andeq	r0, r0, r5, lsl #4
  c8:	27030000 	strcs	r0, [r3, -r0]
  cc:	01200501 			; <UNDEFINED> instruction: 0x01200501
  d0:	01062d05 	tsteq	r6, r5, lsl #26
  d4:	83062005 	movwhi	r2, #24581	; 0x6005
  d8:	05012205 	streq	r2, [r1, #-517]	; 0xfffffdfb
  dc:	05010635 	streq	r0, [r1, #-1589]	; 0xfffff9cb
  e0:	0583061e 	streq	r0, [r3, #1566]	; 0x61e
  e4:	2d050120 	stfcss	f0, [r5, #-128]	; 0xffffff80
  e8:	42050106 	andmi	r0, r5, #-2147483647	; 0x80000001
  ec:	01068506 	tsteq	r6, r6, lsl #10
  f0:	4b060505 	blmi	18150c <kfree_pop+0x1811bc>
  f4:	2e060114 	mcrcs	1, 0, r0, cr6, cr4, {0}
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	02002e06 	andeq	r2, r0, #96	; 0x60
 100:	00010204 	andeq	r0, r1, r4, lsl #4
 104:	15020402 	strne	r0, [r2, #-1026]	; 0xfffffbfe
 108:	02000d05 	andeq	r0, r0, #320	; 0x140
 10c:	01060204 	tsteq	r6, r4, lsl #4
 110:	02000705 	andeq	r0, r0, #1310720	; 0x140000
 114:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 118:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 11c:	17051505 	strne	r1, [r5, -r5, lsl #10]
 120:	10050106 	andne	r0, r5, r6, lsl #2
 124:	0605054a 	streq	r0, [r5], -sl, asr #10
 128:	061b052f 	ldreq	r0, [fp], -pc, lsr #10
 12c:	2e0e0501 	cfsh32cs	mvfx0, mvfx14, #1
 130:	052f0105 	streq	r0, [pc, #-261]!	; 33 <.debug_line+0x33>
 134:	04020005 	streq	r0, [r2], #-5
 138:	77030601 	strvc	r0, [r3, -r1, lsl #12]
 13c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 140:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 144:	9e060104 	adflss	f0, f6, f4
 148:	01040200 	mrseq	r0, R12_usr
 14c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 150:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 154:	06013209 	streq	r3, [r1], -r9, lsl #4
 158:	2e062ed6 	mcrcs	14, 0, r2, cr6, cr6, {6}
 15c:	05de1905 	ldrbeq	r1, [lr, #2309]	; 0x905
 160:	05142f05 	ldreq	r2, [r4, #-3845]	; 0xfffff0fb
 164:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 168:	09054a07 	stmdbeq	r5, {r0, r1, r2, r9, fp, lr}
 16c:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 170:	060c0513 			; <UNDEFINED> instruction: 0x060c0513
 174:	06050501 	streq	r0, [r5], -r1, lsl #10
 178:	01051367 	tsteq	r5, r7, ror #6
 17c:	09056706 	stmdbeq	r5, {r1, r2, r8, r9, sl, sp, lr}
 180:	9e012a06 	vmlals.f32	s4, s2, s12
 184:	06a52805 	strteq	r2, [r5], r5, lsl #16
 188:	06050501 	streq	r0, [r5], -r1, lsl #10
 18c:	2e06014b 	adfcssm	f0, f6, #3.0
 190:	13012e06 	movwne	r2, #7686	; 0x1e06
 194:	47031805 	strmi	r1, [r3, -r5, lsl #16]
 198:	13050501 	movwne	r0, #21761	; 0x5501
 19c:	06010601 	streq	r0, [r1], -r1, lsl #12
 1a0:	1301150f 	movwne	r1, #5391	; 0x150f
 1a4:	01060e05 	tsteq	r6, r5, lsl #28
 1a8:	2e2e1605 	cfmadda32cs	mvax0, mvax1, mvfx14, mvfx5
 1ac:	03060505 	movweq	r0, #25861	; 0x6505
 1b0:	0b050139 	bleq	14069c <kfree_pop+0x14034c>
 1b4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1b8:	0a054b06 	beq	152dd8 <kfree_pop+0x152a88>
 1bc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1c0:	0d054b06 	vstreq	d4, [r5, #-24]	; 0xffffffe8
 1c4:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1c8:	4d01052e 	cfstr32mi	mvfx0, [r1, #-184]	; 0xffffff48
 1cc:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 1d0:	03060104 	movweq	r0, #24836	; 0x6104
 1d4:	02004a78 	andeq	r4, r0, #120, 20	; 0x78000
 1d8:	00010104 	andeq	r0, r1, r4, lsl #2
 1dc:	06010402 	streq	r0, [r1], -r2, lsl #8
 1e0:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 1e4:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 1e8:	06013409 	streq	r3, [r1], -r9, lsl #8
 1ec:	2e066682 	cfmadd32cs	mvax4, mvfx6, mvfx6, mvfx2
 1f0:	06db2005 	ldrbeq	r2, [fp], r5
 1f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1f8:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
 1fc:	004a0204 	subeq	r0, sl, r4, lsl #4
 200:	01020402 	tsteq	r2, r2, lsl #8
 204:	02040200 	andeq	r0, r4, #0, 4
 208:	00120513 	andseq	r0, r2, r3, lsl r5
 20c:	06020402 	streq	r0, [r2], -r2, lsl #8
 210:	04020001 	streq	r0, [r2], #-1
 214:	02002e02 	andeq	r2, r0, #2, 28
 218:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 21c:	04020005 	streq	r0, [r2], #-5
 220:	002f0602 	eoreq	r0, pc, r2, lsl #12
 224:	67020402 	strvs	r0, [r2, -r2, lsl #8]
 228:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 22c:	13060204 	movwne	r0, #25092	; 0x6204
 230:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 234:	62060104 	andvs	r0, r6, #1
 238:	01040200 	mrseq	r0, R12_usr
 23c:	04020001 	streq	r0, [r2], #-1
 240:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 244:	06010402 	streq	r0, [r1], -r2, lsl #8
 248:	033c052e 	teqeq	ip, #192937984	; 0xb800000
 24c:	01069e0a 	tsteq	r6, sl, lsl #28
 250:	4b060505 	blmi	18166c <kfree_pop+0x18131c>
 254:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 258:	0113012e 	tsteq	r3, lr, lsr #2
 25c:	ad031805 	stcge	8, cr1, [r3, #-20]	; 0xffffffec
 260:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 264:	06110513 			; <UNDEFINED> instruction: 0x06110513
 268:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 26c:	0100d203 	tsteq	r0, r3, lsl #4
 270:	05134a06 	ldreq	r4, [r3, #-2566]	; 0xfffff5fa
 274:	7fa30318 	svcvc	0x00a30318
 278:	13050501 	movwne	r0, #21761	; 0x5501
 27c:	01061605 	tsteq	r6, r5, lsl #12
 280:	0605054a 	streq	r0, [r5], -sl, asr #10
 284:	0100e103 	tsteq	r0, r3, lsl #2
 288:	01061205 	tsteq	r6, r5, lsl #4
 28c:	4b060505 	blmi	1816a8 <kfree_pop+0x181358>
 290:	a9031805 	stmdbge	r3, {r0, r2, fp, ip}
 294:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 298:	18050113 	stmdane	r5, {r0, r1, r4, r8}
 29c:	1305050e 	movwne	r0, #21774	; 0x550e
 2a0:	01061105 	tsteq	r6, r5, lsl #2
 2a4:	1505052e 	strne	r0, [r5, #-1326]	; 0xfffffad2
 2a8:	13014a06 	movwne	r4, #6662	; 0x1a06
 2ac:	01060e05 	tsteq	r6, r5, lsl #28
 2b0:	2e16052e 	cfmul64cs	mvdx0, mvdx6, mvdx14
 2b4:	0605052e 	streq	r0, [r5], -lr, lsr #10
 2b8:	0100d603 	tsteq	r0, r3, lsl #12
 2bc:	03180501 	tsteq	r8, #4194304	; 0x400000
 2c0:	05017f9f 	streq	r7, [r1, #-3999]	; 0xfffff061
 2c4:	19051305 	stmdbne	r5, {r0, r2, r8, r9, ip}
 2c8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 2cc:	00e00305 	rsceq	r0, r0, r5, lsl #6
 2d0:	04020001 	streq	r0, [r2], #-1
 2d4:	004a0602 	subeq	r0, sl, r2, lsl #12
 2d8:	14020402 	strne	r0, [r2], #-1026	; 0xfffffbfe
 2dc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 2e0:	01060204 	tsteq	r6, r4, lsl #4
 2e4:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 2e8:	4b060204 	blmi	180b00 <kfree_pop+0x1807b0>
 2ec:	02000c05 	andeq	r0, r0, #1280	; 0x500
 2f0:	01060204 	tsteq	r6, r4, lsl #4
 2f4:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 2f8:	052f0204 	streq	r0, [pc, #-516]!	; fc <.debug_line+0xfc>
 2fc:	04020005 	streq	r0, [r2], #-5
 300:	73030601 	movwvc	r0, #13825	; 0x3601
 304:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 308:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 30c:	9e060104 	adflss	f0, f6, f4
 310:	01040200 	mrseq	r0, R12_usr
 314:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 318:	002e0601 	eoreq	r0, lr, r1, lsl #12
 31c:	2f010402 	svccs	0x00010402
 320:	01040200 	mrseq	r0, R12_usr
 324:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 328:	b103d601 	tstlt	r3, r1, lsl #12
 32c:	06012e7f 			; <UNDEFINED> instruction: 0x06012e7f
 330:	062e2e82 	strteq	r2, [lr], -r2, lsl #29
 334:	002e062e 	eoreq	r0, lr, lr, lsr #12
 338:	06010402 	streq	r0, [r1], -r2, lsl #8
 33c:	0100d703 	tsteq	r0, r3, lsl #14
 340:	01040200 	mrseq	r0, R12_usr
 344:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 348:	1505d601 	strne	sp, [r5, #-1537]	; 0xfffff9ff
 34c:	17057b08 	strne	r7, [r5, -r8, lsl #22]
 350:	31160501 	tstcc	r6, r1, lsl #10
 354:	05011805 	streq	r1, [r1, #-2053]	; 0xfffff7fb
 358:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
 35c:	1905662b 	stmdbne	r5, {r0, r1, r3, r5, r9, sl, sp, lr}
 360:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
 364:	060c0513 			; <UNDEFINED> instruction: 0x060c0513
 368:	4a070501 	bmi	1c1774 <kfree_pop+0x1c1424>
 36c:	02002505 	andeq	r2, r0, #20971520	; 0x1400000
 370:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 374:	0402001e 	streq	r0, [r2], #-30	; 0xffffffe2
 378:	09054a01 	stmdbeq	r5, {r0, r9, fp, lr}
 37c:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 380:	060a0513 			; <UNDEFINED> instruction: 0x060a0513
 384:	63190501 	tstvs	r9, #4194304	; 0x400000
 388:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
 38c:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 390:	000a022e 	andeq	r0, sl, lr, lsr #4
 394:	Address 0x0000000000000394 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	70616568 	rsbvc	r6, r1, r8, ror #10
   c:	6174735f 	cmnvs	r4, pc, asr r3
  10:	6d007472 	cfstrsvs	mvf7, [r0, #-456]	; 0xfffffe38
  14:	6e5f7861 	cdpvs	8, 5, cr7, cr15, cr1, {3}
  18:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
  1c:	615f0073 	cmpvs	pc, r3, ror r0	; <UNPREDICTABLE>
  20:	00726464 	rsbseq	r6, r2, r4, ror #8
  24:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  28:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  2c:	65680074 	strbvs	r0, [r8, #-116]!	; 0xffffff8c
  30:	735f7061 	cmpvc	pc, #97, 0	; 0x61
  34:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  38:	72666b00 	rsbvc	r6, r6, #0, 22
  3c:	68006565 	stmdavs	r0, {r0, r2, r5, r6, r8, sl, sp, lr}
  40:	5f706165 	svcpl	0x00706165
  44:	0078616d 	rsbseq	r6, r8, sp, ror #2
  48:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  4c:	6c615f65 	stclvs	15, cr5, [r1], #-404	; 0xfffffe6c
  50:	6f72006c 	svcvs	0x0072006c
  54:	75646e75 	strbvc	r6, [r4, #-3701]!	; 0xfffff18b
  58:	6d6b0070 	stclvs	0, cr0, [fp, #-448]!	; 0xfffffe40
  5c:	6f6c6c61 	svcvs	0x006c6c61
  60:	65685f63 	strbvs	r5, [r8, #-3939]!	; 0xfffff09d
  64:	655f7061 	ldrbvs	r7, [pc, #-97]	; b <.debug_str+0xb>
  68:	6800646e 	stmdavs	r0, {r1, r2, r3, r5, r6, sl, sp, lr}
  6c:	00706165 	rsbseq	r6, r0, r5, ror #2
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	63206465 			; <UNDEFINED> instruction: 0x63206465
  78:	00726168 	rsbseq	r6, r2, r8, ror #2
  7c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  80:	6b00705f 	blvs	1c204 <kfree_pop+0x1beb4>
  84:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  88:	706f705f 	rsbvc	r7, pc, pc, asr r0	; <UNPREDICTABLE>
  8c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  90:	6f6c2067 	svcvs	0x006c2067
  94:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  98:	6d00746e 	cfstrsvs	mvf7, [r0, #-440]	; 0xfffffe48
  9c:	65736d65 	ldrbvs	r6, [r3, #-3429]!	; 0xfffff29b
  a0:	6f6c0074 	svcvs	0x006c0074
  a4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a8:	6100746e 	tstvs	r0, lr, ror #8
  ac:	00726464 	rsbseq	r6, r2, r4, ror #8
  b0:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  b4:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  b8:	5f5f4e4f 	svcpl	0x005f4e4f
  bc:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  c0:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  c4:	6f6f6265 	svcvs	0x006f6265
  c8:	6c610074 	stclvs	0, cr0, [r1], #-464	; 0xfffffe30
  cc:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
  d0:	00746e65 	rsbseq	r6, r4, r5, ror #28
  d4:	5f78616d 	svcpl	0x0078616d
  d8:	00323375 	eorseq	r3, r2, r5, ror r3
  dc:	4d656e4f 	stclmi	14, cr6, [r5, #-316]!	; 0xfffffec4
  e0:	682f0042 	stmdavs	pc!, {r1, r6}	; <UNPREDICTABLE>
  e4:	2f656d6f 	svccs	0x00656d6f
  e8:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
  ec:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
  f0:	7373616c 	cmnvc	r3, #27
  f4:	3173632f 	cmncc	r3, pc, lsr #6
  f8:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  fc:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 100:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 104:	2f697062 	svccs	0x00697062
 108:	66617473 			; <UNDEFINED> instruction: 0x66617473
 10c:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 110:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 114:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 118:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 11c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 120:	00726168 	rsbseq	r6, r2, r8, ror #2
 124:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 128:	735f7061 	cmpvc	pc, #97, 0	; 0x61
 12c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 130:	6b005f5f 	blvs	17eb4 <kfree_pop+0x17b64>
 134:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 138:	6e5f636f 	cdpvs	3, 5, cr6, cr15, cr15, {3}
 13c:	657a746f 	ldrbvs	r7, [sl, #-1135]!	; 0xfffffb91
 140:	47006f72 	smlsdxmi	r0, r2, pc, r6	; <UNPREDICTABLE>
 144:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 148:	31203939 			; <UNDEFINED> instruction: 0x31203939
 14c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 150:	30322031 	eorscc	r2, r2, r1, lsr r0
 154:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 158:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 15c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 160:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 164:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 168:	613d7570 	teqvs	sp, r0, ror r5
 16c:	31316d72 	teqcc	r1, r2, ror sp
 170:	7a6a3637 	bvc	1a8da54 <kfree_pop+0x1a8d704>
 174:	20732d66 	rsbscs	r2, r3, r6, ror #26
 178:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 17c:	613d656e 	teqvs	sp, lr, ror #10
 180:	31316d72 	teqcc	r1, r2, ror sp
 184:	7a6a3637 	bvc	1a8da68 <kfree_pop+0x1a8d718>
 188:	20732d66 	rsbscs	r2, r3, r6, ror #26
 18c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 190:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 194:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 198:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 19c:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1a4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1a8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1ac:	6b36766d 	blvs	d9db68 <kfree_pop+0xd9d818>
 1b0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1b4:	20626467 	rsbcs	r6, r2, r7, ror #8
 1b8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1bc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1c0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1c4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1c8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1cc:	61747365 	cmnvs	r4, r5, ror #6
 1d0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1d4:	65680067 	strbvs	r0, [r8, #-103]!	; 0xffffff99
 1d8:	655f7061 	ldrbvs	r7, [pc, #-97]	; 17f <.debug_str+0x17f>
 1dc:	6c00646e 	cfstrsvs	mvf6, [r0], {110}	; 0x6e
 1e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1f4:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 1f8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1fc:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 200:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 204:	2064656e 	rsbcs	r6, r4, lr, ror #10
 208:	00746e69 	rsbseq	r6, r4, r9, ror #28
 20c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 210:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 214:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 218:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 21c:	6300746e 	movwvs	r7, #1134	; 0x46e
 220:	00726168 	rsbseq	r6, r2, r8, ror #2
 224:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 228:	5f636f6c 	svcpl	0x00636f6c
 22c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 230:	0064656e 	rsbeq	r6, r4, lr, ror #10
 234:	705f7369 	subsvc	r7, pc, r9, ror #6
 238:	0032776f 	eorseq	r7, r2, pc, ror #14
 23c:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 240:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
 244:	72700063 	rsbsvc	r0, r0, #99, 0	; 0x63
 248:	6b746e69 	blvs	1d1bbf4 <kfree_pop+0x1d1b8a4>
 24c:	616d6b00 	cmnvs	sp, r0, lsl #22
 250:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
 254:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 258:	73690074 	cmnvc	r9, #116, 0	; 0x74
 25c:	696c615f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
 260:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 264:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 268:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 26c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 270:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 274:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
 278:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
 27c:	626e0065 	rsbvs	r0, lr, #101, 0	; 0x65
 280:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
 284:	616d6b00 	cmnvs	sp, r0, lsl #22
 288:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
 28c:	6165685f 	cmnvs	r5, pc, asr r8
 290:	74705f70 	ldrbtvc	r5, [r0], #-3952	; 0xfffff090
 294:	6d6b0072 	stclvs	0, cr0, [fp, #-456]!	; 0xfffffe38
 298:	6f6c6c61 	svcvs	0x006c6c61
 29c:	6d6b0063 	stclvs	0, cr0, [fp, #-396]!	; 0xfffffe74
 2a0:	6f6c6c61 	svcvs	0x006c6c61
 2a4:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
 2a8:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
 2ac:	735f7465 	cmpvc	pc, #1694498816	; 0x65000000
 2b0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 2b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 2b8:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 2bc:	705f7465 	subsvc	r7, pc, r5, ror #8
 2c0:	00637475 	rsbeq	r7, r3, r5, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <kfree_pop+0xfffffb80>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	0000009c 	muleq	r0, ip, r0
  50:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  54:	100e4201 	andne	r4, lr, r1, lsl #4
  58:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  5c:	00000b42 	andeq	r0, r0, r2, asr #22
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000cc 	andeq	r0, r0, ip, asr #1
  6c:	00000058 	andeq	r0, r0, r8, asr r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	0000001c 	andeq	r0, r0, ip, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000124 	andeq	r0, r0, r4, lsr #2
  84:	00000098 	muleq	r0, r8, r0
  88:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  8c:	100e4201 	andne	r4, lr, r1, lsl #4
  90:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  94:	00000b42 	andeq	r0, r0, r2, asr #22
  98:	00000020 	andeq	r0, r0, r0, lsr #32
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	00000064 	andeq	r0, r0, r4, rrx
  a8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  ac:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  b0:	180e4201 	stmdane	lr, {r0, r9, lr}
  b4:	0c0e0a54 			; <UNDEFINED> instruction: 0x0c0e0a54
  b8:	00000b42 	andeq	r0, r0, r2, asr #22
  bc:	0000001c 	andeq	r0, r0, ip, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000220 	andeq	r0, r0, r0, lsr #4
  c8:	00000118 	andeq	r0, r0, r8, lsl r1
  cc:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  d0:	100e4201 	andne	r4, lr, r1, lsl #4
  d4:	040e0a6c 	streq	r0, [lr], #-2668	; 0xfffff594
  d8:	00000b42 	andeq	r0, r0, r2, asr #22
  dc:	0000000c 	andeq	r0, r0, ip
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000338 	andeq	r0, r0, r8, lsr r3
  e8:	00000004 	andeq	r0, r0, r4
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000033c 	andeq	r0, r0, ip, lsr r3
  f8:	00000014 	andeq	r0, r0, r4, lsl r0
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	00000000 	andeq	r0, r0, r0
 104:	00000350 	andeq	r0, r0, r0, asr r3
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	8e040e58 	mcrhi	14, 0, r0, cr4, cr8, {2}
 110:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kfree_pop+0x12cd4dc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <kfree_pop+0x460e0>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

