Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue May 21 12:52:46 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                64          
TIMING-18  Warning   Missing input or output delay  71          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.297        0.000                      0                44952        0.049        0.000                      0                44952        4.500        0.000                       0                 24230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.297        0.000                      0                44952        0.049        0.000                      0                44952        4.500        0.000                       0                 24230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 genblk1[10].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q1/ab_64_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 8.175ns (84.887%)  route 1.455ns (15.113%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.833     5.213    genblk1[10].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  genblk1[10].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.419 r  genblk1[10].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.421    genblk1[10].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.939 r  genblk1[10].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.794    11.733    genblk1[10].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.857 r  genblk1[10].u_lstm_unit/q1/ab_64[19]_i_6__9/O
                         net (fo=1, routed)           0.000    11.857    genblk1[10].u_lstm_unit/q1/ab_64[19]_i_6__9_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.407 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[19]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.407    genblk1[10].u_lstm_unit/q1/ab_64_reg[19]_i_2__9_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[23]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.521    genblk1[10].u_lstm_unit/q1/ab_64_reg[23]_i_2__9_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[27]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.635    genblk1[10].u_lstm_unit/q1/ab_64_reg[27]_i_2__9_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[31]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.749    genblk1[10].u_lstm_unit/q1/ab_64_reg[31]_i_2__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[35]_i_2__9/CO[3]
                         net (fo=1, routed)           0.009    12.872    genblk1[10].u_lstm_unit/q1/ab_64_reg[35]_i_2__9_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.986 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[39]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.986    genblk1[10].u_lstm_unit/q1/ab_64_reg[39]_i_2__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.100 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[43]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.100    genblk1[10].u_lstm_unit/q1/ab_64_reg[43]_i_2__9_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.214 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[47]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.214    genblk1[10].u_lstm_unit/q1/ab_64_reg[47]_i_2__9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.328 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[51]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.328    genblk1[10].u_lstm_unit/q1/ab_64_reg[51]_i_2__9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.442 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[55]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.442    genblk1[10].u_lstm_unit/q1/ab_64_reg[55]_i_2__9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.556 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[59]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.556    genblk1[10].u_lstm_unit/q1/ab_64_reg[59]_i_2__9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.890 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[63]_i_3__9/O[1]
                         net (fo=1, routed)           0.650    14.540    genblk1[10].u_lstm_unit/q1/ab_64_reg[63]_i_3__9_n_6
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.303    14.843 r  genblk1[10].u_lstm_unit/q1/ab_64[61]_i_1__9/O
                         net (fo=1, routed)           0.000    14.843    genblk1[10].u_lstm_unit/q1/ab_64[61]_i_1__9_n_0
    SLICE_X7Y31          FDRE                                         r  genblk1[10].u_lstm_unit/q1/ab_64_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.648    14.685    genblk1[10].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  genblk1[10].u_lstm_unit/q1/ab_64_reg[61]/C
                         clock pessimism              0.458    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.032    15.140    genblk1[10].u_lstm_unit/q1/ab_64_reg[61]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 genblk1[3].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/q1/ab_64_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 8.175ns (85.417%)  route 1.396ns (14.583%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       2.065     5.445    genblk1[3].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X3Y42          DSP48E1                                      r  genblk1[3].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.651 r  genblk1[3].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.653    genblk1[3].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.171 r  genblk1[3].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.770    11.941    genblk1[3].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X95Y105        LUT2 (Prop_lut2_I0_O)        0.124    12.065 r  genblk1[3].u_lstm_unit/q1/ab_64[19]_i_6__2/O
                         net (fo=1, routed)           0.000    12.065    genblk1[3].u_lstm_unit/q1/ab_64[19]_i_6__2_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.615 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.615    genblk1[3].u_lstm_unit/q1/ab_64_reg[19]_i_2__2_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.729    genblk1[3].u_lstm_unit/q1/ab_64_reg[23]_i_2__2_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    genblk1[3].u_lstm_unit/q1/ab_64_reg[27]_i_2__2_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[31]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.957    genblk1[3].u_lstm_unit/q1/ab_64_reg[31]_i_2__2_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[35]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.071    genblk1[3].u_lstm_unit/q1/ab_64_reg[35]_i_2__2_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[39]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.185    genblk1[3].u_lstm_unit/q1/ab_64_reg[39]_i_2__2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[43]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.299    genblk1[3].u_lstm_unit/q1/ab_64_reg[43]_i_2__2_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[47]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.413    genblk1[3].u_lstm_unit/q1/ab_64_reg[47]_i_2__2_n_0
    SLICE_X95Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[51]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.527    genblk1[3].u_lstm_unit/q1/ab_64_reg[51]_i_2__2_n_0
    SLICE_X95Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[55]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.641    genblk1[3].u_lstm_unit/q1/ab_64_reg[55]_i_2__2_n_0
    SLICE_X95Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[59]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.755    genblk1[3].u_lstm_unit/q1/ab_64_reg[59]_i_2__2_n_0
    SLICE_X95Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.089 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[63]_i_3__2/O[1]
                         net (fo=1, routed)           0.624    14.713    genblk1[3].u_lstm_unit/q1/ab_64_reg[63]_i_3__2_n_6
    SLICE_X93Y111        LUT3 (Prop_lut3_I0_O)        0.303    15.016 r  genblk1[3].u_lstm_unit/q1/ab_64[61]_i_1__2/O
                         net (fo=1, routed)           0.000    15.016    genblk1[3].u_lstm_unit/q1/ab_64[61]_i_1__2_n_0
    SLICE_X93Y111        FDRE                                         r  genblk1[3].u_lstm_unit/q1/ab_64_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.777    14.814    genblk1[3].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X93Y111        FDRE                                         r  genblk1[3].u_lstm_unit/q1/ab_64_reg[61]/C
                         clock pessimism              0.514    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X93Y111        FDRE (Setup_fdre_C_D)        0.032    15.324    genblk1[3].u_lstm_unit/q1/ab_64_reg[61]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -15.016    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 genblk1[10].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q1/ab_64_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 8.157ns (84.895%)  route 1.451ns (15.105%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.833     5.213    genblk1[10].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  genblk1[10].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.419 r  genblk1[10].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.421    genblk1[10].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.939 r  genblk1[10].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.794    11.733    genblk1[10].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.857 r  genblk1[10].u_lstm_unit/q1/ab_64[19]_i_6__9/O
                         net (fo=1, routed)           0.000    11.857    genblk1[10].u_lstm_unit/q1/ab_64[19]_i_6__9_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.407 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[19]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.407    genblk1[10].u_lstm_unit/q1/ab_64_reg[19]_i_2__9_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.521 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[23]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.521    genblk1[10].u_lstm_unit/q1/ab_64_reg[23]_i_2__9_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.635 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[27]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.635    genblk1[10].u_lstm_unit/q1/ab_64_reg[27]_i_2__9_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.749 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[31]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.749    genblk1[10].u_lstm_unit/q1/ab_64_reg[31]_i_2__9_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.863 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[35]_i_2__9/CO[3]
                         net (fo=1, routed)           0.009    12.872    genblk1[10].u_lstm_unit/q1/ab_64_reg[35]_i_2__9_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.986 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[39]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    12.986    genblk1[10].u_lstm_unit/q1/ab_64_reg[39]_i_2__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.100 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[43]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.100    genblk1[10].u_lstm_unit/q1/ab_64_reg[43]_i_2__9_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.214 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[47]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.214    genblk1[10].u_lstm_unit/q1/ab_64_reg[47]_i_2__9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.328 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[51]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.328    genblk1[10].u_lstm_unit/q1/ab_64_reg[51]_i_2__9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.442 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[55]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.442    genblk1[10].u_lstm_unit/q1/ab_64_reg[55]_i_2__9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.556 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[59]_i_2__9/CO[3]
                         net (fo=1, routed)           0.000    13.556    genblk1[10].u_lstm_unit/q1/ab_64_reg[59]_i_2__9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.869 r  genblk1[10].u_lstm_unit/q1/ab_64_reg[63]_i_3__9/O[3]
                         net (fo=1, routed)           0.646    14.515    genblk1[10].u_lstm_unit/q1/ab_64_reg[63]_i_3__9_n_4
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.306    14.821 r  genblk1[10].u_lstm_unit/q1/ab_64[63]_i_2__9/O
                         net (fo=1, routed)           0.000    14.821    genblk1[10].u_lstm_unit/q1/ab_64[63]_i_2__9_n_0
    SLICE_X7Y31          FDRE                                         r  genblk1[10].u_lstm_unit/q1/ab_64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.648    14.685    genblk1[10].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  genblk1[10].u_lstm_unit/q1/ab_64_reg[63]/C
                         clock pessimism              0.458    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.029    15.137    genblk1[10].u_lstm_unit/q1/ab_64_reg[63]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/q1/ab_64_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 8.175ns (85.895%)  route 1.342ns (14.105%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 14.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.876     5.256    genblk1[12].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  genblk1[12].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.462 r  genblk1[12].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.464    genblk1[12].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.982 r  genblk1[12].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.898    11.880    genblk1[12].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X89Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.004 r  genblk1[12].u_lstm_unit/q1/ab_64[19]_i_6__11/O
                         net (fo=1, routed)           0.000    12.004    genblk1[12].u_lstm_unit/q1/ab_64[19]_i_6__11_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.554 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[19]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.554    genblk1[12].u_lstm_unit/q1/ab_64_reg[19]_i_2__11_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.668 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[23]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.668    genblk1[12].u_lstm_unit/q1/ab_64_reg[23]_i_2__11_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.782 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[27]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.782    genblk1[12].u_lstm_unit/q1/ab_64_reg[27]_i_2__11_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.896 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[31]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.896    genblk1[12].u_lstm_unit/q1/ab_64_reg[31]_i_2__11_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.010 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[35]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.010    genblk1[12].u_lstm_unit/q1/ab_64_reg[35]_i_2__11_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.124 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[39]_i_2__11/CO[3]
                         net (fo=1, routed)           0.009    13.133    genblk1[12].u_lstm_unit/q1/ab_64_reg[39]_i_2__11_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[43]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.247    genblk1[12].u_lstm_unit/q1/ab_64_reg[43]_i_2__11_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[47]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.361    genblk1[12].u_lstm_unit/q1/ab_64_reg[47]_i_2__11_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[51]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.475    genblk1[12].u_lstm_unit/q1/ab_64_reg[51]_i_2__11_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[55]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.589    genblk1[12].u_lstm_unit/q1/ab_64_reg[55]_i_2__11_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[59]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.703    genblk1[12].u_lstm_unit/q1/ab_64_reg[59]_i_2__11_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.037 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[63]_i_3__11/O[1]
                         net (fo=1, routed)           0.433    14.470    genblk1[12].u_lstm_unit/q1/ab_64_reg[63]_i_3__11_n_6
    SLICE_X86Y29         LUT3 (Prop_lut3_I0_O)        0.303    14.773 r  genblk1[12].u_lstm_unit/q1/ab_64[61]_i_1__11/O
                         net (fo=1, routed)           0.000    14.773    genblk1[12].u_lstm_unit/q1/ab_64[61]_i_1__11_n_0
    SLICE_X86Y29         FDRE                                         r  genblk1[12].u_lstm_unit/q1/ab_64_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.552    14.589    genblk1[12].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X86Y29         FDRE                                         r  genblk1[12].u_lstm_unit/q1/ab_64_reg[61]/C
                         clock pessimism              0.458    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X86Y29         FDRE (Setup_fdre_C_D)        0.079    15.091    genblk1[12].u_lstm_unit/q1/ab_64_reg[61]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].u_lstm_unit/pre_sum_bf_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.642ns (6.759%)  route 8.856ns (93.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.709     5.090    clk_IBUF_BUFG
    SLICE_X82Y69         FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.856    14.464    genblk1[14].u_lstm_unit/pre_sum_bf_reg[31]_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I3_O)        0.124    14.588 r  genblk1[14].u_lstm_unit/pre_sum_bf[23]_i_1__13/O
                         net (fo=1, routed)           0.000    14.588    genblk1[14].u_lstm_unit/pre_sum_bf[23]_i_1__13_n_0
    SLICE_X30Y83         FDCE                                         r  genblk1[14].u_lstm_unit/pre_sum_bf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.518    14.555    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  genblk1[14].u_lstm_unit/pre_sum_bf_reg[23]/C
                         clock pessimism              0.358    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X30Y83         FDCE (Setup_fdce_C_D)        0.079    14.956    genblk1[14].u_lstm_unit/pre_sum_bf_reg[23]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.588    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].u_lstm_unit/pre_sum_bf_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 0.642ns (6.771%)  route 8.839ns (93.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.709     5.090    clk_IBUF_BUFG
    SLICE_X82Y69         FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.839    14.447    genblk1[14].u_lstm_unit/pre_sum_bf_reg[31]_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I3_O)        0.124    14.571 r  genblk1[14].u_lstm_unit/pre_sum_bf[21]_i_1__13/O
                         net (fo=1, routed)           0.000    14.571    genblk1[14].u_lstm_unit/pre_sum_bf[21]_i_1__13_n_0
    SLICE_X30Y83         FDCE                                         r  genblk1[14].u_lstm_unit/pre_sum_bf_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.518    14.555    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X30Y83         FDCE                                         r  genblk1[14].u_lstm_unit/pre_sum_bf_reg[21]/C
                         clock pessimism              0.358    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X30Y83         FDCE (Setup_fdce_C_D)        0.079    14.956    genblk1[14].u_lstm_unit/pre_sum_bf_reg[21]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/q1/ab_64_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 8.059ns (85.754%)  route 1.339ns (14.246%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 14.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.876     5.256    genblk1[12].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  genblk1[12].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.462 r  genblk1[12].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.464    genblk1[12].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.982 r  genblk1[12].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.898    11.880    genblk1[12].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X89Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.004 r  genblk1[12].u_lstm_unit/q1/ab_64[19]_i_6__11/O
                         net (fo=1, routed)           0.000    12.004    genblk1[12].u_lstm_unit/q1/ab_64[19]_i_6__11_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.554 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[19]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.554    genblk1[12].u_lstm_unit/q1/ab_64_reg[19]_i_2__11_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.668 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[23]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.668    genblk1[12].u_lstm_unit/q1/ab_64_reg[23]_i_2__11_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.782 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[27]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.782    genblk1[12].u_lstm_unit/q1/ab_64_reg[27]_i_2__11_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.896 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[31]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.896    genblk1[12].u_lstm_unit/q1/ab_64_reg[31]_i_2__11_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.010 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[35]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.010    genblk1[12].u_lstm_unit/q1/ab_64_reg[35]_i_2__11_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.124 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[39]_i_2__11/CO[3]
                         net (fo=1, routed)           0.009    13.133    genblk1[12].u_lstm_unit/q1/ab_64_reg[39]_i_2__11_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[43]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.247    genblk1[12].u_lstm_unit/q1/ab_64_reg[43]_i_2__11_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[47]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.361    genblk1[12].u_lstm_unit/q1/ab_64_reg[47]_i_2__11_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[51]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.475    genblk1[12].u_lstm_unit/q1/ab_64_reg[51]_i_2__11_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[55]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.589    genblk1[12].u_lstm_unit/q1/ab_64_reg[55]_i_2__11_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[59]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.703    genblk1[12].u_lstm_unit/q1/ab_64_reg[59]_i_2__11_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.925 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[63]_i_3__11/O[0]
                         net (fo=1, routed)           0.430    14.355    genblk1[12].u_lstm_unit/q1/ab_64_reg[63]_i_3__11_n_7
    SLICE_X88Y30         LUT3 (Prop_lut3_I0_O)        0.299    14.654 r  genblk1[12].u_lstm_unit/q1/ab_64[60]_i_1__11/O
                         net (fo=1, routed)           0.000    14.654    genblk1[12].u_lstm_unit/q1/ab_64[60]_i_1__11_n_0
    SLICE_X88Y30         FDRE                                         r  genblk1[12].u_lstm_unit/q1/ab_64_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.552    14.589    genblk1[12].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X88Y30         FDRE                                         r  genblk1[12].u_lstm_unit/q1/ab_64_reg[60]/C
                         clock pessimism              0.458    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X88Y30         FDRE (Setup_fdre_C_D)        0.029    15.041    genblk1[12].u_lstm_unit/q1/ab_64_reg[60]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 genblk1[12].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/q1/ab_64_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 8.079ns (86.031%)  route 1.312ns (13.969%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 14.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.876     5.256    genblk1[12].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X3Y8           DSP48E1                                      r  genblk1[12].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.462 r  genblk1[12].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.464    genblk1[12].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.982 r  genblk1[12].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.898    11.880    genblk1[12].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X89Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.004 r  genblk1[12].u_lstm_unit/q1/ab_64[19]_i_6__11/O
                         net (fo=1, routed)           0.000    12.004    genblk1[12].u_lstm_unit/q1/ab_64[19]_i_6__11_n_0
    SLICE_X89Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.554 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[19]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.554    genblk1[12].u_lstm_unit/q1/ab_64_reg[19]_i_2__11_n_0
    SLICE_X89Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.668 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[23]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.668    genblk1[12].u_lstm_unit/q1/ab_64_reg[23]_i_2__11_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.782 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[27]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.782    genblk1[12].u_lstm_unit/q1/ab_64_reg[27]_i_2__11_n_0
    SLICE_X89Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.896 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[31]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.896    genblk1[12].u_lstm_unit/q1/ab_64_reg[31]_i_2__11_n_0
    SLICE_X89Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.010 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[35]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.010    genblk1[12].u_lstm_unit/q1/ab_64_reg[35]_i_2__11_n_0
    SLICE_X89Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.124 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[39]_i_2__11/CO[3]
                         net (fo=1, routed)           0.009    13.133    genblk1[12].u_lstm_unit/q1/ab_64_reg[39]_i_2__11_n_0
    SLICE_X89Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[43]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.247    genblk1[12].u_lstm_unit/q1/ab_64_reg[43]_i_2__11_n_0
    SLICE_X89Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[47]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.361    genblk1[12].u_lstm_unit/q1/ab_64_reg[47]_i_2__11_n_0
    SLICE_X89Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[51]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.475    genblk1[12].u_lstm_unit/q1/ab_64_reg[51]_i_2__11_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[55]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.589    genblk1[12].u_lstm_unit/q1/ab_64_reg[55]_i_2__11_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[59]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    13.703    genblk1[12].u_lstm_unit/q1/ab_64_reg[59]_i_2__11_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.942 r  genblk1[12].u_lstm_unit/q1/ab_64_reg[63]_i_3__11/O[2]
                         net (fo=1, routed)           0.403    14.345    genblk1[12].u_lstm_unit/q1/ab_64_reg[63]_i_3__11_n_5
    SLICE_X87Y30         LUT3 (Prop_lut3_I0_O)        0.302    14.647 r  genblk1[12].u_lstm_unit/q1/ab_64[62]_i_1__11/O
                         net (fo=1, routed)           0.000    14.647    genblk1[12].u_lstm_unit/q1/ab_64[62]_i_1__11_n_0
    SLICE_X87Y30         FDRE                                         r  genblk1[12].u_lstm_unit/q1/ab_64_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.552    14.589    genblk1[12].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X87Y30         FDRE                                         r  genblk1[12].u_lstm_unit/q1/ab_64_reg[62]/C
                         clock pessimism              0.458    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X87Y30         FDRE (Setup_fdre_C_D)        0.031    15.043    genblk1[12].u_lstm_unit/q1/ab_64_reg[62]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 genblk1[0].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].u_lstm_unit/q1/ab_64_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 8.079ns (85.159%)  route 1.408ns (14.841%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.848     5.228    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  genblk1[0].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.434 r  genblk1[0].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.436    genblk1[0].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.954 r  genblk1[0].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.794    11.748    genblk1[0].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124    11.872 r  genblk1[0].u_lstm_unit/q1/ab_64[19]_i_6/O
                         net (fo=1, routed)           0.000    11.872    genblk1[0].u_lstm_unit/q1/ab_64[19]_i_6_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.422 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.422    genblk1[0].u_lstm_unit/q1/ab_64_reg[19]_i_2_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.536 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.536    genblk1[0].u_lstm_unit/q1/ab_64_reg[23]_i_2_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.650    genblk1[0].u_lstm_unit/q1/ab_64_reg[27]_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.764 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.764    genblk1[0].u_lstm_unit/q1/ab_64_reg[31]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.878 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.878    genblk1[0].u_lstm_unit/q1/ab_64_reg[35]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.992 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.992    genblk1[0].u_lstm_unit/q1/ab_64_reg[39]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.106 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.106    genblk1[0].u_lstm_unit/q1/ab_64_reg[43]_i_2_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.220    genblk1[0].u_lstm_unit/q1/ab_64_reg[47]_i_2_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.334    genblk1[0].u_lstm_unit/q1/ab_64_reg[51]_i_2_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.448    genblk1[0].u_lstm_unit/q1/ab_64_reg[55]_i_2_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.562    genblk1[0].u_lstm_unit/q1/ab_64_reg[59]_i_2_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.801 r  genblk1[0].u_lstm_unit/q1/ab_64_reg[63]_i_3/O[2]
                         net (fo=1, routed)           0.612    14.413    genblk1[0].u_lstm_unit/q1/ab_64_reg[63]_i_3_n_5
    SLICE_X12Y12         LUT3 (Prop_lut3_I0_O)        0.302    14.715 r  genblk1[0].u_lstm_unit/q1/ab_64[62]_i_1/O
                         net (fo=1, routed)           0.000    14.715    genblk1[0].u_lstm_unit/q1/ab_64[62]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  genblk1[0].u_lstm_unit/q1/ab_64_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.576    14.613    genblk1[0].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  genblk1[0].u_lstm_unit/q1/ab_64_reg[62]/C
                         clock pessimism              0.458    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)        0.081    15.117    genblk1[0].u_lstm_unit/q1/ab_64_reg[62]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.715    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 genblk1[3].u_lstm_unit/q1/ab_640__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/q1/ab_64_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 8.079ns (85.654%)  route 1.353ns (14.346%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       2.065     5.445    genblk1[3].u_lstm_unit/q1/clk_IBUF_BUFG
    DSP48_X3Y42          DSP48E1                                      r  genblk1[3].u_lstm_unit/q1/ab_640__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.651 r  genblk1[3].u_lstm_unit/q1/ab_640__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.653    genblk1[3].u_lstm_unit/q1/ab_640__1_n_106
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.171 r  genblk1[3].u_lstm_unit/q1/ab_640__2/P[0]
                         net (fo=2, routed)           0.770    11.941    genblk1[3].u_lstm_unit/q1/ab_640__2_n_105
    SLICE_X95Y105        LUT2 (Prop_lut2_I0_O)        0.124    12.065 r  genblk1[3].u_lstm_unit/q1/ab_64[19]_i_6__2/O
                         net (fo=1, routed)           0.000    12.065    genblk1[3].u_lstm_unit/q1/ab_64[19]_i_6__2_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.615 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[19]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.615    genblk1[3].u_lstm_unit/q1/ab_64_reg[19]_i_2__2_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.729 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[23]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.729    genblk1[3].u_lstm_unit/q1/ab_64_reg[23]_i_2__2_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[27]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.843    genblk1[3].u_lstm_unit/q1/ab_64_reg[27]_i_2__2_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[31]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    12.957    genblk1[3].u_lstm_unit/q1/ab_64_reg[31]_i_2__2_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[35]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.071    genblk1[3].u_lstm_unit/q1/ab_64_reg[35]_i_2__2_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[39]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.185    genblk1[3].u_lstm_unit/q1/ab_64_reg[39]_i_2__2_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[43]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.299    genblk1[3].u_lstm_unit/q1/ab_64_reg[43]_i_2__2_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[47]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.413    genblk1[3].u_lstm_unit/q1/ab_64_reg[47]_i_2__2_n_0
    SLICE_X95Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[51]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.527    genblk1[3].u_lstm_unit/q1/ab_64_reg[51]_i_2__2_n_0
    SLICE_X95Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[55]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.641    genblk1[3].u_lstm_unit/q1/ab_64_reg[55]_i_2__2_n_0
    SLICE_X95Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[59]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.755    genblk1[3].u_lstm_unit/q1/ab_64_reg[59]_i_2__2_n_0
    SLICE_X95Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.994 r  genblk1[3].u_lstm_unit/q1/ab_64_reg[63]_i_3__2/O[2]
                         net (fo=1, routed)           0.582    14.575    genblk1[3].u_lstm_unit/q1/ab_64_reg[63]_i_3__2_n_5
    SLICE_X101Y116       LUT3 (Prop_lut3_I0_O)        0.302    14.877 r  genblk1[3].u_lstm_unit/q1/ab_64[62]_i_1__2/O
                         net (fo=1, routed)           0.000    14.877    genblk1[3].u_lstm_unit/q1/ab_64[62]_i_1__2_n_0
    SLICE_X101Y116       FDRE                                         r  genblk1[3].u_lstm_unit/q1/ab_64_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.775    14.812    genblk1[3].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X101Y116       FDRE                                         r  genblk1[3].u_lstm_unit/q1/ab_64_reg[62]/C
                         clock pessimism              0.476    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X101Y116       FDRE (Setup_fdre_C_D)        0.031    15.283    genblk1[3].u_lstm_unit/q1/ab_64_reg[62]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -14.877    
  -------------------------------------------------------------------
                         slack                                  0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/pre_sum_bf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.491%)  route 0.216ns (60.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.629     1.631    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y129        FDCE                                         r  genblk1[13].u_lstm_unit/pre_sum_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.141     1.772 r  genblk1[13].u_lstm_unit/pre_sum_bf_reg[27]/Q
                         net (fo=1, routed)           0.216     1.989    genblk1[13].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[27]
    SLICE_X50Y128        FDCE                                         r  genblk1[13].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.894     2.146    genblk1[13].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y128        FDCE                                         r  genblk1[13].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/C
                         clock pessimism             -0.258     1.888    
    SLICE_X50Y128        FDCE (Hold_fdce_C_D)         0.052     1.940    genblk1[13].u_lstm_unit/u_mac/prev_sum_bf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].u_lstm_unit/tanh_cell_bf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.348ns (77.805%)  route 0.099ns (22.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.563     1.565    genblk1[9].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]/Q
                         net (fo=25, routed)          0.099     1.805    genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]_0[15]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf[3]_i_2__8/O
                         net (fo=1, routed)           0.000     1.850    genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf[3]_i_2__8_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf_reg[3]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.959    genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf_reg[3]_i_1__8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.012 r  genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf_reg[7]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     2.012    genblk1[9].u_lstm_unit/u_tanh_n_40
    SLICE_X42Y50         FDCE                                         r  genblk1[9].u_lstm_unit/tanh_cell_bf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.825     2.077    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  genblk1[9].u_lstm_unit/tanh_cell_bf_reg[4]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.134     1.961    genblk1[9].u_lstm_unit/tanh_cell_bf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/accu_bf_reg[1][26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/pre_sum_bf_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.184%)  route 0.192ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.628     1.630    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X46Y128        FDCE                                         r  genblk1[13].u_lstm_unit/accu_bf_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.164     1.794 r  genblk1[13].u_lstm_unit/accu_bf_reg[1][26]/Q
                         net (fo=3, routed)           0.192     1.986    genblk1[13].u_lstm_unit/accu_bf_reg[1]_6[26]
    SLICE_X53Y127        LUT6 (Prop_lut6_I2_O)        0.045     2.031 r  genblk1[13].u_lstm_unit/pre_sum_bf[26]_i_1__12/O
                         net (fo=1, routed)           0.000     2.031    genblk1[13].u_lstm_unit/pre_sum_bf[26]_i_1__12_n_0
    SLICE_X53Y127        FDCE                                         r  genblk1[13].u_lstm_unit/pre_sum_bf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.893     2.145    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  genblk1[13].u_lstm_unit/pre_sum_bf_reg[26]/C
                         clock pessimism             -0.258     1.887    
    SLICE_X53Y127        FDCE (Hold_fdce_C_D)         0.092     1.979    genblk1[13].u_lstm_unit/pre_sum_bf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/u_mac/out_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.761%)  route 0.172ns (40.239%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.548     1.550    genblk1[7].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X52Y63         FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[4]/Q
                         net (fo=1, routed)           0.172     1.863    genblk1[7].u_lstm_unit/u_mac/prev_sum_bf[4]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  genblk1[7].u_lstm_unit/u_mac/out_temp[7]_i_5__6/O
                         net (fo=1, routed)           0.000     1.908    genblk1[7].u_lstm_unit/u_mac/out_temp[7]_i_5__6_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.978 r  genblk1[7].u_lstm_unit/u_mac/out_temp_reg[7]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.978    genblk1[7].u_lstm_unit/u_mac/out_temp_reg[7]_i_1__6_n_7
    SLICE_X45Y62         FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/out_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.820     2.072    genblk1[7].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X45Y62         FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/out_temp_reg[4]/C
                         clock pessimism             -0.255     1.817    
    SLICE_X45Y62         FDCE (Hold_fdce_C_D)         0.105     1.922    genblk1[7].u_lstm_unit/u_mac/out_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].u_lstm_unit/u_mac/out_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.095%)  route 0.170ns (37.905%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.577     1.579    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     1.743 r  genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[4]/Q
                         net (fo=4, routed)           0.170     1.913    genblk1[9].u_lstm_unit/u_mac/accu_bf_reg_n_0_[4]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  genblk1[9].u_lstm_unit/u_mac/out_temp[7]_i_5__8/O
                         net (fo=1, routed)           0.000     1.958    genblk1[9].u_lstm_unit/u_mac/out_temp[7]_i_5__8_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.028 r  genblk1[9].u_lstm_unit/u_mac/out_temp_reg[7]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     2.028    genblk1[9].u_lstm_unit/u_mac/out_temp_reg[7]_i_1__8_n_7
    SLICE_X29Y48         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/out_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.859     2.111    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/out_temp_reg[4]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.105     1.966    genblk1[9].u_lstm_unit/u_mac/out_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].u_lstm_unit/tanh_cell_bf_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.361ns (78.431%)  route 0.099ns (21.569%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.563     1.565    genblk1[9].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]/Q
                         net (fo=25, routed)          0.099     1.805    genblk1[9].u_lstm_unit/u_tanh/temp_reg[15]_0[15]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf[3]_i_2__8/O
                         net (fo=1, routed)           0.000     1.850    genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf[3]_i_2__8_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.959 r  genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf_reg[3]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.959    genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf_reg[3]_i_1__8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.025 r  genblk1[9].u_lstm_unit/u_tanh/tanh_cell_bf_reg[7]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     2.025    genblk1[9].u_lstm_unit/u_tanh_n_38
    SLICE_X42Y50         FDCE                                         r  genblk1[9].u_lstm_unit/tanh_cell_bf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.825     2.077    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  genblk1[9].u_lstm_unit/tanh_cell_bf_reg[6]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.134     1.961    genblk1[9].u_lstm_unit/tanh_cell_bf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1[9].u_lstm_unit/cell_update_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].u_lstm_unit/inv_cell_update_bf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.187ns (42.865%)  route 0.249ns (57.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.563     1.565    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X44Y49         FDCE                                         r  genblk1[9].u_lstm_unit/cell_update_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  genblk1[9].u_lstm_unit/cell_update_reg[0][0]/Q
                         net (fo=2, routed)           0.249     1.955    genblk1[9].u_lstm_unit/cell_update_reg[0]_1[0]
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.046     2.001 r  genblk1[9].u_lstm_unit/inv_cell_update_bf[0]_i_1__8/O
                         net (fo=1, routed)           0.000     2.001    genblk1[9].u_lstm_unit/inv_cell_update_bf[0]_i_1__8_n_0
    SLICE_X44Y50         FDCE                                         r  genblk1[9].u_lstm_unit/inv_cell_update_bf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.825     2.077    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X44Y50         FDCE                                         r  genblk1[9].u_lstm_unit/inv_cell_update_bf_reg[0]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.107     1.934    genblk1[9].u_lstm_unit/inv_cell_update_bf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 genblk1[7].u_lstm_unit/pre_sum_bf_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.952%)  route 0.227ns (58.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.552     1.554    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X46Y65         FDCE                                         r  genblk1[7].u_lstm_unit/pre_sum_bf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164     1.718 r  genblk1[7].u_lstm_unit/pre_sum_bf_reg[17]/Q
                         net (fo=1, routed)           0.227     1.945    genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[17]
    SLICE_X50Y65         FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.814     2.066    genblk1[7].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y65         FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[17]/C
                         clock pessimism             -0.255     1.811    
    SLICE_X50Y65         FDCE (Hold_fdce_C_D)         0.063     1.874    genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 genblk1[9].u_lstm_unit/u_mac/prev_sum_bf_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].u_lstm_unit/u_mac/out_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.274ns (63.608%)  route 0.157ns (36.392%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.591     1.593    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/prev_sum_bf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.757 r  genblk1[9].u_lstm_unit/u_mac/prev_sum_bf_reg[21]/Q
                         net (fo=1, routed)           0.157     1.914    genblk1[9].u_lstm_unit/u_mac/prev_sum_bf[21]
    SLICE_X29Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.959 r  genblk1[9].u_lstm_unit/u_mac/out_temp[23]_i_4__8/O
                         net (fo=1, routed)           0.000     1.959    genblk1[9].u_lstm_unit/u_mac/out_temp[23]_i_4__8_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.024 r  genblk1[9].u_lstm_unit/u_mac/out_temp_reg[23]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     2.024    genblk1[9].u_lstm_unit/u_mac/out_temp_reg[23]_i_1__8_n_6
    SLICE_X29Y52         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/out_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.845     2.097    genblk1[9].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X29Y52         FDCE                                         r  genblk1[9].u_lstm_unit/u_mac/out_temp_reg[21]/C
                         clock pessimism             -0.250     1.847    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.105     1.952    genblk1[9].u_lstm_unit/u_mac/out_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 genblk1[1].u_lstm_unit/pre_sum_bf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.906%)  route 0.252ns (64.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.658     1.660    genblk1[1].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X55Y105        FDCE                                         r  genblk1[1].u_lstm_unit/pre_sum_bf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.141     1.801 r  genblk1[1].u_lstm_unit/pre_sum_bf_reg[26]/Q
                         net (fo=1, routed)           0.252     2.053    genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[26]
    SLICE_X49Y105        FDCE                                         r  genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.910     2.162    genblk1[1].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X49Y105        FDCE                                         r  genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[26]/C
                         clock pessimism             -0.258     1.904    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.078     1.982    genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X95Y93    bias_bf_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y84    bias_bf_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X67Y85    bias_bf_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90    bias_bf_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86    bias_bf_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y84    bias_bf_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86    bias_bf_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91    bias_bf_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y102   bias_bf_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y93    bias_bf_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y93    bias_bf_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y84    bias_bf_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y84    bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y85    bias_bf_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y85    bias_bf_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90    bias_bf_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90    bias_bf_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    bias_bf_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    bias_bf_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y93    bias_bf_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X95Y93    bias_bf_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y84    bias_bf_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y84    bias_bf_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y85    bias_bf_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y85    bias_bf_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90    bias_bf_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90    bias_bf_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    bias_bf_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    bias_bf_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.440ns  (logic 3.171ns (42.614%)  route 4.270ns (57.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.731     5.112    clk_IBUF_BUFG
    SLICE_X63Y45         FDCE                                         r  out_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  out_data_reg[30]/Q
                         net (fo=1, routed)           4.270     9.837    out_data_OBUF[30]
    Y17                  OBUF (Prop_obuf_I_O)         2.715    12.552 r  out_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.552    out_data[30]
    Y17                                                               r  out_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 3.204ns (43.122%)  route 4.226ns (56.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.734     5.115    clk_IBUF_BUFG
    SLICE_X70Y49         FDCE                                         r  out_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDCE (Prop_fdce_C_Q)         0.456     5.571 r  out_data_reg[29]/Q
                         net (fo=1, routed)           4.226     9.797    out_data_OBUF[29]
    W14                  OBUF (Prop_obuf_I_O)         2.748    12.545 r  out_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.545    out_data[29]
    W14                                                               r  out_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 3.183ns (43.431%)  route 4.145ns (56.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.732     5.113    clk_IBUF_BUFG
    SLICE_X65Y46         FDCE                                         r  out_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.456     5.569 r  out_data_reg[24]/Q
                         net (fo=1, routed)           4.145     9.714    out_data_OBUF[24]
    W15                  OBUF (Prop_obuf_I_O)         2.727    12.441 r  out_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    12.441    out_data[24]
    W15                                                               r  out_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 3.214ns (43.914%)  route 4.105ns (56.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.731     5.112    clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  out_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  out_data_reg[26]/Q
                         net (fo=1, routed)           4.105     9.734    out_data_OBUF[26]
    U17                  OBUF (Prop_obuf_I_O)         2.696    12.430 r  out_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.430    out_data[26]
    U17                                                               r  out_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 3.182ns (43.544%)  route 4.125ns (56.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.731     5.112    clk_IBUF_BUFG
    SLICE_X61Y44         FDCE                                         r  out_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  out_data_reg[25]/Q
                         net (fo=1, routed)           4.125     9.693    out_data_OBUF[25]
    V15                  OBUF (Prop_obuf_I_O)         2.726    12.419 r  out_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.419    out_data[25]
    V15                                                               r  out_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 3.134ns (42.959%)  route 4.161ns (57.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.733     5.114    clk_IBUF_BUFG
    SLICE_X70Y46         FDCE                                         r  out_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y46         FDCE (Prop_fdce_C_Q)         0.456     5.570 r  out_data_reg[27]/Q
                         net (fo=1, routed)           4.161     9.731    out_data_OBUF[27]
    T16                  OBUF (Prop_obuf_I_O)         2.678    12.409 r  out_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.409    out_data[27]
    T16                                                               r  out_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.093ns  (logic 3.193ns (45.007%)  route 3.901ns (54.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.733     5.114    clk_IBUF_BUFG
    SLICE_X68Y45         FDCE                                         r  out_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.456     5.570 r  out_data_reg[28]/Q
                         net (fo=1, routed)           3.901     9.470    out_data_OBUF[28]
    Y14                  OBUF (Prop_obuf_I_O)         2.737    12.207 r  out_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.207    out_data[28]
    Y14                                                               r  out_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 3.173ns (45.013%)  route 3.876ns (54.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.733     5.114    clk_IBUF_BUFG
    SLICE_X67Y48         FDCE                                         r  out_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDCE (Prop_fdce_C_Q)         0.456     5.570 r  out_data_reg[31]/Q
                         net (fo=1, routed)           3.876     9.446    out_data_OBUF[31]
    Y16                  OBUF (Prop_obuf_I_O)         2.717    12.163 r  out_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.163    out_data[31]
    Y16                                                               r  out_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 3.067ns (43.535%)  route 3.977ns (56.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.731     5.112    clk_IBUF_BUFG
    SLICE_X61Y44         FDCE                                         r  out_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  out_data_reg[17]/Q
                         net (fo=1, routed)           3.977     9.545    out_data_OBUF[17]
    P20                  OBUF (Prop_obuf_I_O)         2.611    12.155 r  out_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.155    out_data[17]
    P20                                                               r  out_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 3.089ns (44.028%)  route 3.927ns (55.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.734     5.115    clk_IBUF_BUFG
    SLICE_X69Y48         FDCE                                         r  out_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDCE (Prop_fdce_C_Q)         0.456     5.571 r  out_data_reg[15]/Q
                         net (fo=1, routed)           3.927     9.498    out_data_OBUF[15]
    U20                  OBUF (Prop_obuf_I_O)         2.633    12.131 r  out_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.131    out_data[15]
    U20                                                               r  out_data[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.304ns (54.647%)  route 1.082ns (45.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.576     1.578    clk_IBUF_BUFG
    SLICE_X86Y68         FDCE                                         r  r_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDCE (Prop_fdce_C_Q)         0.164     1.742 r  r_data_reg/Q
                         net (fo=1, routed)           1.082     2.824    r_data_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.140     3.964 r  r_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.964    r_data
    R14                                                               r  r_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.278ns (53.521%)  route 1.110ns (46.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.588     1.590    clk_IBUF_BUFG
    SLICE_X68Y49         FDCE                                         r  out_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  out_data_reg[5]/Q
                         net (fo=1, routed)           1.110     2.841    out_data_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         1.137     3.978 r  out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.978    out_data[5]
    R18                                                               r  out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.309ns (54.674%)  route 1.085ns (45.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.587     1.589    clk_IBUF_BUFG
    SLICE_X70Y46         FDCE                                         r  out_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y46         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  out_data_reg[3]/Q
                         net (fo=1, routed)           1.085     2.815    out_data_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         1.168     3.983 r  out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.983    out_data[3]
    V18                                                               r  out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.296ns (53.372%)  route 1.132ns (46.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.585     1.587    clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  out_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  out_data_reg[2]/Q
                         net (fo=1, routed)           1.132     2.860    out_data_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.155     4.015 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.015    out_data[2]
    W18                                                               r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.279ns (52.303%)  route 1.166ns (47.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.586     1.588    clk_IBUF_BUFG
    SLICE_X67Y48         FDCE                                         r  out_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  out_data_reg[7]/Q
                         net (fo=1, routed)           1.166     2.895    out_data_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         1.138     4.034 r  out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.034    out_data[7]
    R17                                                               r  out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.282ns (52.348%)  route 1.167ns (47.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.585     1.587    clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  out_data_reg[0]/Q
                         net (fo=1, routed)           1.167     2.895    out_data_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         1.141     4.036 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.036    out_data[0]
    N17                                                               r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.316ns (53.769%)  route 1.132ns (46.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.587     1.589    clk_IBUF_BUFG
    SLICE_X69Y44         FDCE                                         r  out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  out_data_reg[4]/Q
                         net (fo=1, routed)           1.132     2.862    out_data_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.175     4.037 r  out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.037    out_data[4]
    V17                                                               r  out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.308ns (52.877%)  route 1.166ns (47.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.576     1.578    clk_IBUF_BUFG
    SLICE_X81Y68         FDCE                                         r  t_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  t_valid_reg/Q
                         net (fo=1, routed)           1.166     2.885    t_valid_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.167     4.052 r  t_valid_OBUF_inst/O
                         net (fo=0)                   0.000     4.052    t_valid
    P14                                                               r  t_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.292ns (52.331%)  route 1.177ns (47.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.585     1.587    clk_IBUF_BUFG
    SLICE_X61Y43         FDCE                                         r  out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  out_data_reg[1]/Q
                         net (fo=1, routed)           1.177     2.905    out_data_OBUF[1]
    W19                  OBUF (Prop_obuf_I_O)         1.151     4.057 r  out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.057    out_data[1]
    W19                                                               r  out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.260ns (50.695%)  route 1.226ns (49.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.585     1.587    clk_IBUF_BUFG
    SLICE_X64Y44         FDCE                                         r  out_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  out_data_reg[18]/Q
                         net (fo=1, routed)           1.226     2.954    out_data_OBUF[18]
    N20                  OBUF (Prop_obuf_I_O)         1.119     4.073 r  out_data_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.073    out_data[18]
    N20                                                               r  out_data[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         38863 Endpoints
Min Delay         38863 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.443ns  (logic 1.218ns (6.981%)  route 16.226ns (93.019%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.605    15.009    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y123        LUT6 (Prop_lut6_I2_O)        0.124    15.133 r  genblk1[3].u_lstm_unit/q1/accu_cell_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.310    17.443    genblk1[3].u_lstm_unit/accu_cell_bf
    SLICE_X106Y112       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.853     4.890    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y112       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][0]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.443ns  (logic 1.218ns (6.981%)  route 16.226ns (93.019%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.605    15.009    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y123        LUT6 (Prop_lut6_I2_O)        0.124    15.133 r  genblk1[3].u_lstm_unit/q1/accu_cell_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.310    17.443    genblk1[3].u_lstm_unit/accu_cell_bf
    SLICE_X106Y112       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.853     4.890    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y112       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][1]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.398ns  (logic 1.218ns (6.999%)  route 16.180ns (93.001%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.605    15.009    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y123        LUT6 (Prop_lut6_I2_O)        0.124    15.133 r  genblk1[3].u_lstm_unit/q1/accu_cell_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.264    17.398    genblk1[3].u_lstm_unit/accu_cell_bf
    SLICE_X109Y115       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.851     4.888    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X109Y115       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][4]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.255ns  (logic 1.218ns (7.057%)  route 16.037ns (92.943%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.605    15.009    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y123        LUT6 (Prop_lut6_I2_O)        0.124    15.133 r  genblk1[3].u_lstm_unit/q1/accu_cell_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.121    17.255    genblk1[3].u_lstm_unit/accu_cell_bf
    SLICE_X109Y117       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.849     4.886    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X109Y117       FDCE                                         r  genblk1[3].u_lstm_unit/accu_cell_bf_reg[1][7]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.245ns  (logic 1.218ns (7.061%)  route 16.027ns (92.939%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.661    15.066    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y120        LUT6 (Prop_lut6_I3_O)        0.124    15.189 r  genblk1[3].u_lstm_unit/q1/accu_forget_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.055    17.245    genblk1[3].u_lstm_unit/accu_forget_bf
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.852     4.889    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][0]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.245ns  (logic 1.218ns (7.061%)  route 16.027ns (92.939%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.661    15.066    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y120        LUT6 (Prop_lut6_I3_O)        0.124    15.189 r  genblk1[3].u_lstm_unit/q1/accu_forget_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.055    17.245    genblk1[3].u_lstm_unit/accu_forget_bf
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.852     4.889    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][1]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.245ns  (logic 1.218ns (7.061%)  route 16.027ns (92.939%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.661    15.066    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y120        LUT6 (Prop_lut6_I3_O)        0.124    15.189 r  genblk1[3].u_lstm_unit/q1/accu_forget_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.055    17.245    genblk1[3].u_lstm_unit/accu_forget_bf
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.852     4.889    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][3]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.245ns  (logic 1.218ns (7.061%)  route 16.027ns (92.939%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.661    15.066    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y120        LUT6 (Prop_lut6_I3_O)        0.124    15.189 r  genblk1[3].u_lstm_unit/q1/accu_forget_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.055    17.245    genblk1[3].u_lstm_unit/accu_forget_bf
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.852     4.889    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X106Y114       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][4]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.189ns  (logic 1.218ns (7.084%)  route 15.972ns (92.916%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.661    15.066    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y120        LUT6 (Prop_lut6_I3_O)        0.124    15.189 r  genblk1[3].u_lstm_unit/q1/accu_forget_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          2.000    17.189    genblk1[3].u_lstm_unit/accu_forget_bf
    SLICE_X108Y119       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.846     4.883    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X108Y119       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][12]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.174ns  (logic 1.218ns (7.090%)  route 15.957ns (92.910%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=186, routed)        12.311    13.281    genblk1[3].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X87Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.405 f  genblk1[3].u_lstm_unit/accu_cell_bf[1][31]_i_4__2/O
                         net (fo=10, routed)          1.661    15.066    genblk1[3].u_lstm_unit/q1/internal_current_unit_reg_1
    SLICE_X84Y120        LUT6 (Prop_lut6_I3_O)        0.124    15.189 r  genblk1[3].u_lstm_unit/q1/accu_forget_bf[1][31]_i_1__2/O
                         net (fo=32, routed)          1.985    17.174    genblk1[3].u_lstm_unit/accu_forget_bf
    SLICE_X108Y121       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       1.845     4.882    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X108Y121       FDCE                                         r  genblk1[3].u_lstm_unit/accu_forget_bf_reg[1][17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[54][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.179ns (28.017%)  route 0.460ns (71.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.460     0.640    data_in_IBUF[1]
    SLICE_X112Y93        FDCE                                         r  weight_bf_reg[54][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.908     2.160    clk_IBUF_BUFG
    SLICE_X112Y93        FDCE                                         r  weight_bf_reg[54][1]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            bias_bf_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.215ns (31.796%)  route 0.462ns (68.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  data_in_IBUF[0]_inst/O
                         net (fo=129, routed)         0.462     0.677    data_in_IBUF[0]
    SLICE_X107Y96        FDCE                                         r  bias_bf_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.905     2.157    clk_IBUF_BUFG
    SLICE_X107Y96        FDCE                                         r  bias_bf_reg[31][0]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            bias_bf_reg[29][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.215ns (31.453%)  route 0.469ns (68.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  data_in_IBUF[0]_inst/O
                         net (fo=129, routed)         0.469     0.684    data_in_IBUF[0]
    SLICE_X106Y96        FDCE                                         r  bias_bf_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.905     2.157    clk_IBUF_BUFG
    SLICE_X106Y96        FDCE                                         r  bias_bf_reg[29][0]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            weight_bf_reg[49][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.187ns (27.135%)  route 0.501ns (72.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  data_in_IBUF[2]_inst/O
                         net (fo=129, routed)         0.501     0.688    data_in_IBUF[2]
    SLICE_X112Y94        FDCE                                         r  weight_bf_reg[49][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.908     2.160    clk_IBUF_BUFG
    SLICE_X112Y94        FDCE                                         r  weight_bf_reg[49][2]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[55][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.179ns (25.604%)  route 0.521ns (74.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.521     0.700    data_in_IBUF[1]
    SLICE_X113Y93        FDCE                                         r  weight_bf_reg[55][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.908     2.160    clk_IBUF_BUFG
    SLICE_X113Y93        FDCE                                         r  weight_bf_reg[55][1]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            weight_bf_reg[51][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.187ns (24.983%)  route 0.561ns (75.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  data_in_IBUF[2]_inst/O
                         net (fo=129, routed)         0.561     0.747    data_in_IBUF[2]
    SLICE_X110Y94        FDCE                                         r  weight_bf_reg[51][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.908     2.160    clk_IBUF_BUFG
    SLICE_X110Y94        FDCE                                         r  weight_bf_reg[51][2]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            weight_bf_reg[53][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.187ns (24.917%)  route 0.562ns (75.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  data_in_IBUF[2]_inst/O
                         net (fo=129, routed)         0.562     0.749    data_in_IBUF[2]
    SLICE_X111Y93        FDCE                                         r  weight_bf_reg[53][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.908     2.160    clk_IBUF_BUFG
    SLICE_X111Y93        FDCE                                         r  weight_bf_reg[53][2]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            bias_bf_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.215ns (28.595%)  route 0.537ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  data_in_IBUF[0]_inst/O
                         net (fo=129, routed)         0.537     0.753    data_in_IBUF[0]
    SLICE_X107Y95        FDCE                                         r  bias_bf_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.905     2.157    clk_IBUF_BUFG
    SLICE_X107Y95        FDCE                                         r  bias_bf_reg[28][0]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            weight_bf_reg[52][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.187ns (24.724%)  route 0.568ns (75.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  data_in_IBUF[2]_inst/O
                         net (fo=129, routed)         0.568     0.755    data_in_IBUF[2]
    SLICE_X110Y93        FDCE                                         r  weight_bf_reg[52][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.908     2.160    clk_IBUF_BUFG
    SLICE_X110Y93        FDCE                                         r  weight_bf_reg[52][2]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            weight_bf_reg[54][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.187ns (24.701%)  route 0.569ns (75.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  data_in_IBUF[2]_inst/O
                         net (fo=129, routed)         0.569     0.756    data_in_IBUF[2]
    SLICE_X112Y93        FDCE                                         r  weight_bf_reg[54][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=24293, routed)       0.908     2.160    clk_IBUF_BUFG
    SLICE_X112Y93        FDCE                                         r  weight_bf_reg[54][2]/C





