\hypertarget{union_p_m___c_p_u_s_e_l___type}{}\doxysection{PM\+\_\+\+CPUSEL\+\_\+\+Type Union Reference}
\label{union_p_m___c_p_u_s_e_l___type}\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_a55164215e1a724c8b957aa338bc392ca}{CPUDIV}}:3\\
\>uint8\_t \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_abf5ba8ffe89af8c551de4c916cd448ab}{\_\_pad0\_\_}}:5\\
\} \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_a30dda011c0402ba72ce40c459ba21c61}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_p_m___c_p_u_s_e_l___type_a0deda3acd838bb0ba2886fef3f93e213}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_abf5ba8ffe89af8c551de4c916cd448ab}\label{union_p_m___c_p_u_s_e_l___type_abf5ba8ffe89af8c551de4c916cd448ab}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t PM\+\_\+\+CPUSEL\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 3.. 7 Reserved ~\newline
 \mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_a30dda011c0402ba72ce40c459ba21c61}\label{union_p_m___c_p_u_s_e_l___type_a30dda011c0402ba72ce40c459ba21c61}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!bit@{bit}}
\index{bit@{bit}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PM\+\_\+\+CPUSEL\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_a55164215e1a724c8b957aa338bc392ca}\label{union_p_m___c_p_u_s_e_l___type_a55164215e1a724c8b957aa338bc392ca}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!CPUDIV@{CPUDIV}}
\index{CPUDIV@{CPUDIV}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\doxysubsubsection{\texorpdfstring{CPUDIV}{CPUDIV}}
{\footnotesize\ttfamily uint8\+\_\+t PM\+\_\+\+CPUSEL\+\_\+\+Type\+::\+CPUDIV}

bit\+: 0.. 2 CPU Prescaler Selection ~\newline
 \mbox{\Hypertarget{union_p_m___c_p_u_s_e_l___type_a0deda3acd838bb0ba2886fef3f93e213}\label{union_p_m___c_p_u_s_e_l___type_a0deda3acd838bb0ba2886fef3f93e213}} 
\index{PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}!reg@{reg}}
\index{reg@{reg}!PM\_CPUSEL\_Type@{PM\_CPUSEL\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t PM\+\_\+\+CPUSEL\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2pm_8h}{pm.\+h}}\end{DoxyCompactItemize}
