package soc

import _ "unsafe"

const RTC_CNTL_SW_SYS_RST_V = 0x1
const RTC_CNTL_SW_SYS_RST_S = 31
const RTC_CNTL_DG_WRAP_FORCE_NORST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NORST_S = 30
const RTC_CNTL_DG_WRAP_FORCE_RST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_RST_S = 29
const RTC_CNTL_ANALOG_FORCE_NOISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_NOISO_S = 28
const RTC_CNTL_PLL_FORCE_NOISO_V = 0x1
const RTC_CNTL_PLL_FORCE_NOISO_S = 27
const RTC_CNTL_XTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_XTL_FORCE_NOISO_S = 26
const RTC_CNTL_ANALOG_FORCE_ISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_ISO_S = 25
const RTC_CNTL_PLL_FORCE_ISO_V = 0x1
const RTC_CNTL_PLL_FORCE_ISO_S = 24
const RTC_CNTL_XTL_FORCE_ISO_V = 0x1
const RTC_CNTL_XTL_FORCE_ISO_S = 23
const RTC_CNTL_BIAS_CORE_FORCE_PU_V = 0x1
const RTC_CNTL_BIAS_CORE_FORCE_PU_S = 22
const RTC_CNTL_BIAS_CORE_FORCE_PD_V = 0x1
const RTC_CNTL_BIAS_CORE_FORCE_PD_S = 21
const RTC_CNTL_BIAS_CORE_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_CORE_FOLW_8M_S = 20
const RTC_CNTL_BIAS_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BIAS_I2C_FORCE_PU_S = 19
const RTC_CNTL_BIAS_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BIAS_I2C_FORCE_PD_S = 18
const RTC_CNTL_BIAS_I2C_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_I2C_FOLW_8M_S = 17
const RTC_CNTL_BIAS_FORCE_NOSLEEP_V = 0x1
const RTC_CNTL_BIAS_FORCE_NOSLEEP_S = 16
const RTC_CNTL_BIAS_FORCE_SLEEP_V = 0x1
const RTC_CNTL_BIAS_FORCE_SLEEP_S = 15
const RTC_CNTL_BIAS_SLEEP_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_SLEEP_FOLW_8M_S = 14
const RTC_CNTL_XTL_FORCE_PU_V = 0x1
const RTC_CNTL_XTL_FORCE_PU_S = 13
const RTC_CNTL_XTL_FORCE_PD_V = 0x1
const RTC_CNTL_XTL_FORCE_PD_S = 12
const RTC_CNTL_BBPLL_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PU_S = 11
const RTC_CNTL_BBPLL_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PD_S = 10
const RTC_CNTL_BBPLL_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PU_S = 9
const RTC_CNTL_BBPLL_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PD_S = 8
const RTC_CNTL_BB_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PU_S = 7
const RTC_CNTL_BB_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PD_S = 6
const RTC_CNTL_SW_PROCPU_RST_V = 0x1
const RTC_CNTL_SW_PROCPU_RST_S = 5
const RTC_CNTL_SW_APPCPU_RST_V = 0x1
const RTC_CNTL_SW_APPCPU_RST_S = 4
const RTC_CNTL_SW_STALL_PROCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_PROCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_PROCPU_C0_S = 2
const RTC_CNTL_SW_STALL_APPCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_APPCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_APPCPU_C0_S = 0
const RTC_CNTL_SLP_VAL_LO = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_V = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_S = 0
const RTC_CNTL_MAIN_TIMER_ALARM_EN_V = 0x1
const RTC_CNTL_MAIN_TIMER_ALARM_EN_S = 16
const RTC_CNTL_SLP_VAL_HI = 0x0000FFFF
const RTC_CNTL_SLP_VAL_HI_V = 0xFFFF
const RTC_CNTL_SLP_VAL_HI_S = 0
const RTC_CNTL_TIME_UPDATE_V = 0x1
const RTC_CNTL_TIME_UPDATE_S = 31
const RTC_CNTL_TIME_VALID_V = 0x1
const RTC_CNTL_TIME_VALID_S = 30
const RTC_CNTL_TIME_LO = 0xFFFFFFFF
const RTC_CNTL_TIME_LO_V = 0xFFFFFFFF
const RTC_CNTL_TIME_LO_S = 0
const RTC_CNTL_TIME_HI = 0x0000FFFF
const RTC_CNTL_TIME_HI_V = 0xFFFF
const RTC_CNTL_TIME_HI_S = 0
const RTC_CNTL_SLEEP_EN_V = 0x1
const RTC_CNTL_SLEEP_EN_S = 31
const RTC_CNTL_SLP_REJECT_V = 0x1
const RTC_CNTL_SLP_REJECT_S = 30
const RTC_CNTL_SLP_WAKEUP_V = 0x1
const RTC_CNTL_SLP_WAKEUP_S = 29
const RTC_CNTL_SDIO_ACTIVE_IND_V = 0x1
const RTC_CNTL_SDIO_ACTIVE_IND_S = 28
const RTC_CNTL_ULP_CP_SLP_TIMER_EN_V = 0x1
const RTC_CNTL_ULP_CP_SLP_TIMER_EN_S = 24
const RTC_CNTL_TOUCH_SLP_TIMER_EN_V = 0x1
const RTC_CNTL_TOUCH_SLP_TIMER_EN_S = 23
const RTC_CNTL_APB2RTC_BRIDGE_SEL_V = 0x1
const RTC_CNTL_APB2RTC_BRIDGE_SEL_S = 22
const RTC_CNTL_ULP_CP_WAKEUP_FORCE_EN_V = 0x1
const RTC_CNTL_ULP_CP_WAKEUP_FORCE_EN_S = 21
const RTC_CNTL_TOUCH_WAKEUP_FORCE_EN_V = 0x1
const RTC_CNTL_TOUCH_WAKEUP_FORCE_EN_S = 20
const RTC_CNTL_PLL_BUF_WAIT = 0x000000FF
const RTC_CNTL_PLL_BUF_WAIT_V = 0xFF
const RTC_CNTL_PLL_BUF_WAIT_S = 24
const RTC_CNTL_PLL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_XTL_BUF_WAIT = 0x000003FF
const RTC_CNTL_XTL_BUF_WAIT_V = 0x3FF
const RTC_CNTL_XTL_BUF_WAIT_S = 14
const RTC_CNTL_XTL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_CK8M_WAIT = 0x000000FF
const RTC_CNTL_CK8M_WAIT_V = 0xFF
const RTC_CNTL_CK8M_WAIT_S = 6
const RTC_CNTL_CPU_STALL_WAIT = 0x0000001F
const RTC_CNTL_CPU_STALL_WAIT_V = 0x1F
const RTC_CNTL_CPU_STALL_WAIT_S = 1
const RTC_CNTL_CPU_STALL_EN_V = 0x1
const RTC_CNTL_CPU_STALL_EN_S = 0
const RTC_CNTL_MIN_TIME_CK8M_OFF = 0x000000FF
const RTC_CNTL_MIN_TIME_CK8M_OFF_V = 0xFF
const RTC_CNTL_MIN_TIME_CK8M_OFF_S = 24
const RTC_CNTL_ULPCP_TOUCH_START_WAIT = 0x000001FF
const RTC_CNTL_ULPCP_TOUCH_START_WAIT_V = 0x1FF
const RTC_CNTL_ULPCP_TOUCH_START_WAIT_S = 15
const RTC_CNTL_ROM_RAM_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_ROM_RAM_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_ROM_RAM_POWERUP_TIMER_S = 25
const RTC_CNTL_ROM_RAM_WAIT_TIMER = 0x000001FF
const RTC_CNTL_ROM_RAM_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_ROM_RAM_WAIT_TIMER_S = 16
const RTC_CNTL_WIFI_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_WIFI_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_WIFI_POWERUP_TIMER_S = 9
const RTC_CNTL_WIFI_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WIFI_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WIFI_WAIT_TIMER_S = 0
const RTC_CNTL_DG_WRAP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_WRAP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_S = 16
const RTC_CNTL_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_POWERUP_TIMER_S = 9
const RTC_CNTL_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WAIT_TIMER_S = 0
const RTC_CNTL_RTCMEM_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_RTCMEM_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_RTCMEM_POWERUP_TIMER_S = 25
const RTC_CNTL_RTCMEM_WAIT_TIMER = 0x000001FF
const RTC_CNTL_RTCMEM_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_RTCMEM_WAIT_TIMER_S = 16
const RTC_CNTL_MIN_SLP_VAL = 0x000000FF
const RTC_CNTL_MIN_SLP_VAL_V = 0xFF
const RTC_CNTL_MIN_SLP_VAL_S = 8
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV = 0x000000FF
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV_V = 0xFF
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV_S = 0
const RTC_CNTL_PLL_I2C_PU_V = 0x1
const RTC_CNTL_PLL_I2C_PU_S = 31
const RTC_CNTL_CKGEN_I2C_PU_V = 0x1
const RTC_CNTL_CKGEN_I2C_PU_S = 30
const RTC_CNTL_RFRX_PBUS_PU_V = 0x1
const RTC_CNTL_RFRX_PBUS_PU_S = 28
const RTC_CNTL_TXRF_I2C_PU_V = 0x1
const RTC_CNTL_TXRF_I2C_PU_S = 27
const RTC_CNTL_PVTMON_PU_V = 0x1
const RTC_CNTL_PVTMON_PU_S = 26
const RTC_CNTL_BBPLL_CAL_SLP_START_V = 0x1
const RTC_CNTL_BBPLL_CAL_SLP_START_S = 25
const RTC_CNTL_PLLA_FORCE_PU_V = 0x1
const RTC_CNTL_PLLA_FORCE_PU_S = 24
const RTC_CNTL_PLLA_FORCE_PD_V = 0x1
const RTC_CNTL_PLLA_FORCE_PD_S = 23
const RTC_CNTL_PROCPU_STAT_VECTOR_SEL_V = 0x1
const RTC_CNTL_PROCPU_STAT_VECTOR_SEL_S = 13
const RTC_CNTL_APPCPU_STAT_VECTOR_SEL_V = 0x1
const RTC_CNTL_APPCPU_STAT_VECTOR_SEL_S = 12
const RTC_CNTL_RESET_CAUSE_APPCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_APPCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_APPCPU_S = 6
const RTC_CNTL_RESET_CAUSE_PROCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_PROCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_PROCPU_S = 0
const RTC_CNTL_GPIO_WAKEUP_FILTER_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_FILTER_S = 22
const RTC_CNTL_WAKEUP_ENA = 0x000007FF
const RTC_CNTL_WAKEUP_ENA_V = 0x7FF
const RTC_CNTL_WAKEUP_ENA_S = 11
const RTC_CNTL_WAKEUP_CAUSE = 0x000007FF
const RTC_CNTL_WAKEUP_CAUSE_V = 0x7FF
const RTC_CNTL_WAKEUP_CAUSE_S = 0
const RTC_CNTL_MAIN_TIMER_INT_ENA_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_S = 8
const RTC_CNTL_BROWN_OUT_INT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_S = 7
const RTC_CNTL_TOUCH_INT_ENA_V = 0x1
const RTC_CNTL_TOUCH_INT_ENA_S = 6
const RTC_CNTL_ULP_CP_INT_ENA_V = 0x1
const RTC_CNTL_ULP_CP_INT_ENA_S = 5
const RTC_CNTL_TIME_VALID_INT_ENA_V = 0x1
const RTC_CNTL_TIME_VALID_INT_ENA_S = 4
const RTC_CNTL_WDT_INT_ENA_V = 0x1
const RTC_CNTL_WDT_INT_ENA_S = 3
const RTC_CNTL_SDIO_IDLE_INT_ENA_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_ENA_S = 2
const RTC_CNTL_SLP_REJECT_INT_ENA_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_S = 0
const RTC_CNTL_MAIN_TIMER_INT_RAW_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_RAW_S = 8
const RTC_CNTL_BROWN_OUT_INT_RAW_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_RAW_S = 7
const RTC_CNTL_TOUCH_INT_RAW_V = 0x1
const RTC_CNTL_TOUCH_INT_RAW_S = 6
const RTC_CNTL_ULP_CP_INT_RAW_V = 0x1
const RTC_CNTL_ULP_CP_INT_RAW_S = 5
const RTC_CNTL_TIME_VALID_INT_RAW_V = 0x1
const RTC_CNTL_TIME_VALID_INT_RAW_S = 4
const RTC_CNTL_WDT_INT_RAW_V = 0x1
const RTC_CNTL_WDT_INT_RAW_S = 3
const RTC_CNTL_SDIO_IDLE_INT_RAW_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_RAW_S = 2
const RTC_CNTL_SLP_REJECT_INT_RAW_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_RAW_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_S = 0
const RTC_CNTL_MAIN_TIMER_INT_ST_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ST_S = 8
const RTC_CNTL_BROWN_OUT_INT_ST_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ST_S = 7
const RTC_CNTL_TOUCH_INT_ST_V = 0x1
const RTC_CNTL_TOUCH_INT_ST_S = 6
const RTC_CNTL_SAR_INT_ST_V = 0x1
const RTC_CNTL_SAR_INT_ST_S = 5
const RTC_CNTL_TIME_VALID_INT_ST_V = 0x1
const RTC_CNTL_TIME_VALID_INT_ST_S = 4
const RTC_CNTL_WDT_INT_ST_V = 0x1
const RTC_CNTL_WDT_INT_ST_S = 3
const RTC_CNTL_SDIO_IDLE_INT_ST_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_ST_S = 2
const RTC_CNTL_SLP_REJECT_INT_ST_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ST_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ST_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ST_S = 0
const RTC_CNTL_MAIN_TIMER_INT_CLR_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_CLR_S = 8
const RTC_CNTL_BROWN_OUT_INT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_CLR_S = 7
const RTC_CNTL_TOUCH_INT_CLR_V = 0x1
const RTC_CNTL_TOUCH_INT_CLR_S = 6
const RTC_CNTL_SAR_INT_CLR_V = 0x1
const RTC_CNTL_SAR_INT_CLR_S = 5
const RTC_CNTL_TIME_VALID_INT_CLR_V = 0x1
const RTC_CNTL_TIME_VALID_INT_CLR_S = 4
const RTC_CNTL_WDT_INT_CLR_V = 0x1
const RTC_CNTL_WDT_INT_CLR_S = 3
const RTC_CNTL_SDIO_IDLE_INT_CLR_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_CLR_S = 2
const RTC_CNTL_SLP_REJECT_INT_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_CLR_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_S = 0
const RTC_CNTL_SCRATCH0 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_S = 0
const RTC_CNTL_SCRATCH1 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_S = 0
const RTC_CNTL_SCRATCH2 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_S = 0
const RTC_CNTL_SCRATCH3 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_S = 0
const RTC_CNTL_XTL_EXT_CTR_EN_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_EN_S = 31
const RTC_CNTL_XTL_EXT_CTR_LV_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_LV_S = 30
const RTC_CNTL_EXT_WAKEUP1_LV_V = 0x1
const RTC_CNTL_EXT_WAKEUP1_LV_S = 31
const RTC_CNTL_EXT_WAKEUP0_LV_V = 0x1
const RTC_CNTL_EXT_WAKEUP0_LV_S = 30
const RTC_CNTL_REJECT_CAUSE = 0x0000000F
const RTC_CNTL_REJECT_CAUSE_V = 0xF
const RTC_CNTL_REJECT_CAUSE_S = 28
const RTC_CNTL_DEEP_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_DEEP_SLP_REJECT_EN_S = 27
const RTC_CNTL_LIGHT_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_LIGHT_SLP_REJECT_EN_S = 26
const RTC_CNTL_SDIO_REJECT_EN_V = 0x1
const RTC_CNTL_SDIO_REJECT_EN_S = 25
const RTC_CNTL_GPIO_REJECT_EN_V = 0x1
const RTC_CNTL_GPIO_REJECT_EN_S = 24
const RTC_CNTL_CPUPERIOD_SEL = 0x00000003
const RTC_CNTL_CPUPERIOD_SEL_V = 0x3
const RTC_CNTL_CPUPERIOD_SEL_S = 30
const RTC_CNTL_CPUSEL_CONF_V = 0x1
const RTC_CNTL_CPUSEL_CONF_S = 29
const RTC_CNTL_SDIO_ACT_DNUM = 0x000003FF
const RTC_CNTL_SDIO_ACT_DNUM_V = 0x3FF
const RTC_CNTL_SDIO_ACT_DNUM_S = 22
const RTC_CNTL_ANA_CLK_RTC_SEL = 0x00000003
const RTC_CNTL_ANA_CLK_RTC_SEL_V = 0x3
const RTC_CNTL_ANA_CLK_RTC_SEL_S = 30
const RTC_CNTL_FAST_CLK_RTC_SEL_V = 0x1
const RTC_CNTL_FAST_CLK_RTC_SEL_S = 29
const RTC_CNTL_SOC_CLK_SEL = 0x00000003
const RTC_CNTL_SOC_CLK_SEL_V = 0x3
const RTC_CNTL_SOC_CLK_SEL_S = 27
const RTC_CNTL_CK8M_FORCE_PU_V = 0x1
const RTC_CNTL_CK8M_FORCE_PU_S = 26
const RTC_CNTL_CK8M_FORCE_PD_V = 0x1
const RTC_CNTL_CK8M_FORCE_PD_S = 25
const RTC_CNTL_CK8M_DFREQ = 0x000000FF
const RTC_CNTL_CK8M_DFREQ_V = 0xFF
const RTC_CNTL_CK8M_DFREQ_S = 17
const RTC_CNTL_CK8M_DFREQ_DEFAULT = 172
const RTC_CNTL_CK8M_FORCE_NOGATING_V = 0x1
const RTC_CNTL_CK8M_FORCE_NOGATING_S = 16
const RTC_CNTL_XTAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_FORCE_NOGATING_S = 15
const RTC_CNTL_CK8M_DIV_SEL = 0x00000007
const RTC_CNTL_CK8M_DIV_SEL_V = 0x7
const RTC_CNTL_CK8M_DIV_SEL_S = 12
const RTC_CNTL_CK8M_DFREQ_FORCE_V = 0x1
const RTC_CNTL_CK8M_DFREQ_FORCE_S = 11
const RTC_CNTL_DIG_CLK8M_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_EN_S = 10
const RTC_CNTL_DIG_CLK8M_D256_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_D256_EN_S = 9
const RTC_CNTL_DIG_XTAL32K_EN_V = 0x1
const RTC_CNTL_DIG_XTAL32K_EN_S = 8
const RTC_CNTL_ENB_CK8M_DIV_V = 0x1
const RTC_CNTL_ENB_CK8M_DIV_S = 7
const RTC_CNTL_ENB_CK8M_V = 0x1
const RTC_CNTL_ENB_CK8M_S = 6
const RTC_CNTL_CK8M_DIV = 0x00000003
const RTC_CNTL_CK8M_DIV_V = 0x3
const RTC_CNTL_CK8M_DIV_S = 4
const RTC_CNTL_XPD_SDIO_REG_V = 0x1
const RTC_CNTL_XPD_SDIO_REG_S = 31
const RTC_CNTL_DREFH_SDIO = 0x00000003
const RTC_CNTL_DREFH_SDIO_V = 0x3
const RTC_CNTL_DREFH_SDIO_S = 29
const RTC_CNTL_DREFM_SDIO = 0x00000003
const RTC_CNTL_DREFM_SDIO_V = 0x3
const RTC_CNTL_DREFM_SDIO_S = 27
const RTC_CNTL_DREFL_SDIO = 0x00000003
const RTC_CNTL_DREFL_SDIO_V = 0x3
const RTC_CNTL_DREFL_SDIO_S = 25
const RTC_CNTL_REG1P8_READY_V = 0x1
const RTC_CNTL_REG1P8_READY_S = 24
const RTC_CNTL_SDIO_TIEH_V = 0x1
const RTC_CNTL_SDIO_TIEH_S = 23
const RTC_CNTL_SDIO_FORCE_V = 0x1
const RTC_CNTL_SDIO_FORCE_S = 22
const RTC_CNTL_SDIO_PD_EN_V = 0x1
const RTC_CNTL_SDIO_PD_EN_S = 21
const RTC_CNTL_RST_BIAS_I2C_V = 0x1
const RTC_CNTL_RST_BIAS_I2C_S = 31
const RTC_CNTL_DEC_HEARTBEAT_WIDTH_V = 0x1
const RTC_CNTL_DEC_HEARTBEAT_WIDTH_S = 30
const RTC_CNTL_INC_HEARTBEAT_PERIOD_V = 0x1
const RTC_CNTL_INC_HEARTBEAT_PERIOD_S = 29
const RTC_CNTL_DEC_HEARTBEAT_PERIOD_V = 0x1
const RTC_CNTL_DEC_HEARTBEAT_PERIOD_S = 28
const RTC_CNTL_INC_HEARTBEAT_REFRESH_V = 0x1
const RTC_CNTL_INC_HEARTBEAT_REFRESH_S = 27
const RTC_CNTL_ENB_SCK_XTAL_V = 0x1
const RTC_CNTL_ENB_SCK_XTAL_S = 26
const RTC_CNTL_DBG_ATTEN = 0x00000003
const RTC_CNTL_DBG_ATTEN_V = 0x3
const RTC_CNTL_DBG_ATTEN_S = 24
const RTC_CNTL_DBG_ATTEN_DEFAULT = 3
const RTC_CNTL_DBG_ATTEN_NODROP = 0
const RTC_CNTL_FORCE_PU_V = 0x1
const RTC_CNTL_FORCE_PU_S = 31
const RTC_CNTL_FORCE_PD_V = 0x1
const RTC_CNTL_FORCE_PD_S = 30
const RTC_CNTL_DBOOST_FORCE_PU_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PU_S = 29
const RTC_CNTL_DBOOST_FORCE_PD_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PD_S = 28
const RTC_CNTL_DBIAS_WAK = 0x00000007
const RTC_CNTL_DBIAS_WAK_V = 0x7
const RTC_CNTL_DBIAS_WAK_S = 25
const RTC_CNTL_DBIAS_SLP = 0x00000007
const RTC_CNTL_DBIAS_SLP_V = 0x7
const RTC_CNTL_DBIAS_SLP_S = 22
const RTC_CNTL_SCK_DCAP = 0x000000FF
const RTC_CNTL_SCK_DCAP_V = 0xFF
const RTC_CNTL_SCK_DCAP_S = 14
const RTC_CNTL_SCK_DCAP_DEFAULT = 255
const RTC_CNTL_DIG_DBIAS_WAK = 0x00000007
const RTC_CNTL_DIG_DBIAS_WAK_V = 0x7
const RTC_CNTL_DIG_DBIAS_WAK_S = 11
const RTC_CNTL_DIG_DBIAS_SLP = 0x00000007
const RTC_CNTL_DIG_DBIAS_SLP_V = 0x7
const RTC_CNTL_DIG_DBIAS_SLP_S = 8
const RTC_CNTL_SCK_DCAP_FORCE_V = 0x1
const RTC_CNTL_SCK_DCAP_FORCE_S = 7
const RTC_CNTL_DBIAS_0V90 = 0
const RTC_CNTL_DBIAS_0V95 = 1
const RTC_CNTL_DBIAS_1V00 = 2
const RTC_CNTL_DBIAS_1V05 = 3
const RTC_CNTL_DBIAS_1V10 = 4
const RTC_CNTL_DBIAS_1V15 = 5
const RTC_CNTL_DBIAS_1V20 = 6
const RTC_CNTL_DBIAS_1V25 = 7
const RTC_CNTL_PD_EN_V = 0x1
const RTC_CNTL_PD_EN_S = 20
const RTC_CNTL_PWC_FORCE_PU_V = 0x1
const RTC_CNTL_PWC_FORCE_PU_S = 19
const RTC_CNTL_PWC_FORCE_PD_V = 0x1
const RTC_CNTL_PWC_FORCE_PD_S = 18
const RTC_CNTL_SLOWMEM_PD_EN_V = 0x1
const RTC_CNTL_SLOWMEM_PD_EN_S = 17
const RTC_CNTL_SLOWMEM_FORCE_PU_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_PU_S = 16
const RTC_CNTL_SLOWMEM_FORCE_PD_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_PD_S = 15
const RTC_CNTL_FASTMEM_PD_EN_V = 0x1
const RTC_CNTL_FASTMEM_PD_EN_S = 14
const RTC_CNTL_FASTMEM_FORCE_PU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_PU_S = 13
const RTC_CNTL_FASTMEM_FORCE_PD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_PD_S = 12
const RTC_CNTL_SLOWMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_LPU_S = 11
const RTC_CNTL_SLOWMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_LPD_S = 10
const RTC_CNTL_SLOWMEM_FOLW_CPU_V = 0x1
const RTC_CNTL_SLOWMEM_FOLW_CPU_S = 9
const RTC_CNTL_FASTMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPU_S = 8
const RTC_CNTL_FASTMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPD_S = 7
const RTC_CNTL_FASTMEM_FOLW_CPU_V = 0x1
const RTC_CNTL_FASTMEM_FOLW_CPU_S = 6
const RTC_CNTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_FORCE_NOISO_S = 5
const RTC_CNTL_FORCE_ISO_V = 0x1
const RTC_CNTL_FORCE_ISO_S = 4
const RTC_CNTL_SLOWMEM_FORCE_ISO_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_ISO_S = 3
const RTC_CNTL_SLOWMEM_FORCE_NOISO_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_NOISO_S = 2
const RTC_CNTL_FASTMEM_FORCE_ISO_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_ISO_S = 1
const RTC_CNTL_FASTMEM_FORCE_NOISO_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_NOISO_S = 0
const RTC_CNTL_DG_WRAP_PD_EN_V = 0x1
const RTC_CNTL_DG_WRAP_PD_EN_S = 31
const RTC_CNTL_WIFI_PD_EN_V = 0x1
const RTC_CNTL_WIFI_PD_EN_S = 30
const RTC_CNTL_INTER_RAM4_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM4_PD_EN_S = 29
const RTC_CNTL_INTER_RAM3_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM3_PD_EN_S = 28
const RTC_CNTL_INTER_RAM2_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM2_PD_EN_S = 27
const RTC_CNTL_INTER_RAM1_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM1_PD_EN_S = 26
const RTC_CNTL_INTER_RAM0_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM0_PD_EN_S = 25
const RTC_CNTL_ROM0_PD_EN_V = 0x1
const RTC_CNTL_ROM0_PD_EN_S = 24
const RTC_CNTL_DG_WRAP_FORCE_PU_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PU_S = 20
const RTC_CNTL_DG_WRAP_FORCE_PD_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PD_S = 19
const RTC_CNTL_WIFI_FORCE_PU_V = 0x1
const RTC_CNTL_WIFI_FORCE_PU_S = 18
const RTC_CNTL_WIFI_FORCE_PD_V = 0x1
const RTC_CNTL_WIFI_FORCE_PD_S = 17
const RTC_CNTL_INTER_RAM4_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_PU_S = 16
const RTC_CNTL_INTER_RAM4_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_PD_S = 15
const RTC_CNTL_INTER_RAM3_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_PU_S = 14
const RTC_CNTL_INTER_RAM3_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_PD_S = 13
const RTC_CNTL_INTER_RAM2_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_PU_S = 12
const RTC_CNTL_INTER_RAM2_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_PD_S = 11
const RTC_CNTL_INTER_RAM1_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_PU_S = 10
const RTC_CNTL_INTER_RAM1_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_PD_S = 9
const RTC_CNTL_INTER_RAM0_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_PU_S = 8
const RTC_CNTL_INTER_RAM0_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_PD_S = 7
const RTC_CNTL_ROM0_FORCE_PU_V = 0x1
const RTC_CNTL_ROM0_FORCE_PU_S = 6
const RTC_CNTL_ROM0_FORCE_PD_V = 0x1
const RTC_CNTL_ROM0_FORCE_PD_S = 5
const RTC_CNTL_LSLP_MEM_FORCE_PU_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PU_S = 4
const RTC_CNTL_LSLP_MEM_FORCE_PD_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PD_S = 3
const RTC_CNTL_DG_WRAP_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NOISO_S = 31
const RTC_CNTL_DG_WRAP_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_ISO_S = 30
const RTC_CNTL_WIFI_FORCE_NOISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_NOISO_S = 29
const RTC_CNTL_WIFI_FORCE_ISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_ISO_S = 28
const RTC_CNTL_INTER_RAM4_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_NOISO_S = 27
const RTC_CNTL_INTER_RAM4_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_ISO_S = 26
const RTC_CNTL_INTER_RAM3_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_NOISO_S = 25
const RTC_CNTL_INTER_RAM3_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_ISO_S = 24
const RTC_CNTL_INTER_RAM2_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_NOISO_S = 23
const RTC_CNTL_INTER_RAM2_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_ISO_S = 22
const RTC_CNTL_INTER_RAM1_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_NOISO_S = 21
const RTC_CNTL_INTER_RAM1_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_ISO_S = 20
const RTC_CNTL_INTER_RAM0_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_NOISO_S = 19
const RTC_CNTL_INTER_RAM0_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_ISO_S = 18
const RTC_CNTL_ROM0_FORCE_NOISO_V = 0x1
const RTC_CNTL_ROM0_FORCE_NOISO_S = 17
const RTC_CNTL_ROM0_FORCE_ISO_V = 0x1
const RTC_CNTL_ROM0_FORCE_ISO_S = 16
const RTC_CNTL_DG_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_HOLD_S = 15
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_S = 14
const RTC_CNTL_DG_PAD_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_ISO_S = 13
const RTC_CNTL_DG_PAD_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_NOISO_S = 12
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_S = 11
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_S = 10
const RTC_CNTL_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_S = 9
const RTC_CNTL_DIG_ISO_FORCE_ON_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_ON_S = 8
const RTC_CNTL_DIG_ISO_FORCE_OFF_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_OFF_S = 7
const RTC_CNTL_WDT_EN_V = 0x1
const RTC_CNTL_WDT_EN_S = 31
const RTC_CNTL_WDT_STG0 = 0x00000007
const RTC_CNTL_WDT_STG0_V = 0x7
const RTC_CNTL_WDT_STG0_S = 28
const RTC_CNTL_WDT_STG1 = 0x00000007
const RTC_CNTL_WDT_STG1_V = 0x7
const RTC_CNTL_WDT_STG1_S = 25
const RTC_CNTL_WDT_STG2 = 0x00000007
const RTC_CNTL_WDT_STG2_V = 0x7
const RTC_CNTL_WDT_STG2_S = 22
const RTC_CNTL_WDT_STG3 = 0x00000007
const RTC_CNTL_WDT_STG3_V = 0x7
const RTC_CNTL_WDT_STG3_S = 19
const RTC_CNTL_WDT_EDGE_INT_EN_V = 0x1
const RTC_CNTL_WDT_EDGE_INT_EN_S = 18
const RTC_CNTL_WDT_LEVEL_INT_EN_V = 0x1
const RTC_CNTL_WDT_LEVEL_INT_EN_S = 17
const RTC_CNTL_WDT_CPU_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_CPU_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_CPU_RESET_LENGTH_S = 14
const RTC_CNTL_WDT_SYS_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_SYS_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_SYS_RESET_LENGTH_S = 11
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_V = 0x1
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_S = 10
const RTC_CNTL_WDT_PROCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_PROCPU_RESET_EN_S = 9
const RTC_CNTL_WDT_APPCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_APPCPU_RESET_EN_S = 8
const RTC_CNTL_WDT_PAUSE_IN_SLP_V = 0x1
const RTC_CNTL_WDT_PAUSE_IN_SLP_S = 7
const RTC_WDT_STG_SEL_OFF = 0
const RTC_WDT_STG_SEL_INT = 1
const RTC_WDT_STG_SEL_RESET_CPU = 2
const RTC_WDT_STG_SEL_RESET_SYSTEM = 3
const RTC_WDT_STG_SEL_RESET_RTC = 4
const RTC_CNTL_WDT_STG0_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_S = 0
const RTC_CNTL_WDT_STG1_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_S = 0
const RTC_CNTL_WDT_STG2_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_S = 0
const RTC_CNTL_WDT_STG3_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_S = 0
const RTC_CNTL_WDT_FEED_V = 0x1
const RTC_CNTL_WDT_FEED_S = 31
const RTC_CNTL_WDT_WKEY = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_S = 0
const RTC_CNTL_DTEST_RTC = 0x00000003
const RTC_CNTL_DTEST_RTC_V = 0x3
const RTC_CNTL_DTEST_RTC_S = 30
const RTC_CNTL_ENT_RTC_V = 0x1
const RTC_CNTL_ENT_RTC_S = 29
const RTC_CNTL_SW_STALL_PROCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_PROCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_PROCPU_C1_S = 26
const RTC_CNTL_SW_STALL_APPCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_APPCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_APPCPU_C1_S = 20
const RTC_CNTL_SCRATCH4 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_S = 0
const RTC_CNTL_SCRATCH5 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_S = 0
const RTC_CNTL_SCRATCH6 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_S = 0
const RTC_CNTL_SCRATCH7 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_S = 0
const RTC_CNTL_RDY_FOR_WAKEUP_V = 0x1
const RTC_CNTL_RDY_FOR_WAKEUP_S = 19
const RTC_CNTL_LOW_POWER_DIAG0 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG0_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG0_S = 0
const RTC_CNTL_LOW_POWER_DIAG1 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_S = 0
const RTC_CNTL_X32N_HOLD_FORCE_V = 0x1
const RTC_CNTL_X32N_HOLD_FORCE_S = 17
const RTC_CNTL_X32P_HOLD_FORCE_V = 0x1
const RTC_CNTL_X32P_HOLD_FORCE_S = 16
const RTC_CNTL_TOUCH_PAD7_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD7_HOLD_FORCE_S = 15
const RTC_CNTL_TOUCH_PAD6_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD6_HOLD_FORCE_S = 14
const RTC_CNTL_TOUCH_PAD5_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD5_HOLD_FORCE_S = 13
const RTC_CNTL_TOUCH_PAD4_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD4_HOLD_FORCE_S = 12
const RTC_CNTL_TOUCH_PAD3_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD3_HOLD_FORCE_S = 11
const RTC_CNTL_TOUCH_PAD2_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD2_HOLD_FORCE_S = 10
const RTC_CNTL_TOUCH_PAD1_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD1_HOLD_FORCE_S = 9
const RTC_CNTL_TOUCH_PAD0_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD0_HOLD_FORCE_S = 8
const RTC_CNTL_SENSE4_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE4_HOLD_FORCE_S = 7
const RTC_CNTL_SENSE3_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE3_HOLD_FORCE_S = 6
const RTC_CNTL_SENSE2_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE2_HOLD_FORCE_S = 5
const RTC_CNTL_SENSE1_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE1_HOLD_FORCE_S = 4
const RTC_CNTL_PDAC2_HOLD_FORCE_V = 0x1
const RTC_CNTL_PDAC2_HOLD_FORCE_S = 3
const RTC_CNTL_PDAC1_HOLD_FORCE_V = 0x1
const RTC_CNTL_PDAC1_HOLD_FORCE_S = 2
const RTC_CNTL_ADC2_HOLD_FORCE_V = 0x1
const RTC_CNTL_ADC2_HOLD_FORCE_S = 1
const RTC_CNTL_ADC1_HOLD_FORCE_V = 0x1
const RTC_CNTL_ADC1_HOLD_FORCE_S = 0
const RTC_CNTL_EXT_WAKEUP1_STATUS_CLR_V = 0x1
const RTC_CNTL_EXT_WAKEUP1_STATUS_CLR_S = 18
const RTC_CNTL_EXT_WAKEUP1_SEL = 0x0003FFFF
const RTC_CNTL_EXT_WAKEUP1_SEL_V = 0x3FFFF
const RTC_CNTL_EXT_WAKEUP1_SEL_S = 0
const RTC_CNTL_EXT_WAKEUP1_STATUS = 0x0003FFFF
const RTC_CNTL_EXT_WAKEUP1_STATUS_V = 0x3FFFF
const RTC_CNTL_EXT_WAKEUP1_STATUS_S = 0
const RTC_CNTL_BROWN_OUT_DET_V = 0x1
const RTC_CNTL_BROWN_OUT_DET_S = 31
const RTC_CNTL_BROWN_OUT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_ENA_S = 30
const RTC_CNTL_DBROWN_OUT_THRES = 0x00000007
const RTC_CNTL_DBROWN_OUT_THRES_V = 0x7
const RTC_CNTL_DBROWN_OUT_THRES_S = 27
const RTC_CNTL_BROWN_OUT_RST_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_ENA_S = 26
const RTC_CNTL_BROWN_OUT_RST_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_S = 16
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_S = 15
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_S = 14
const RTC_MEM_CRC_FINISH_V = 0x1
const RTC_MEM_CRC_FINISH_S = 31
const RTC_MEM_CRC_LEN_V = 0x7ff
const RTC_MEM_CRC_LEN_S = 20
const RTC_MEM_CRC_ADDR = 0x7ff
const RTC_MEM_CRC_ADDR_V = 0x7ff
const RTC_MEM_CRC_ADDR_S = 9
const RTC_MEM_CRC_START_V = 0x1
const RTC_MEM_CRC_START_S = 8
const RTC_MEM_PID_CONF = 0xff
const RTC_MEM_PID_CONF_M = 0xff
const RTC_MEM_PID_CONF_V = 0xff
const RTC_MEM_PID_CONF_S = 0
const RTC_CNTL_CNTL_DATE = 0x0FFFFFFF
const RTC_CNTL_CNTL_DATE_V = 0xFFFFFFF
const RTC_CNTL_CNTL_DATE_S = 0
const RTC_CNTL_RTC_CNTL_DATE_VERSION = 0x1604280
