$comment
	File created using the following command:
		vcd file CircuitoComGenerate.msim.vcd -direction
$end
$date
	Tue Sep 27 16:19:46 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CircuitoComGenerate_vlg_vec_tst $end
$var reg 6 ! entradas [5:0] $end
$var wire 1 " saida $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) entradas[4]~input_o $end
$var wire 1 * entradas[5]~input_o $end
$var wire 1 + saida~output_o $end
$var wire 1 , entradas[2]~input_o $end
$var wire 1 - entradas[3]~input_o $end
$var wire 1 . entradas[0]~input_o $end
$var wire 1 / entradas[1]~input_o $end
$var wire 1 0 aux~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1$
x%
1&
1'
1(
0)
0*
0+
0,
0-
0.
0/
00
$end
#50000
b1 !
1.
#100000
b11 !
b10 !
0.
1/
#150000
b11 !
1.
10
1+
1"
#200000
b111 !
b101 !
b100 !
0.
0/
1,
#250000
b101 !
1.
#300000
b111 !
b110 !
0.
1/
#350000
b111 !
1.
#400000
b1111 !
b1011 !
b1001 !
b1000 !
0.
0/
0,
1-
#450000
b1001 !
1.
#500000
b1011 !
b1010 !
0.
1/
#550000
b1011 !
1.
#600000
b1111 !
b1101 !
b1100 !
0.
0/
1,
#650000
b1101 !
1.
#700000
b1111 !
b1110 !
0.
1/
#750000
b1111 !
1.
#800000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0.
0/
0,
0-
1)
00
0+
0"
#850000
b10001 !
1.
#900000
b10011 !
b10010 !
0.
1/
#950000
b10011 !
1.
10
1+
1"
#1000000
