{
  "module_name": "at91sam9_sdramc.h",
  "hash_id": "16f79f3f352d8aa4c48ceaea67e915c633a3bf9cd0685e00df59acb413fcf0ed",
  "original_prompt": "Ingested from linux-6.6.14/include/soc/at91/at91sam9_sdramc.h",
  "human_readable_source": " \n \n\n#ifndef AT91SAM9_SDRAMC_H\n#define AT91SAM9_SDRAMC_H\n\n \n#define AT91_SDRAMC_MR\t\t0x00\t \n#define\t\tAT91_SDRAMC_MODE\t(0xf << 0)\t\t \n#define\t\t\tAT91_SDRAMC_MODE_NORMAL\t\t0\n#define\t\t\tAT91_SDRAMC_MODE_NOP\t\t1\n#define\t\t\tAT91_SDRAMC_MODE_PRECHARGE\t2\n#define\t\t\tAT91_SDRAMC_MODE_LMR\t\t3\n#define\t\t\tAT91_SDRAMC_MODE_REFRESH\t4\n#define\t\t\tAT91_SDRAMC_MODE_EXT_LMR\t5\n#define\t\t\tAT91_SDRAMC_MODE_DEEP\t\t6\n\n#define AT91_SDRAMC_TR\t\t0x04\t \n#define\t\tAT91_SDRAMC_COUNT\t(0xfff << 0)\t\t \n\n#define AT91_SDRAMC_CR\t\t0x08\t \n#define\t\tAT91_SDRAMC_NC\t\t(3 << 0)\t\t \n#define\t\t\tAT91_SDRAMC_NC_8\t(0 << 0)\n#define\t\t\tAT91_SDRAMC_NC_9\t(1 << 0)\n#define\t\t\tAT91_SDRAMC_NC_10\t(2 << 0)\n#define\t\t\tAT91_SDRAMC_NC_11\t(3 << 0)\n#define\t\tAT91_SDRAMC_NR\t\t(3 << 2)\t\t \n#define\t\t\tAT91_SDRAMC_NR_11\t(0 << 2)\n#define\t\t\tAT91_SDRAMC_NR_12\t(1 << 2)\n#define\t\t\tAT91_SDRAMC_NR_13\t(2 << 2)\n#define\t\tAT91_SDRAMC_NB\t\t(1 << 4)\t\t \n#define\t\t\tAT91_SDRAMC_NB_2\t(0 << 4)\n#define\t\t\tAT91_SDRAMC_NB_4\t(1 << 4)\n#define\t\tAT91_SDRAMC_CAS\t\t(3 << 5)\t\t \n#define\t\t\tAT91_SDRAMC_CAS_1\t(1 << 5)\n#define\t\t\tAT91_SDRAMC_CAS_2\t(2 << 5)\n#define\t\t\tAT91_SDRAMC_CAS_3\t(3 << 5)\n#define\t\tAT91_SDRAMC_DBW\t\t(1 << 7)\t\t \n#define\t\t\tAT91_SDRAMC_DBW_32\t(0 << 7)\n#define\t\t\tAT91_SDRAMC_DBW_16\t(1 << 7)\n#define\t\tAT91_SDRAMC_TWR\t\t(0xf <<  8)\t\t \n#define\t\tAT91_SDRAMC_TRC\t\t(0xf << 12)\t\t \n#define\t\tAT91_SDRAMC_TRP\t\t(0xf << 16)\t\t \n#define\t\tAT91_SDRAMC_TRCD\t(0xf << 20)\t\t \n#define\t\tAT91_SDRAMC_TRAS\t(0xf << 24)\t\t \n#define\t\tAT91_SDRAMC_TXSR\t(0xf << 28)\t\t \n\n#define AT91_SDRAMC_LPR\t\t0x10\t \n#define\t\tAT91_SDRAMC_LPCB\t\t(3 << 0)\t \n#define\t\t\tAT91_SDRAMC_LPCB_DISABLE\t\t0\n#define\t\t\tAT91_SDRAMC_LPCB_SELF_REFRESH\t\t1\n#define\t\t\tAT91_SDRAMC_LPCB_POWER_DOWN\t\t2\n#define\t\t\tAT91_SDRAMC_LPCB_DEEP_POWER_DOWN\t3\n#define\t\tAT91_SDRAMC_PASR\t\t(7 << 4)\t \n#define\t\tAT91_SDRAMC_TCSR\t\t(3 << 8)\t \n#define\t\tAT91_SDRAMC_DS\t\t\t(3 << 10)\t \n#define\t\tAT91_SDRAMC_TIMEOUT\t\t(3 << 12)\t \n#define\t\t\tAT91_SDRAMC_TIMEOUT_0_CLK_CYCLES\t(0 << 12)\n#define\t\t\tAT91_SDRAMC_TIMEOUT_64_CLK_CYCLES\t(1 << 12)\n#define\t\t\tAT91_SDRAMC_TIMEOUT_128_CLK_CYCLES\t(2 << 12)\n\n#define AT91_SDRAMC_IER\t\t0x14\t \n#define AT91_SDRAMC_IDR\t\t0x18\t \n#define AT91_SDRAMC_IMR\t\t0x1C\t \n#define AT91_SDRAMC_ISR\t\t0x20\t \n#define\t\tAT91_SDRAMC_RES\t\t(1 << 0)\t\t \n\n#define AT91_SDRAMC_MDR\t\t0x24\t \n#define\t\tAT91_SDRAMC_MD\t\t(3 << 0)\t\t \n#define\t\t\tAT91_SDRAMC_MD_SDRAM\t\t0\n#define\t\t\tAT91_SDRAMC_MD_LOW_POWER_SDRAM\t1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}