// Seed: 2537255058
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3
    , id_7,
    input tri0 id_4,
    output tri id_5
);
  assign id_7 = id_2 - |id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd23,
    parameter id_15 = 32'd38
) (
    output supply1 id_0,
    input wor id_1,
    output tri id_2,
    input tri1 id_3
    , id_14,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    output uwire id_7,
    input supply1 id_8,
    output wor id_9,
    input tri1 _id_10,
    output uwire id_11
    , _id_15,
    input tri id_12
);
  wire [id_10 : id_15  <  -1 'h0] id_16;
  xnor primCall (id_9, id_8, id_12, id_16, id_6, id_5, id_14, id_3, id_4, id_1);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9
  );
  assign modCall_1.id_3 = 0;
  wire id_17;
  assign id_11 = 1;
endmodule
