<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
 <HEAD>
   <TITLE> [svn] r3574 - trunk/rpms/qemu
   </TITLE>
   <LINK REL="Index" HREF="index.html" >
   <LINK REL="made" HREF="mailto:commits%40lists.repoforge.org?Subject=Re:%20Re%3A%20%5Bsvn%5D%20r3574%20-%20trunk/rpms/qemu&In-Reply-To=%3C20050910231613.32530318058%40pooch.vmhosting.org%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002374.html">
   <LINK REL="Next"  HREF="002376.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[svn] r3574 - trunk/rpms/qemu</H1>
    <B>packagers at lists.rpmforge.net</B> 
    <A HREF="mailto:commits%40lists.repoforge.org?Subject=Re:%20Re%3A%20%5Bsvn%5D%20r3574%20-%20trunk/rpms/qemu&In-Reply-To=%3C20050910231613.32530318058%40pooch.vmhosting.org%3E"
       TITLE="[svn] r3574 - trunk/rpms/qemu">packagers at lists.rpmforge.net
       </A><BR>
    <I>Sun Sep 11 01:16:13 CEST 2005</I>
    <P><UL>
        <LI>Previous message: <A HREF="002374.html">[svn] r3573 - trunk/rpms/tellico
</A></li>
        <LI>Next message: <A HREF="002376.html">[svn] r3575 - in trunk/rpms: . cacti chmlib clamav csockets dante	dconf libextractor librsync openvpn python-libacl	python-xattr rdiff-backup tellico unfs3
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2375">[ date ]</a>
              <a href="thread.html#2375">[ thread ]</a>
              <a href="subject.html#2375">[ subject ]</a>
              <a href="author.html#2375">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: dag
Date: 2005-09-11 01:16:10 +0200 (Sun, 11 Sep 2005)
New Revision: 3574

Added:
   trunk/rpms/qemu/qemu-0.7.0-gcc4-ppc.patch
   trunk/rpms/qemu/qemu-0.7.0-gcc4-x86.patch
Modified:
   trunk/rpms/qemu/qemu-0.7.0-build.patch
   trunk/rpms/qemu/qemu-0.7.0-dyngen.patch
   trunk/rpms/qemu/qemu.spec
Log:
For jbj

Modified: trunk/rpms/qemu/qemu-0.7.0-build.patch
===================================================================
--- trunk/rpms/qemu/qemu-0.7.0-build.patch	2005-09-10 08:52:36 UTC (rev 3573)
+++ trunk/rpms/qemu/qemu-0.7.0-build.patch	2005-09-10 23:16:10 UTC (rev 3574)
@@ -1,5 +1,5 @@
---- qemu-0.7.0/Makefile.orig	2005-04-27 21:52:05.000000000 +0100
-+++ qemu-0.7.0/Makefile	2005-04-30 11:01:41.000000000 +0100
+--- Makefile.orig	2005-04-27 21:52:05.000000000 +0100
++++ Makefile	2005-04-30 11:01:41.000000000 +0100
 @@ -1,6 +1,6 @@
  -include config-host.mak
  
@@ -8,8 +8,8 @@
  ifdef CONFIG_DARWIN
  CFLAGS+= -mdynamic-no-pic
  endif
---- qemu-0.7.0/Makefile.target.orig	2005-04-27 21:52:05.000000000 +0100
-+++ qemu-0.7.0/Makefile.target	2005-04-30 11:03:59.000000000 +0100
+--- Makefile.target.orig	2005-04-27 21:52:05.000000000 +0100
++++ Makefile.target	2005-04-30 11:03:59.000000000 +0100
 @@ -14,7 +14,7 @@
  VPATH+=:$(SRC_PATH)/linux-user
  DEFINES+=-I$(SRC_PATH)/linux-user -I$(SRC_PATH)/linux-user/$(TARGET_ARCH)

Modified: trunk/rpms/qemu/qemu-0.7.0-dyngen.patch
===================================================================
--- trunk/rpms/qemu/qemu-0.7.0-dyngen.patch	2005-09-10 08:52:36 UTC (rev 3573)
+++ trunk/rpms/qemu/qemu-0.7.0-dyngen.patch	2005-09-10 23:16:10 UTC (rev 3574)
@@ -1,5 +1,5 @@
---- qemu-0.7.0/dyngen.c.orig	2005-04-30 11:59:05.000000000 +0100
-+++ qemu-0.7.0/dyngen.c	2005-04-30 12:00:11.000000000 +0100
+--- dyngen.c.orig	2005-04-30 11:59:05.000000000 +0100
++++ dyngen.c	2005-04-30 12:00:11.000000000 +0100
 @@ -1396,11 +1395,13 @@ void gen_code(const char *name, host_ulo
  #elif defined(HOST_PPC)
      {

Added: trunk/rpms/qemu/qemu-0.7.0-gcc4-ppc.patch
===================================================================
--- trunk/rpms/qemu/qemu-0.7.0-gcc4-ppc.patch	2005-09-10 08:52:36 UTC (rev 3573)
+++ trunk/rpms/qemu/qemu-0.7.0-gcc4-ppc.patch	2005-09-10 23:16:10 UTC (rev 3574)
@@ -0,0 +1,49 @@
+--- dyngen.c.orig	2005-09-11 01:11:34.117968136 +0200
++++ dyngen.c	2005-09-11 01:14:16.128338816 +0200
+@@ -1996,6 +1996,9 @@
+     int retpos;
+     int exit_addrs[MAX_EXITS];
+ #endif
++#if defined(HOST_PPC)
++    uint8_t *blr_addr = NULL;
++#endif
+ 
+     /* Compute exact size excluding prologue and epilogue instructions.
+      * Increment start_offset to skip epilogue instructions, then compute
+@@ -2020,9 +2023,23 @@
+         if (p == p_start)
+             error(&quot;empty code for %s&quot;, name);
+         insn = get32((uint32_t *)p);
+-        if (insn != 0x4e800020 &amp;&amp; (insn &amp; 0xfc000002) != 0x48000000)
+-            error(&quot;blr or b expected at the end of %s&quot;, name);
+-        copy_size = p - p_start;
++        if (get32((uint32_t *)p) == 0x4e800020) {
++            copy_size = p - p_start; /* blr at end */
++        } else {
++           /* Find the blr and note its address so that we 
++              can emit code to rewrite it to a branch. */
++           do {
++               p -= 4;
++
++               if (get32((uint32_t *)p) == 0x4e800020) {
++                   blr_addr = p;
++                   copy_size = p_end - p_start;
++                   break;
++               }
++           } while (p &gt; p_start);
++           if (p == p_start)
++               error(&quot;blr expected in the end of %s&quot;, name);
++        }
+     }
+ #elif defined(HOST_S390)
+     {
+@@ -2635,6 +2652,9 @@
+ #else
+ #error unsupport object format
+ #endif
++		if (blr_addr)
++		    fprintf(outfile, &quot;    *(uint32_t *)(gen_code_ptr + %d) = 0x48000000 | %d;\n&quot;,
++			    blr_addr - p_start, p_end - blr_addr);
+             }
+ #elif defined(HOST_S390)
+             {

Added: trunk/rpms/qemu/qemu-0.7.0-gcc4-x86.patch
===================================================================
--- trunk/rpms/qemu/qemu-0.7.0-gcc4-x86.patch	2005-09-10 08:52:36 UTC (rev 3573)
+++ trunk/rpms/qemu/qemu-0.7.0-gcc4-x86.patch	2005-09-10 23:16:10 UTC (rev 3574)
@@ -0,0 +1,874 @@
+--- dyngen-exec.h	24 Apr 2005 18:01:56 -0000	1.25
++++ dyngen-exec.h	11 May 2005 20:38:33 -0000
+@@ -155,7 +155,12 @@ extern int printf(const char *, ...);
+ #endif
+ 
+ /* force GCC to generate only one epilog at the end of the function */
++#if defined(__i386__) || defined(__x86_64__)
++/* Also add 4 bytes of padding so that we can replace the ret with a jmp.  */
++#define FORCE_RET() asm volatile (&quot;nop;nop;nop;nop&quot;);
++#else
+ #define FORCE_RET() asm volatile (&quot;&quot;);
++#endif
+ 
+ #ifndef OPPROTO
+ #define OPPROTO
+@@ -205,12 +210,19 @@ extern int __op_jmp0, __op_jmp1, __op_jm
+ #endif
+ 
+ #ifdef __i386__
+-#define EXIT_TB() asm volatile (&quot;ret&quot;)
+-#define GOTO_LABEL_PARAM(n) asm volatile (&quot;jmp &quot; ASM_NAME(__op_gen_label) #n)
++/* Dyngen will replace hlt instructions with a ret instruction.  Inserting a
++   ret directly would confuse dyngen.  */
++#define EXIT_TB() asm volatile (&quot;hlt&quot;)
++/* Dyngen will replace cli with 0x9e (jmp). 
++   We generate the offset manually.  */
++#define GOTO_LABEL_PARAM(n) \
++  asm volatile (&quot;cli;.long &quot; ASM_NAME(__op_gen_label) #n &quot; - 1f;1:&quot;)
+ #endif
+ #ifdef __x86_64__
+-#define EXIT_TB() asm volatile (&quot;ret&quot;)
+-#define GOTO_LABEL_PARAM(n) asm volatile (&quot;jmp &quot; ASM_NAME(__op_gen_label) #n)
++/* The same as i386.  */
++#define EXIT_TB() asm volatile (&quot;hlt&quot;)
++#define GOTO_LABEL_PARAM(n) \
++  asm volatile (&quot;cli;.long &quot; ASM_NAME(__op_gen_label) #n &quot; - 1f;1:&quot;)
+ #endif
+ #ifdef __powerpc__
+ #define EXIT_TB() asm volatile (&quot;blr&quot;)
+--- dyngen.c	27 Apr 2005 19:55:58 -0000	1.40
++++ dyngen.c	11 May 2005 20:38:33 -0000
+@@ -32,6 +32,8 @@
+ 
+ #include &quot;config-host.h&quot;
+ 
++//#define DEBUG_OP
++
+ /* NOTE: we test CONFIG_WIN32 instead of _WIN32 to enabled cross
+    compilation */
+ #if defined(CONFIG_WIN32)
+@@ -1343,6 +1345,639 @@ int arm_emit_ldr_info(const char *name, 
+ #endif
+ 
+ 
++#if defined(HOST_I386) || defined(HOST_X86_64)
++
++/* This byte is the first byte of an instruction.  */
++#define FLAG_INSN     (1 &lt;&lt; 0)
++/* This byte has been processed as part of an instruction.  */
++#define FLAG_SCANNED  (1 &lt;&lt; 1)
++/* This instruction is a return instruction.  Gcc cometimes generates prefix
++   bytes, so may be more than one byte long.  */
++#define FLAG_RET      (1 &lt;&lt; 2)
++/* This is either the target of a jump, or the preceeding instruction uses
++   a pc-relative offset.  */
++#define FLAG_TARGET   (1 &lt;&lt; 3)
++/* This is a magic instruction that needs fixing up.  */
++#define FLAG_EXIT     (1 &lt;&lt; 4)
++#define MAX_EXITS     5
++
++static void
++bad_opcode(const char *name, uint32_t op)
++{
++    error(&quot;Unsupported opcode %0*x in %s&quot;, (op &gt; 0xff) ? 4 : 2, op, name);
++}
++
++/* Mark len bytes as scanned,  Returns insn_size + len.  Reports an error
++   if these bytes have already been scanned.  */
++static int
++eat_bytes(const char *name, char *flags, int insn, int insn_size, int len)
++{
++    while (len &gt; 0) {
++        /* This should never occur in sane code.  */
++        if (flags[insn + insn_size] &amp; FLAG_SCANNED)
++            error (&quot;Overlapping instructions in %s&quot;, name);
++        flags[insn + insn_size] |= FLAG_SCANNED;
++        insn_size++;
++        len--;
++    }
++    return insn_size;
++}
++
++static void
++trace_i386_insn (const char *name, uint8_t *start_p, char *flags, int insn,
++                 int len)
++{
++    uint8_t *ptr;
++    uint8_t op;
++    int modrm;
++    int is_prefix;
++    int op_size;
++    int addr_size;
++    int insn_size;
++    int is_ret;
++    int is_condjmp;
++    int is_jmp;
++    int is_exit;
++    int is_pcrel;
++    int immed;
++    int seen_rexw;
++    int32_t disp;
++
++    ptr = start_p + insn;
++    /* nonzero if this insn has a ModR/M byte.  */
++    modrm = 1;
++    /* The size of the immediate value in this instruction.  */
++    immed = 0;
++    /* The operand size.  */
++    op_size = 4;
++    /* The address size */
++    addr_size = 4;
++    /* The total length of this instruction.  */
++    insn_size = 0;
++    is_prefix = 1;
++    is_ret = 0;
++    is_condjmp = 0;
++    is_jmp = 0;
++    is_exit = 0;
++    seen_rexw = 0;
++    is_pcrel = 0;
++
++    while (is_prefix) {
++        op = ptr[insn_size];
++        insn_size = eat_bytes(name, flags, insn, insn_size, 1);
++        is_prefix = 0;
++        switch (op &gt;&gt; 4) {
++        case 0:
++        case 1:
++        case 2:
++        case 3:
++            if (op == 0x0f) {
++                /* two-byte opcode.  */
++                op = ptr[insn_size];
++                insn_size = eat_bytes(name, flags, insn, insn_size, 1);
++                switch (op &gt;&gt; 4) {
++                case 0:
++                    if ((op &amp; 0xf) &gt; 3)
++                      modrm = 0;
++                    break;
++                case 1: /* vector move or prefetch */
++                case 2: /* various moves and vector compares.  */
++                case 4: /* cmov */
++                case 5: /* vector instructions */
++                case 6:
++                case 13:
++                case 14:
++                case 15:
++                    break;
++                case 7: /* mmx */
++                    if (op &amp; 0x77) /* emms */
++                      modrm = 0;
++                    break;
++                case 3: /* wrmsr, rdtsc, rdmsr, rdpmc, sysenter, sysexit */
++                    modrm = 0;
++                    break;
++                case 8: /* long conditional jump */
++                    is_condjmp = 1;
++                    immed = op_size;
++                    modrm = 0;
++                    break;
++                case 9: /* setcc */
++                    break;
++                case 10:
++                    switch (op &amp; 0x7) {
++                    case 0: /* push fs/gs */
++                    case 1: /* pop fs/gs */
++                    case 2: /* cpuid/rsm */
++                        modrm = 0;
++                        break;
++                    case 4: /* shld/shrd immediate */
++                        immed = 1;
++                        break;
++                    default: /* Normal instructions with a ModR/M byte.  */
++                        break;
++                    }
++                    break;
++                case 11:
++                    switch (op &amp; 0xf) {
++                    case 10: /* bt, bts, btr, btc */
++                        immed = 1;
++                        break;
++                    default:
++                        /* cmpxchg, lss, btr, lfs, lgs, movzx, btc, bsf, bsr
++                           undefined, and movsx */
++                        break;
++                    }
++                    break;
++                case 12:
++                    if (op &amp; 8) {
++                        /* bswap */
++                        modrm = 0;
++                    } else {
++                        switch (op &amp; 0x7) {
++                        case 2:
++                        case 4:
++                        case 5:
++                        case 6:
++                            immed = 1;
++                            break;
++                        default:
++                            break;
++                        }
++                    }
++                    break;
++                }
++            } else if ((op &amp; 0x07) &lt;= 0x3) {
++                /* General arithmentic ax.  */
++            } else if ((op &amp; 0x07) &lt;= 0x5) {
++                /* General arithmetic ax, immediate.  */
++                if (op &amp; 0x01)
++                    immed = op_size;
++                else
++                    immed = 1;
++                modrm = 0;
++            } else if ((op &amp; 0x23) == 0x22) {
++                /* Segment prefix.  */
++                is_prefix = 1;
++            } else {
++                /* Segment register push/pop or DAA/AAA/DAS/AAS.  */
++                modrm = 0;
++            }
++            break;
++
++#if defined(HOST_X86_64)
++        case 4: /* rex prefix.  */
++            is_prefix = 1;
++            /* The address/operand size is actually 64-bit, but the immediate
++               values in the instruction are still 32-bit.  */
++            op_size = 4;
++            addr_size = 4;
++            if (op &amp; 8)
++                seen_rexw = 1;
++            break;
++#else
++        case 4: /* inc/dec register.  */
++#endif
++        case 5: /* push/pop general register.  */
++            modrm = 0;
++            break;
++
++        case 6:
++            switch (op &amp; 0x0f) {
++            case 0: /* pusha */
++            case 1: /* popa */
++                modrm = 0;
++                break;
++            case 2: /* bound */
++            case 3: /* arpl */
++                break;
++            case 4: /* FS */
++            case 5: /* GS */
++                is_prefix = 1;
++                break;
++            case 6: /* opcode size prefix.  */
++                op_size = 2;
++                is_prefix = 1;
++                break;
++            case 7: /* Address size prefix.  */
++                addr_size = 2;
++                is_prefix = 1;
++                break;
++            case 8: /* push immediate */
++            case 10: /* pop immediate */
++                immed = op_size;
++                modrm = 0;
++                break;
++            case 9: /* imul immediate */
++            case 11: /* imul immediate */
++                immed = op_size;
++                break;
++            case 12: /* insb */
++            case 13: /* insw */
++            case 14: /* outsb */
++            case 15: /* outsw */
++                modrm = 0;
++                break;
++            }
++            break;
++
++        case 7: /* Short conditional jump.  */
++            is_condjmp = 1;
++            immed = 1;
++            modrm = 0;
++            break;
++          
++        case 8:
++            if ((op &amp; 0xf) &lt;= 3) {
++                /* arithmetic immediate.  */
++                if ((op &amp; 3) == 1)
++                    immed = op_size;
++                else
++                    immed = 1;
++            }
++            /* else test, xchg, mov, lea or pop general.  */
++            break;
++
++        case 9:
++            /* Various single-byte opcodes with no modrm byte.  */
++            modrm = 0;
++            if (op == 10) {
++                /* Call */
++                immed = 4;
++            }
++            break;
++
++        case 10:
++            switch ((op &amp; 0xe) &gt;&gt; 1) {
++            case 0: /* mov absoliute immediate.  */
++            case 1:
++                if (seen_rexw)
++                    immed = 8;
++                else
++                    immed = addr_size;
++                break;
++            case 4: /* test immediate.  */
++                if (op &amp; 1)
++                    immed = op_size;
++                else
++                    immed = 1;
++                break;
++            default: /* Various string ops.  */
++                break;
++            }
++            modrm = 0;
++            break;
++
++        case 11: /* move immediate to register */
++            if (op &amp; 8) {
++                if (seen_rexw)
++                    immed = 8;
++                else
++                    immed = op_size;
++            } else {
++                immed = 1;
++            }
++            modrm = 0;
++            break;
++
++          case 12:
++            switch (op &amp; 0xf) {
++            case 0: /* shift immediate */
++            case 1:
++                immed = 1;
++                break;
++            case 2: /* ret immediate */
++                immed = 2;
++                modrm = 0;
++                bad_opcode(name, op);
++                break;
++            case 3: /* ret */
++                modrm = 0;
++                is_ret = 1;
++            case 4: /* les */
++            case 5: /* lds */
++                break;
++            case 6: /* mov immediate byte */
++                immed = 1;
++                break;
++            case 7: /* mov immediate */
++                immed = op_size;
++                break;
++            case 8: /* enter */
++                /* TODO: Is this right?  */
++                immed = 3;
++                modrm = 0;
++                break;
++            case 10: /* retf immediate */
++                immed = 2;
++                modrm = 0;
++                bad_opcode(name, op);
++                break;
++            case 13: /* int */
++                immed = 1;
++                modrm = 0;
++                break;
++            case 11: /* retf */
++            case 15: /* iret */
++                modrm = 0;
++                bad_opcode(name, op);
++                break;
++            default: /* leave, int3 or into */
++                modrm = 0;
++                break;
++            }
++            break;
++
++        case 13:
++            if ((op &amp; 0xf) &gt;= 8) {
++                /* Coprocessor escape.  For our purposes this is just a normal
++                   instruction with a ModR/M byte.  */
++            } else if ((op &amp; 0xf) &gt;= 4) {
++                /* AAM, AAD or XLAT */
++                modrm = 0;
++            }
++            /* else shift instruction */
++            break;
++
++        case 14:
++            switch ((op &amp; 0xc) &gt;&gt; 2) {
++            case 0: /* loop or jcxz */
++                is_condjmp = 1;
++                immed = 1;
++                break;
++            case 1: /* in/out immed */
++                immed = 1;
++                break;
++            case 2: /* call or jmp */
++                switch (op &amp; 3) {
++                case 0: /* call */
++                    immed = op_size;
++                    break;
++                case 1: /* long jump */
++                    immed = 4;
++                    is_jmp = 1;
++                    break;
++                case 2: /* far jmp */
++                    bad_opcode(name, op);
++                    break;
++                case 3: /* short jmp */
++                    immed = 1;
++                    is_jmp = 1;
++                    break;
++                }
++                break;
++            case 3: /* in/out register */
++                break;
++            }
++            modrm = 0;
++            break;
++
++        case 15:
++            switch ((op &amp; 0xe) &gt;&gt; 1) {
++            case 0:
++            case 1:
++                is_prefix = 1;
++                break;
++            case 2:
++            case 4:
++            case 5:
++            case 6:
++                modrm = 0;
++                /* Some privileged insns are used as markers.  */
++                switch (op) {
++                case 0xf4: /* hlt: Exit translation block.  */
++                    is_exit = 1;
++                    break;
++                case 0xfa: /* cli: Jump to label.  */
++                    is_exit = 1;
++                    immed = 4;
++                    break;
++                case 0xfb: /* sti: TB patch jump.  */
++                    /* Mark the insn for patching, but continue sscanning.  */
++                    flags[insn] |= FLAG_EXIT;
++                    immed = 4;
++                    break;
++                }
++                break;
++            case 3: /* unary grp3 */
++                if ((ptr[insn_size] &amp; 0x38) == 0) {
++                    if (op == 0xf7)
++                        immed = op_size;
++                    else
++                        immed = 1; /* test immediate */
++                }
++                break;
++            case 7: /* inc/dec grp4/5 */
++                /* TODO: This includes indirect jumps.  We should fail if we
++                   encounter one of these. */
++                break;
++            }
++            break;
++        }
++    }
++
++    if (modrm) {
++        if (addr_size != 4)
++            error(&quot;16-bit addressing mode used in %s&quot;, name);
++
++        disp = 0;
++        modrm = ptr[insn_size];
++        insn_size = eat_bytes(name, flags, insn, insn_size, 1);
++        modrm &amp;= 0xc7;
++        switch ((modrm &amp; 0xc0) &gt;&gt; 6) {
++        case 0:
++            if (modrm == 5)
++              disp = 4;
++            break;
++        case 1:
++            disp = 1;
++            break;
++        case 2:
++            disp = 4;
++            break;
++        }
++        if ((modrm &amp; 0xc0) != 0xc0 &amp;&amp; (modrm &amp; 0x7) == 4) {
++            /* SIB byte */
++            if (modrm == 4 &amp;&amp; (ptr[insn_size] &amp; 0x7) == 5) {
++                disp = 4;
++                is_pcrel = 1;
++            }
++            insn_size = eat_bytes(name, flags, insn, insn_size, 1);
++        }
++        insn_size = eat_bytes(name, flags, insn, insn_size, disp);
++    }
++    insn_size = eat_bytes(name, flags, insn, insn_size, immed);
++    if (is_condjmp || is_jmp) {
++        if (immed == 1) {
++            disp = (int8_t)*(ptr + insn_size - 1);
++        } else {
++            disp = (((int32_t)*(ptr + insn_size - 1)) &lt;&lt; 24)
++                   | (((int32_t)*(ptr + insn_size - 2)) &lt;&lt; 16)
++                   | (((int32_t)*(ptr + insn_size - 3)) &lt;&lt; 8)
++                   | *(ptr + insn_size - 4);
++        }
++        disp += insn_size;
++        /* Jumps to external symbols point to the address of the offset
++           before relocation.  */
++        /* ??? These are probably a tailcall.  We could fix them up by
++           replacing them with jmp to EOB + call, but it's easier to just
++           prevent the compiler generating them.  */
++        if (disp == 1)
++            error(&quot;Unconditional jump (sibcall?) in %s&quot;, name);
++        disp += insn;
++        if (disp &lt; 0 || disp &gt; len)
++            error(&quot;Jump outside instruction in %s&quot;, name);
++
++        if ((flags[disp] &amp; (FLAG_INSN | FLAG_SCANNED)) == FLAG_SCANNED)
++            error(&quot;Overlapping instructions in %s&quot;, name);
++
++        flags[disp] |= (FLAG_INSN | FLAG_TARGET);
++        is_pcrel = 1; 
++    }
++    if (is_pcrel) {
++        /* Mark the following insn as a jump target.  This will stop
++           this instruction being moved.  */
++        flags[insn + insn_size] |= FLAG_TARGET;
++    }
++    if (is_ret)
++      flags[insn] |= FLAG_RET;
++
++    if (is_exit)
++      flags[insn] |= FLAG_EXIT;
++
++    if (!(is_jmp || is_ret || is_exit))
++      flags[insn + insn_size] |= FLAG_INSN;
++}
++
++/* Scan a function body.  Returns the position of the return sequence.
++   Sets *patch_bytes to the number of bytes that need to be copied from that
++   location.  If no patching is required (ie. the return is the last insn)
++   *patch_bytes will be set to -1.  *plen is the number of code bytes to copy.
++ */
++static int trace_i386_op(const char * name, uint8_t *start_p, int *plen,
++                         int *patch_bytes, int *exit_addrs)
++{
++    char *flags;
++    int more;
++    int insn;
++    int retpos;
++    int bytes;
++    int num_exits;
++    int len;
++    int last_insn;
++
++    len = *plen;
++    flags = malloc(len + 1);
++    memset(flags, 0, len + 1);
++    flags[0] |= FLAG_INSN;
++    more = 1;
++    while (more) {
++        more = 0;
++        for (insn = 0; insn &lt; len; insn++) {
++            if ((flags[insn] &amp; (FLAG_INSN | FLAG_SCANNED)) == FLAG_INSN) {
++                trace_i386_insn(name, start_p, flags, insn, len);
++                more = 1;
++            }
++        }
++    }
++
++    /* Strip any unused code at the end of the function.  */
++    while (len &gt; 0 &amp;&amp; flags[len - 1] == 0)
++      len--;
++
++    retpos = -1;
++    num_exits = 0;
++    last_insn = 0;
++    for (insn = 0; insn &lt; len; insn++) {
++        if (flags[insn] &amp; FLAG_RET) {
++            /* ??? In theory it should be possible to handle multiple return
++               points.  In practice it's not worth the effort.  */
++            if (retpos != -1)
++                error(&quot;Multiple return instructions in %s&quot;, name);
++            retpos = insn;
++        }
++        if (flags[insn] &amp; FLAG_EXIT) {
++            if (num_exits == MAX_EXITS)
++                error(&quot;Too many block exits in %s&quot;, name);
++            exit_addrs[num_exits] = insn;
++            num_exits++;
++        }
++        if (flags[insn] &amp; FLAG_INSN)
++            last_insn = insn;
++    }
++
++    exit_addrs[num_exits] = -1;
++    if (retpos == -1) {
++        if (num_exits == 0) {
++            error (&quot;No return instruction found in %s&quot;, name);
++        } else {
++            retpos = len;
++            last_insn = len;
++        }
++    }
++    
++    /* If the return instruction is the last instruction we can just 
++       remove it.  */
++    if (retpos == last_insn)
++        *patch_bytes = -1;
++    else
++        *patch_bytes = 0;
++
++    /* Back up over any nop instructions.  */
++    while (retpos &gt; 0
++           &amp;&amp; (flags[retpos] &amp; FLAG_TARGET) == 0
++           &amp;&amp; (flags[retpos - 1] &amp; FLAG_INSN) != 0
++           &amp;&amp; start_p[retpos - 1] == 0x90) {
++        retpos--;
++    }
++
++    if (*patch_bytes == -1) {
++        *plen = retpos;
++        free (flags);
++        return retpos;
++    }
++    *plen = len;
++
++    /* The ret is in the middle of the function.  Find four more bytes that
++       so the ret can be replaced by a jmp. */
++    /* ??? Use a short jump where possible. */
++    bytes = 4;
++    insn = retpos + 1;
++    /* We can clobber everything up to the next jump target.  */
++    while (insn &lt; len &amp;&amp; bytes &gt; 0 &amp;&amp; (flags[insn] &amp; FLAG_TARGET) == 0) {
++        insn++;
++        bytes--;
++    }
++    if (bytes &gt; 0) {
++        /* ???: Strip out nop blocks.  */
++        /* We can't do the replacement without clobbering anything important.
++           Copy preceeding instructions(s) to give us some space.  */
++        while (retpos &gt; 0) {
++            /* If this byte is the target of a jmp we can't move it.  */
++            if (flags[retpos] &amp; FLAG_TARGET)
++                break;
++
++            (*patch_bytes)++;
++            bytes--;
++            retpos--;
++
++            /* Break out of the loop if we have enough space and this is either 
++               the first byte of an instruction or a pad byte.  */
++            if ((flags[retpos] &amp; (FLAG_INSN | FLAG_SCANNED)) != FLAG_SCANNED
++                &amp;&amp; bytes &lt;= 0) {
++                break;
++            }
++        }
++    }
++
++    if (bytes &gt; 0)
++        error(&quot;Unable to replace ret with jmp in %s\n&quot;, name);
++
++    free(flags);
++    return retpos;
++}
++
++#endif
++
+ #define MAX_ARGS 3
+ 
+ /* generate op code */
+@@ -1356,6 +1991,11 @@ void gen_code(const char *name, host_ulo
+     uint8_t args_present[MAX_ARGS];
+     const char *sym_name, *p;
+     EXE_RELOC *rel;
++#if defined(HOST_I386) || defined(HOST_X86_64)
++    int patch_bytes;
++    int retpos;
++    int exit_addrs[MAX_EXITS];
++#endif
+ 
+     /* Compute exact size excluding prologue and epilogue instructions.
+      * Increment start_offset to skip epilogue instructions, then compute
+@@ -1366,33 +2006,12 @@ void gen_code(const char *name, host_ulo
+     p_end = p_start + size;
+     start_offset = offset;
+ #if defined(HOST_I386) || defined(HOST_X86_64)
+-#ifdef CONFIG_FORMAT_COFF
+-    {
+-        uint8_t *p;
+-        p = p_end - 1;
+-        if (p == p_start)
+-            error(&quot;empty code for %s&quot;, name);
+-        while (*p != 0xc3) {
+-            p--;
+-            if (p &lt;= p_start)
+-                error(&quot;ret or jmp expected at the end of %s&quot;, name);
+-        }
+-        copy_size = p - p_start;
+-    }
+-#else
+     {
+         int len;
+         len = p_end - p_start;
+-        if (len == 0)
+-            error(&quot;empty code for %s&quot;, name);
+-        if (p_end[-1] == 0xc3) {
+-            len--;
+-        } else {
+-            error(&quot;ret or jmp expected at the end of %s&quot;, name);
+-        }
++        retpos = trace_i386_op(name, p_start, &amp;len, &amp;patch_bytes, exit_addrs);
+         copy_size = len;
+     }
+-#endif    
+ #elif defined(HOST_PPC)
+     {
+         uint8_t *p;
+@@ -1559,6 +2178,13 @@ void gen_code(const char *name, host_ulo
+     }
+ 
+     if (gen_switch == 2) {
++#if defined(HOST_I386) || defined(HOST_X86_64)
++        if (patch_bytes != -1)
++            copy_size += patch_bytes;
++#ifdef DEBUG_OP
++        copy_size += 2;
++#endif
++#endif
+         fprintf(outfile, &quot;DEF(%s, %d, %d)\n&quot;, name + 3, nb_args, copy_size);
+     } else if (gen_switch == 1) {
+ 
+@@ -1761,7 +2387,43 @@ void gen_code(const char *name, host_ulo
+ #error unsupport object format
+ #endif
+                 }
++		}
++                /* Replace the marker instructions with the actual opcodes.  */
++                for (i = 0; exit_addrs[i] != -1; i++) {
++                    int op;
++                    switch (p_start[exit_addrs[i]])
++                      {
++                      case 0xf4: op = 0xc3; break; /* hlt -&gt; ret */
++                      case 0xfa: op = 0xe9; break; /* cli -&gt; jmp */
++                      case 0xfb: op = 0xe9; break; /* sti -&gt; jmp */
++                      default: error(&quot;Internal error&quot;);
++                      }
++                    fprintf(outfile, 
++                            &quot;    *(uint8_t *)(gen_code_ptr + %d) = 0x%x;\n&quot;,
++                            exit_addrs[i], op);
++                }
++                /* Fix up the return instruction.  */
++                if (patch_bytes != -1) {
++                    if (patch_bytes) {
++                        fprintf(outfile, &quot;    memcpy(gen_code_ptr + %d,&quot;
++                                &quot;gen_code_ptr + %d, %d);\n&quot;,
++                                copy_size, retpos, patch_bytes);
++                    }
++                    fprintf(outfile,
++                            &quot;    *(uint8_t *)(gen_code_ptr + %d) = 0xe9;\n&quot;,
++                            retpos);
++                    fprintf(outfile,
++                            &quot;    *(uint32_t *)(gen_code_ptr + %d) = 0x%x;\n&quot;,
++                            retpos + 1, copy_size - (retpos + 5));
++                    
++                    copy_size += patch_bytes;
+                 }
++#ifdef DEBUG_OP
++                fprintf(outfile,
++                        &quot;    *(uint16_t *)(gen_code_ptr + %d) = 0x9090;\n&quot;,
++                        copy_size);
++                copy_size += 2;
++#endif
+             }
+ #elif defined(HOST_X86_64)
+             {
+@@ -1793,6 +2455,42 @@ void gen_code(const char *name, host_ulo
+                     }
+                 }
+                 }
++                /* Replace the marker instructions with the actual opcodes.  */
++                for (i = 0; exit_addrs[i] != -1; i++) {
++                    int op;
++                    switch (p_start[exit_addrs[i]])
++                      {
++                      case 0xf4: op = 0xc3; break; /* hlt -&gt; ret */
++                      case 0xfa: op = 0xe9; break; /* cli -&gt; jmp */
++                      case 0xfb: op = 0xe9; break; /* sti -&gt; jmp */
++                      default: error(&quot;Internal error&quot;);
++                      }
++                    fprintf(outfile, 
++                            &quot;    *(uint8_t *)(gen_code_ptr + %d) = 0x%x;\n&quot;,
++                            exit_addrs[i], op);
++                }
++                /* Fix up the return instruction.  */
++                if (patch_bytes != -1) {
++                    if (patch_bytes) {
++                        fprintf(outfile, &quot;    memcpy(gen_code_ptr + %d,&quot;
++                                &quot;gen_code_ptr + %d, %d);\n&quot;,
++                                copy_size, retpos, patch_bytes);
++                    }
++                    fprintf(outfile,
++                            &quot;    *(uint8_t *)(gen_code_ptr + %d) = 0xe9;\n&quot;,
++                            retpos);
++                    fprintf(outfile,
++                            &quot;    *(uint32_t *)(gen_code_ptr + %d) = 0x%x;\n&quot;,
++                            retpos + 1, copy_size - (retpos + 5));
++                    
++                    copy_size += patch_bytes;
++                }
++#ifdef DEBUG_OP
++                fprintf(outfile,
++                        &quot;    *(uint16_t *)(gen_code_ptr + %d) = 0x9090;\n&quot;,
++                        copy_size);
++                copy_size += 2;
++#endif
+             }
+ #elif defined(HOST_PPC)
+             {
+ 
+--- target-ppc/exec.h	13 Mar 2005 17:01:22 -0000	1.10
++++ target-ppc/exec.h	11 May 2005 20:38:35 -0000
+@@ -33,11 +33,7 @@ register uint32_t T2 asm(AREG3);
+ #define FT1 (env-&gt;ft1)
+ #define FT2 (env-&gt;ft2)
+ 
+-#if defined (DEBUG_OP)
+-#define RETURN() __asm__ __volatile__(&quot;nop&quot;);
+-#else
+-#define RETURN() __asm__ __volatile__(&quot;&quot;);
+-#endif
++#define RETURN() FORCE_RET()
+ 
+ #include &quot;cpu.h&quot;
+ #include &quot;exec-all.h&quot;
+--- exec-all.h.orig	2005-09-04 19:11:31.000000000 +0200
++++ exec-all.h	2005-09-11 01:10:01.525044400 +0200
+@@ -338,14 +338,15 @@
+ 
+ #elif defined(__i386__) &amp;&amp; defined(USE_DIRECT_JUMP)
+ 
+-/* we patch the jump instruction directly */
++/* we patch the jump instruction directly.  Use sti in place of the actual
++   jmp instruction so that dyngen can patch in the correct result.  */
+ #define GOTO_TB(opname, tbparam, n)\
+ do {\
+     asm volatile (&quot;.section .data\n&quot;\
+ 		  ASM_OP_LABEL_NAME(n, opname) &quot;:\n&quot;\
+ 		  &quot;.long 1f\n&quot;\
+ 		  ASM_PREVIOUS_SECTION \
+-                  &quot;jmp &quot; ASM_NAME(__op_jmp) #n &quot;\n&quot;\
++                  &quot;sti;.long &quot; ASM_NAME(__op_jmp) #n &quot; - 1f\n&quot;\
+ 		  &quot;1:\n&quot;);\
+ } while (0)
+ 

Modified: trunk/rpms/qemu/qemu.spec
===================================================================
--- trunk/rpms/qemu/qemu.spec	2005-09-10 08:52:36 UTC (rev 3573)
+++ trunk/rpms/qemu/qemu.spec	2005-09-10 23:16:10 UTC (rev 3574)
@@ -4,7 +4,7 @@
 
 Summary: CPU emulator
 Name: qemu
-Version: 0.7.0
+Version: 0.7.2
 Release: 1
 License: GPL
 Group: Applications/Emulators
@@ -13,6 +13,8 @@
 Source: <A HREF="http://fabrice.bellard.free.fr/qemu/qemu-%{version">http://fabrice.bellard.free.fr/qemu/qemu-%{version</A>}.tar.gz
 Patch0: qemu-0.7.0-build.patch
 Patch1: qemu-0.7.0-dyngen.patch
+Patch2: qemu-0.7.0-gcc4-x86.patch
+Patch3: qemu-0.7.0-gcc4-ppc.patch
 BuildRoot: %{_tmppath}/%{name}-%{version}-%{release}-root
 
 BuildRequires: SDL-devel
@@ -37,8 +39,10 @@
 
 %prep
 %setup
-%patch0 -p1 -b .build
-%patch1 -p1 -b .dyngen
+%patch0 -b .build
+%patch1 -b .dyngen
+%patch2
+%patch3
 
 %{__cat} &lt;&lt;'EOF' &gt;qemu.sysv
 #!/bin/sh
@@ -178,9 +182,13 @@
 %{_datadir}/qemu/keymaps/
 %{_datadir}/qemu/*.bin
 %{_datadir}/qemu/*.elf
+%{_datadir}/qemu/video.x
 %exclude %{_datadir}/qemu/doc/
 
 %changelog
+* Sun Sep 11 2005 Dag Wieers &lt;<A HREF="http://lists.repoforge.org/mailman/listinfo/commits">dag at wieers.com</A>&gt; - 0.7.2-1
+- Updated to release 0.7.2.
+
 * Sun May 01 2005 Dag Wieers &lt;<A HREF="http://lists.repoforge.org/mailman/listinfo/commits">dag at wieers.com</A>&gt; - 0.7.0-1
 - Updated to release 0.7.0.
 


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002374.html">[svn] r3573 - trunk/rpms/tellico
</A></li>
	<LI>Next message: <A HREF="002376.html">[svn] r3575 - in trunk/rpms: . cacti chmlib clamav csockets dante	dconf libextractor librsync openvpn python-libacl	python-xattr rdiff-backup tellico unfs3
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2375">[ date ]</a>
              <a href="thread.html#2375">[ thread ]</a>
              <a href="subject.html#2375">[ subject ]</a>
              <a href="author.html#2375">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="http://lists.repoforge.org/mailman/listinfo/commits">More information about the commits
mailing list</a><br>
</body></html>
