Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/shift_reg/tb_shift_reg_isim_beh.exe -prj /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/shift_reg/tb_shift_reg_beh.prj work.tb_shift_reg 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/shift_reg/shift_reg.vhd" into library work
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/shift_reg/tb_shift_reg.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84364 KB
Fuse CPU Usage: 980 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity shift_reg [\shift_reg(8)\]
Compiling architecture testbench of entity tb_shift_reg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/shift_reg/tb_shift_reg_isim_beh.exe
Fuse Memory Usage: 1181024 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 190 ms
