vhdl work "lab1_half_adder.vhd"
vhdl work "lab1_full_adder.vhd"
