/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2016 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Monday 12/19/16 11:42:34
*  /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl -C -RVREGS -ST mnh_bcc -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr Manor_Hill/Product_HAS/Manor Hill/xml/147_BCC_Registers.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_MNH_BCC_SW_DEF
#define DEF_MNH_BCC_SW_DEF

#ifndef CRK_BCC_CSRS
#define CRK_BCC_CSRS							0x000000000000ULL
#endif
#define CRKBCC_OFFSET							0
/*
* Table #4 of 147_BCC_Registers.xml - CRKBCC_CFG_SCRATCHPAD
* Dummy register.
*/
#define CRK_CRKBCC_CFG_SCRATCHPAD					(CRK_BCC_CSRS + 0x000000000000)
#define CRK_CRKBCC_CFG_SCRATCHPAD_RESETCSR				0x5A5A5A5A5A5A5A5Aull
#define CRK_CRKBCC_CFG_SCRATCHPAD_DATA_SHIFT				0
#define CRK_CRKBCC_CFG_SCRATCHPAD_DATA_MASK				0xFFFFFFFFFFFFFFFFull
#define CRK_CRKBCC_CFG_SCRATCHPAD_DATA_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #5 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX0
* RX0 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0					(CRK_BCC_CSRS + 0x000000000008)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX0_DATA_SMASK			0xFFFFFFFFull
/*
* Table #6 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX1
* RX1 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1					(CRK_BCC_CSRS + 0x000000000010)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX1_DATA_SMASK			0xFFFFFFFFull
/*
* Table #7 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX2
* RX2 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2					(CRK_BCC_CSRS + 0x000000000018)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX2_DATA_SMASK			0xFFFFFFFFull
/*
* Table #8 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX3
* RX3 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3					(CRK_BCC_CSRS + 0x000000000020)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX3_DATA_SMASK			0xFFFFFFFFull
/*
* Table #9 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX4
* RX4 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4					(CRK_BCC_CSRS + 0x000000000028)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX4_DATA_SMASK			0xFFFFFFFFull
/*
* Table #10 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX5
* RX5 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5					(CRK_BCC_CSRS + 0x000000000030)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX5_DATA_SMASK			0xFFFFFFFFull
/*
* Table #11 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX6
* RX6 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6					(CRK_BCC_CSRS + 0x000000000038)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX6_DATA_SMASK			0xFFFFFFFFull
/*
* Table #12 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX7
* RX7 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7					(CRK_BCC_CSRS + 0x000000000040)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX7_DATA_SMASK			0xFFFFFFFFull
/*
* Table #13 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX8
* RX8 Frame Register
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8					(CRK_BCC_CSRS + 0x000000000048)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX8_DATA_SMASK			0xFFFFFFFFull
/*
* Table #14 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_RX9
* RX9 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9					(CRK_BCC_CSRS + 0x000000000050)
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_RX9_DATA_SMASK			0xFFFFFFFFull
/*
* Table #15 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_GEN_STATUS
* General status register for the BCC 
*/
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS					(CRK_BCC_CSRS + 0x000000000058)
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_63_24_SHIFT		24
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_63_24_MASK		0xFFFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_63_24_SMASK		0xFFFFFFFFFF000000ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_TX_FRAME_VALID_SHIFT		16
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_TX_FRAME_VALID_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_TX_FRAME_VALID_SMASK		0xFF0000ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_15_9_SHIFT		9
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_15_9_MASK			0x7Full
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_15_9_SMASK		0xFE00ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_LOCAL_NODE_TYPE_SHIFT		7
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_LOCAL_NODE_TYPE_MASK		0x3ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_LOCAL_NODE_TYPE_SMASK		0x180ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_BIT_ERROR_SHIFT			6
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_BIT_ERROR_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_BIT_ERROR_SMASK			0x40ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_PRBS31_DETECT_SHIFT		5
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_PRBS31_DETECT_MASK		0x1ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_PRBS31_DETECT_SMASK		0x20ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SELF_GUID_SHIFT			4
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SELF_GUID_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SELF_GUID_SMASK			0x10ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_3_SHIFT			3
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_3_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_UNUSED_3_SMASK			0x8ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_ERROR_COUNT_COMPLETE_SHIFT	2
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_ERROR_COUNT_COMPLETE_MASK	0x1ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_ERROR_COUNT_COMPLETE_SMASK	0x4ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SYNC_FAIL_SHIFT			1
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SYNC_FAIL_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SYNC_FAIL_SMASK			0x2ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SYNC_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SYNC_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC0_GEN_STATUS_SYNC_SMASK			0x1ull
/*
* Table #16 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_ERRORS
* BCC Error Count
*/
#define CRK_CRKBCC_STS_BCC0_ERRORS					(CRK_BCC_CSRS + 0x000000000060)
#define CRK_CRKBCC_STS_BCC0_ERRORS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_ERRORS_UNUSED_63_48_SHIFT			48
#define CRK_CRKBCC_STS_BCC0_ERRORS_UNUSED_63_48_MASK			0xFFFFull
#define CRK_CRKBCC_STS_BCC0_ERRORS_UNUSED_63_48_SMASK			0xFFFF000000000000ull
#define CRK_CRKBCC_STS_BCC0_ERRORS_DISCARDED_FRAME_COUNT_SHIFT		40
#define CRK_CRKBCC_STS_BCC0_ERRORS_DISCARDED_FRAME_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC0_ERRORS_DISCARDED_FRAME_COUNT_SMASK		0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC0_ERRORS_FRAME_ERROR_COUNT_SHIFT		32
#define CRK_CRKBCC_STS_BCC0_ERRORS_FRAME_ERROR_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC0_ERRORS_FRAME_ERROR_COUNT_SMASK		0xFF00000000ull
#define CRK_CRKBCC_STS_BCC0_ERRORS_ERROR_COUNT_SHIFT			0
#define CRK_CRKBCC_STS_BCC0_ERRORS_ERROR_COUNT_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_ERRORS_ERROR_COUNT_SMASK			0xFFFFFFFFull
/*
* Table #17 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX0
* RX0 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0					(CRK_BCC_CSRS + 0x000000000068)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX0_DATA_SMASK			0xFFFFFFFFull
/*
* Table #18 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX1
* RX1 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1					(CRK_BCC_CSRS + 0x000000000070)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX1_DATA_SMASK			0xFFFFFFFFull
/*
* Table #19 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX2
* RX2 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2					(CRK_BCC_CSRS + 0x000000000078)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX2_DATA_SMASK			0xFFFFFFFFull
/*
* Table #20 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX3
* RX3 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3					(CRK_BCC_CSRS + 0x000000000080)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX3_DATA_SMASK			0xFFFFFFFFull
/*
* Table #21 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX4
* RX4 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4					(CRK_BCC_CSRS + 0x000000000088)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX4_DATA_SMASK			0xFFFFFFFFull
/*
* Table #22 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX5
* RX5 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5					(CRK_BCC_CSRS + 0x000000000090)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX5_DATA_SMASK			0xFFFFFFFFull
/*
* Table #23 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX6
* RX6 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6					(CRK_BCC_CSRS + 0x000000000098)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX6_DATA_SMASK			0xFFFFFFFFull
/*
* Table #24 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX7
* RX7 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7					(CRK_BCC_CSRS + 0x0000000000A0)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX7_DATA_SMASK			0xFFFFFFFFull
/*
* Table #25 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX8
* RX8 Frame Register
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8					(CRK_BCC_CSRS + 0x0000000000A8)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX8_DATA_SMASK			0xFFFFFFFFull
/*
* Table #26 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_RX9
* RX9 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9					(CRK_BCC_CSRS + 0x0000000000B0)
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_RX9_DATA_SMASK			0xFFFFFFFFull
/*
* Table #27 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_GEN_STATUS
* General status register for the BCC 
*/
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS					(CRK_BCC_CSRS + 0x0000000000B8)
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_63_24_SHIFT		24
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_63_24_MASK		0xFFFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_63_24_SMASK		0xFFFFFFFFFF000000ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_TX_FRAME_VALID_SHIFT		16
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_TX_FRAME_VALID_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_TX_FRAME_VALID_SMASK		0xFF0000ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_15_9_SHIFT		9
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_15_9_MASK			0x7Full
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_15_9_SMASK		0xFE00ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_LOCAL_NODE_TYPE_SHIFT		7
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_LOCAL_NODE_TYPE_MASK		0x3ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_LOCAL_NODE_TYPE_SMASK		0x180ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_BIT_ERROR_SHIFT			6
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_BIT_ERROR_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_BIT_ERROR_SMASK			0x40ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_PRBS31_DETECT_SHIFT		5
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_PRBS31_DETECT_MASK		0x1ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_PRBS31_DETECT_SMASK		0x20ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SELF_GUID_SHIFT			4
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SELF_GUID_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SELF_GUID_SMASK			0x10ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_3_SHIFT			3
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_3_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_UNUSED_3_SMASK			0x8ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_ERROR_COUNT_COMPLETE_SHIFT	2
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_ERROR_COUNT_COMPLETE_MASK	0x1ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_ERROR_COUNT_COMPLETE_SMASK	0x4ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SYNC_FAIL_SHIFT			1
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SYNC_FAIL_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SYNC_FAIL_SMASK			0x2ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SYNC_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SYNC_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC1_GEN_STATUS_SYNC_SMASK			0x1ull
/*
* Table #28 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_ERRORS
* BCC Error Count
*/
#define CRK_CRKBCC_STS_BCC1_ERRORS					(CRK_BCC_CSRS + 0x0000000000C0)
#define CRK_CRKBCC_STS_BCC1_ERRORS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_ERRORS_UNUSED_63_48_SHIFT			48
#define CRK_CRKBCC_STS_BCC1_ERRORS_UNUSED_63_48_MASK			0xFFFFull
#define CRK_CRKBCC_STS_BCC1_ERRORS_UNUSED_63_48_SMASK			0xFFFF000000000000ull
#define CRK_CRKBCC_STS_BCC1_ERRORS_DISCARDED_FRAME_COUNT_SHIFT		40
#define CRK_CRKBCC_STS_BCC1_ERRORS_DISCARDED_FRAME_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC1_ERRORS_DISCARDED_FRAME_COUNT_SMASK		0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC1_ERRORS_FRAME_ERROR_COUNT_SHIFT		32
#define CRK_CRKBCC_STS_BCC1_ERRORS_FRAME_ERROR_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC1_ERRORS_FRAME_ERROR_COUNT_SMASK		0xFF00000000ull
#define CRK_CRKBCC_STS_BCC1_ERRORS_ERROR_COUNT_SHIFT			0
#define CRK_CRKBCC_STS_BCC1_ERRORS_ERROR_COUNT_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_ERRORS_ERROR_COUNT_SMASK			0xFFFFFFFFull
/*
* Table #29 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX0
* RX0 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0					(CRK_BCC_CSRS + 0x0000000000C8)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX0_DATA_SMASK			0xFFFFFFFFull
/*
* Table #30 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX1
* RX1 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1					(CRK_BCC_CSRS + 0x0000000000D0)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX1_DATA_SMASK			0xFFFFFFFFull
/*
* Table #31 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX2
* RX2 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2					(CRK_BCC_CSRS + 0x0000000000D8)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX2_DATA_SMASK			0xFFFFFFFFull
/*
* Table #32 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX3
* RX3 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3					(CRK_BCC_CSRS + 0x0000000000E0)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX3_DATA_SMASK			0xFFFFFFFFull
/*
* Table #33 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX4
* RX4 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4					(CRK_BCC_CSRS + 0x0000000000E8)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX4_DATA_SMASK			0xFFFFFFFFull
/*
* Table #34 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX5
* RX5 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5					(CRK_BCC_CSRS + 0x0000000000F0)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX5_DATA_SMASK			0xFFFFFFFFull
/*
* Table #35 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX6
* RX6 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6					(CRK_BCC_CSRS + 0x0000000000F8)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX6_DATA_SMASK			0xFFFFFFFFull
/*
* Table #36 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX7
* RX7 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7					(CRK_BCC_CSRS + 0x000000000100)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX7_DATA_SMASK			0xFFFFFFFFull
/*
* Table #37 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX8
* RX8 Frame Register
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8					(CRK_BCC_CSRS + 0x000000000108)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX8_DATA_SMASK			0xFFFFFFFFull
/*
* Table #38 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_RX9
* RX9 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9					(CRK_BCC_CSRS + 0x000000000110)
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_RX9_DATA_SMASK			0xFFFFFFFFull
/*
* Table #39 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_GEN_STATUS
* General status register for the BCC 
*/
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS					(CRK_BCC_CSRS + 0x000000000118)
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_63_24_SHIFT		24
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_63_24_MASK		0xFFFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_63_24_SMASK		0xFFFFFFFFFF000000ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_TX_FRAME_VALID_SHIFT		16
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_TX_FRAME_VALID_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_TX_FRAME_VALID_SMASK		0xFF0000ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_15_9_SHIFT		9
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_15_9_MASK			0x7Full
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_15_9_SMASK		0xFE00ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_LOCAL_NODE_TYPE_SHIFT		7
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_LOCAL_NODE_TYPE_MASK		0x3ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_LOCAL_NODE_TYPE_SMASK		0x180ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_BIT_ERROR_SHIFT			6
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_BIT_ERROR_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_BIT_ERROR_SMASK			0x40ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_PRBS31_DETECT_SHIFT		5
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_PRBS31_DETECT_MASK		0x1ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_PRBS31_DETECT_SMASK		0x20ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SELF_GUID_SHIFT			4
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SELF_GUID_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SELF_GUID_SMASK			0x10ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_3_SHIFT			3
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_3_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_UNUSED_3_SMASK			0x8ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_ERROR_COUNT_COMPLETE_SHIFT	2
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_ERROR_COUNT_COMPLETE_MASK	0x1ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_ERROR_COUNT_COMPLETE_SMASK	0x4ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SYNC_FAIL_SHIFT			1
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SYNC_FAIL_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SYNC_FAIL_SMASK			0x2ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SYNC_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SYNC_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC2_GEN_STATUS_SYNC_SMASK			0x1ull
/*
* Table #40 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_ERRORS
* BCC Error Count
*/
#define CRK_CRKBCC_STS_BCC2_ERRORS					(CRK_BCC_CSRS + 0x000000000120)
#define CRK_CRKBCC_STS_BCC2_ERRORS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_ERRORS_UNUSED_63_48_SHIFT			48
#define CRK_CRKBCC_STS_BCC2_ERRORS_UNUSED_63_48_MASK			0xFFFFull
#define CRK_CRKBCC_STS_BCC2_ERRORS_UNUSED_63_48_SMASK			0xFFFF000000000000ull
#define CRK_CRKBCC_STS_BCC2_ERRORS_DISCARDED_FRAME_COUNT_SHIFT		40
#define CRK_CRKBCC_STS_BCC2_ERRORS_DISCARDED_FRAME_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC2_ERRORS_DISCARDED_FRAME_COUNT_SMASK		0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC2_ERRORS_FRAME_ERROR_COUNT_SHIFT		32
#define CRK_CRKBCC_STS_BCC2_ERRORS_FRAME_ERROR_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC2_ERRORS_FRAME_ERROR_COUNT_SMASK		0xFF00000000ull
#define CRK_CRKBCC_STS_BCC2_ERRORS_ERROR_COUNT_SHIFT			0
#define CRK_CRKBCC_STS_BCC2_ERRORS_ERROR_COUNT_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_ERRORS_ERROR_COUNT_SMASK			0xFFFFFFFFull
/*
* Table #41 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX0
* RX0 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0					(CRK_BCC_CSRS + 0x000000000128)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX0_DATA_SMASK			0xFFFFFFFFull
/*
* Table #42 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX1
* RX1 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1					(CRK_BCC_CSRS + 0x000000000130)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX1_DATA_SMASK			0xFFFFFFFFull
/*
* Table #43 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX2
* RX2 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2					(CRK_BCC_CSRS + 0x000000000138)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX2_DATA_SMASK			0xFFFFFFFFull
/*
* Table #44 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX3
* RX3 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3					(CRK_BCC_CSRS + 0x000000000140)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX3_DATA_SMASK			0xFFFFFFFFull
/*
* Table #45 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX4
* RX4 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4					(CRK_BCC_CSRS + 0x000000000148)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX4_DATA_SMASK			0xFFFFFFFFull
/*
* Table #46 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX5
* RX5 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5					(CRK_BCC_CSRS + 0x000000000150)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX5_DATA_SMASK			0xFFFFFFFFull
/*
* Table #47 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX6
* RX6 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6					(CRK_BCC_CSRS + 0x000000000158)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX6_DATA_SMASK			0xFFFFFFFFull
/*
* Table #48 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX7
* RX7 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7					(CRK_BCC_CSRS + 0x000000000160)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX7_DATA_SMASK			0xFFFFFFFFull
/*
* Table #49 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX8
* RX8 Frame Register
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8					(CRK_BCC_CSRS + 0x000000000168)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX8_DATA_SMASK			0xFFFFFFFFull
/*
* Table #50 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_RX9
* RX9 Frame Register.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9					(CRK_BCC_CSRS + 0x000000000170)
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_UNUSED_63_49_SHIFT		49
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_UNUSED_63_49_MASK			0x7FFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_UNUSED_63_49_SMASK		0xFFFE000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_ARM_SHIFT				48
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_ARM_MASK				0x1ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_ARM_SMASK				0x1000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_COUNT_SHIFT			40
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_COUNT_MASK			0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_COUNT_SMASK			0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_TYP_SHIFT				32
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_TYP_MASK				0xFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_TYP_SMASK				0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_DATA_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_RX9_DATA_SMASK			0xFFFFFFFFull
/*
* Table #51 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_GEN_STATUS
* General status register for the BCC 
*/
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS					(CRK_BCC_CSRS + 0x000000000178)
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_63_24_SHIFT		24
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_63_24_MASK		0xFFFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_63_24_SMASK		0xFFFFFFFFFF000000ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_TX_FRAME_VALID_SHIFT		16
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_TX_FRAME_VALID_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_TX_FRAME_VALID_SMASK		0xFF0000ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_15_9_SHIFT		9
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_15_9_MASK			0x7Full
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_15_9_SMASK		0xFE00ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_LOCAL_NODE_TYPE_SHIFT		7
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_LOCAL_NODE_TYPE_MASK		0x3ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_LOCAL_NODE_TYPE_SMASK		0x180ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_BIT_ERROR_SHIFT			6
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_BIT_ERROR_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_BIT_ERROR_SMASK			0x40ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_PRBS31_DETECT_SHIFT		5
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_PRBS31_DETECT_MASK		0x1ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_PRBS31_DETECT_SMASK		0x20ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SELF_GUID_SHIFT			4
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SELF_GUID_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SELF_GUID_SMASK			0x10ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_3_SHIFT			3
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_3_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_UNUSED_3_SMASK			0x8ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_ERROR_COUNT_COMPLETE_SHIFT	2
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_ERROR_COUNT_COMPLETE_MASK	0x1ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_ERROR_COUNT_COMPLETE_SMASK	0x4ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SYNC_FAIL_SHIFT			1
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SYNC_FAIL_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SYNC_FAIL_SMASK			0x2ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SYNC_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SYNC_MASK			0x1ull
#define CRK_CRKBCC_STS_BCC3_GEN_STATUS_SYNC_SMASK			0x1ull
/*
* Table #52 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_ERRORS
* BCC Error Count
*/
#define CRK_CRKBCC_STS_BCC3_ERRORS					(CRK_BCC_CSRS + 0x000000000180)
#define CRK_CRKBCC_STS_BCC3_ERRORS_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_ERRORS_UNUSED_63_48_SHIFT			48
#define CRK_CRKBCC_STS_BCC3_ERRORS_UNUSED_63_48_MASK			0xFFFFull
#define CRK_CRKBCC_STS_BCC3_ERRORS_UNUSED_63_48_SMASK			0xFFFF000000000000ull
#define CRK_CRKBCC_STS_BCC3_ERRORS_DISCARDED_FRAME_COUNT_SHIFT		40
#define CRK_CRKBCC_STS_BCC3_ERRORS_DISCARDED_FRAME_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC3_ERRORS_DISCARDED_FRAME_COUNT_SMASK		0xFF0000000000ull
#define CRK_CRKBCC_STS_BCC3_ERRORS_FRAME_ERROR_COUNT_SHIFT		32
#define CRK_CRKBCC_STS_BCC3_ERRORS_FRAME_ERROR_COUNT_MASK		0xFFull
#define CRK_CRKBCC_STS_BCC3_ERRORS_FRAME_ERROR_COUNT_SMASK		0xFF00000000ull
#define CRK_CRKBCC_STS_BCC3_ERRORS_ERROR_COUNT_SHIFT			0
#define CRK_CRKBCC_STS_BCC3_ERRORS_ERROR_COUNT_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_ERRORS_ERROR_COUNT_SMASK			0xFFFFFFFFull
/*
* Table #53 of 147_BCC_Registers.xml - CRKBCC_CFG_BCC0_FRAMES
* Configures the four frame types that will be continuously stored into the four 
* CRKBCC_STS_BCC0_FRAME_(0,1,2,3).DATA status registers during 
* LNI.
*/
#define CRK_CRKBCC_CFG_BCC0_FRAMES					(CRK_BCC_CSRS + 0x000000000188)
#define CRK_CRKBCC_CFG_BCC0_FRAMES_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_CFG_BCC0_FRAMES_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_3_SHIFT				24
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_3_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_3_SMASK				0xFF000000ull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_2_SHIFT				16
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_2_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_2_SMASK				0xFF0000ull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_1_SHIFT				8
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_1_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_1_SMASK				0xFF00ull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_0_SHIFT				0
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_0_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC0_FRAMES_TYPE_0_SMASK				0xFFull
/*
* Table #54 of 147_BCC_Registers.xml - CRKBCC_CFG_BCC1_FRAMES
* Configures the four frame types that will be continuously stored into the four 
* CRKBCC_STS_BCC1_FRAME_(0,1,2,3).DATA status registers during 
* LNI.
*/
#define CRK_CRKBCC_CFG_BCC1_FRAMES					(CRK_BCC_CSRS + 0x000000000190)
#define CRK_CRKBCC_CFG_BCC1_FRAMES_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_CFG_BCC1_FRAMES_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_3_SHIFT				24
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_3_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_3_SMASK				0xFF000000ull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_2_SHIFT				16
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_2_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_2_SMASK				0xFF0000ull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_1_SHIFT				8
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_1_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_1_SMASK				0xFF00ull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_0_SHIFT				0
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_0_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC1_FRAMES_TYPE_0_SMASK				0xFFull
/*
* Table #55 of 147_BCC_Registers.xml - CRKBCC_CFG_BCC2_FRAMES
* Configures the four frame types that will be continuously stored into the four 
* CRKBCC_STS_BCC2_FRAME_(0,1,2,3).DATA status registers during 
* LNI
*/
#define CRK_CRKBCC_CFG_BCC2_FRAMES					(CRK_BCC_CSRS + 0x000000000198)
#define CRK_CRKBCC_CFG_BCC2_FRAMES_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_CFG_BCC2_FRAMES_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_3_SHIFT				24
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_3_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_3_SMASK				0xFF000000ull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_2_SHIFT				16
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_2_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_2_SMASK				0xFF0000ull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_1_SHIFT				8
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_1_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_1_SMASK				0xFF00ull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_0_SHIFT				0
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_0_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC2_FRAMES_TYPE_0_SMASK				0xFFull
/*
* Table #56 of 147_BCC_Registers.xml - CRKBCC_CFG_BCC3_FRAMES
* Configures the four frame types that will be continuously loaded into the four 
* CRKBCC_STS_BCC3_FRAME_(0,1,2,3).DATA status registers during 
* LNI.
*/
#define CRK_CRKBCC_CFG_BCC3_FRAMES					(CRK_BCC_CSRS + 0x0000000001A0)
#define CRK_CRKBCC_CFG_BCC3_FRAMES_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_CFG_BCC3_FRAMES_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_3_SHIFT				24
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_3_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_3_SMASK				0xFF000000ull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_2_SHIFT				16
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_2_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_2_SMASK				0xFF0000ull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_1_SHIFT				8
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_1_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_1_SMASK				0xFF00ull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_0_SHIFT				0
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_0_MASK				0xFFull
#define CRK_CRKBCC_CFG_BCC3_FRAMES_TYPE_0_SMASK				0xFFull
/*
* Table #57 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_0
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC0_FRAMES.TYPE_0 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_0					(CRK_BCC_CSRS + 0x0000000001A8)
#define CRK_CRKBCC_STS_BCC0_FRAME_0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_0_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC0_FRAME_0_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_0_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_0_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC0_FRAME_0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_0_DATA_SMASK				0xFFFFFFFFull
/*
* Table #58 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_1
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC0_FRAMES.TYPE_1 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_1					(CRK_BCC_CSRS + 0x0000000001B0)
#define CRK_CRKBCC_STS_BCC0_FRAME_1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_1_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC0_FRAME_1_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_1_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_1_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC0_FRAME_1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_1_DATA_SMASK				0xFFFFFFFFull
/*
* Table #59 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_2
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC0_FRAMES.TYPE_2 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_2					(CRK_BCC_CSRS + 0x0000000001B8)
#define CRK_CRKBCC_STS_BCC0_FRAME_2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_2_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC0_FRAME_2_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_2_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_2_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC0_FRAME_2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_2_DATA_SMASK				0xFFFFFFFFull
/*
* Table #60 of 147_BCC_Registers.xml - CRKBCC_STS_BCC0_FRAME_3
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC0_FRAMES.TYPE_3 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC0_FRAME_3					(CRK_BCC_CSRS + 0x0000000001C0)
#define CRK_CRKBCC_STS_BCC0_FRAME_3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_3_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC0_FRAME_3_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_3_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC0_FRAME_3_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC0_FRAME_3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC0_FRAME_3_DATA_SMASK				0xFFFFFFFFull
/*
* Table #61 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_0
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC1_FRAMES.TYPE_0 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_0					(CRK_BCC_CSRS + 0x0000000001C8)
#define CRK_CRKBCC_STS_BCC1_FRAME_0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_0_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC1_FRAME_0_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_0_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_0_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC1_FRAME_0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_0_DATA_SMASK				0xFFFFFFFFull
/*
* Table #62 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_1
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC1_FRAMES.TYPE_1 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_1					(CRK_BCC_CSRS + 0x0000000001D0)
#define CRK_CRKBCC_STS_BCC1_FRAME_1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_1_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC1_FRAME_1_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_1_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_1_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC1_FRAME_1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_1_DATA_SMASK				0xFFFFFFFFull
/*
* Table #63 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_2
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC1_FRAMES.TYPE_2 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_2					(CRK_BCC_CSRS + 0x0000000001D8)
#define CRK_CRKBCC_STS_BCC1_FRAME_2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_2_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC1_FRAME_2_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_2_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_2_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC1_FRAME_2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_2_DATA_SMASK				0xFFFFFFFFull
/*
* Table #64 of 147_BCC_Registers.xml - CRKBCC_STS_BCC1_FRAME_3
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC1_FRAMES.TYPE_3 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC1_FRAME_3					(CRK_BCC_CSRS + 0x0000000001E0)
#define CRK_CRKBCC_STS_BCC1_FRAME_3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_3_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC1_FRAME_3_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_3_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC1_FRAME_3_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC1_FRAME_3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC1_FRAME_3_DATA_SMASK				0xFFFFFFFFull
/*
* Table #65 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_0
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC2_FRAMES.TYPE_0 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_0					(CRK_BCC_CSRS + 0x0000000001E8)
#define CRK_CRKBCC_STS_BCC2_FRAME_0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_0_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC2_FRAME_0_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_0_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_0_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC2_FRAME_0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_0_DATA_SMASK				0xFFFFFFFFull
/*
* Table #66 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_1
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC2_FRAMES.TYPE_1 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_1					(CRK_BCC_CSRS + 0x0000000001F0)
#define CRK_CRKBCC_STS_BCC2_FRAME_1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_1_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC2_FRAME_1_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_1_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_1_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC2_FRAME_1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_1_DATA_SMASK				0xFFFFFFFFull
/*
* Table #67 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_2
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC2_FRAMES.TYPE_2 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_2					(CRK_BCC_CSRS + 0x0000000001F8)
#define CRK_CRKBCC_STS_BCC2_FRAME_2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_2_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC2_FRAME_2_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_2_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_2_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC2_FRAME_2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_2_DATA_SMASK				0xFFFFFFFFull
/*
* Table #68 of 147_BCC_Registers.xml - CRKBCC_STS_BCC2_FRAME_3
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC2_FRAMES.TYPE_3 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC2_FRAME_3					(CRK_BCC_CSRS + 0x000000000200)
#define CRK_CRKBCC_STS_BCC2_FRAME_3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_3_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC2_FRAME_3_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_3_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC2_FRAME_3_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC2_FRAME_3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC2_FRAME_3_DATA_SMASK				0xFFFFFFFFull
/*
* Table #69 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_0
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC3_FRAMES.TYPE_0 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_0					(CRK_BCC_CSRS + 0x000000000208)
#define CRK_CRKBCC_STS_BCC3_FRAME_0_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_0_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC3_FRAME_0_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_0_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_0_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC3_FRAME_0_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_0_DATA_SMASK				0xFFFFFFFFull
/*
* Table #70 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_1
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC3_FRAMES.TYPE_1 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_1					(CRK_BCC_CSRS + 0x000000000210)
#define CRK_CRKBCC_STS_BCC3_FRAME_1_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_1_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC3_FRAME_1_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_1_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_1_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC3_FRAME_1_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_1_DATA_SMASK				0xFFFFFFFFull
/*
* Table #71 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_2
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC3_FRAMES.TYPE_2 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_2					(CRK_BCC_CSRS + 0x000000000218)
#define CRK_CRKBCC_STS_BCC3_FRAME_2_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_2_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC3_FRAME_2_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_2_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_2_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC3_FRAME_2_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_2_DATA_SMASK				0xFFFFFFFFull
/*
* Table #72 of 147_BCC_Registers.xml - CRKBCC_STS_BCC3_FRAME_3
* This register is continuously loaded during LNI with the frame buffer payload 
* data as good frames of type CRKBCC_CFG_BCC3_FRAMES.TYPE_3 are removed from the 
* frame buffer. When LNI completes this register holds the payload data for the 
* most recently captured good frame.
*/
#define CRK_CRKBCC_STS_BCC3_FRAME_3					(CRK_BCC_CSRS + 0x000000000220)
#define CRK_CRKBCC_STS_BCC3_FRAME_3_RESETCSR				0x0000000000000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_3_UNUSED_63_32_SHIFT			32
#define CRK_CRKBCC_STS_BCC3_FRAME_3_UNUSED_63_32_MASK			0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_3_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define CRK_CRKBCC_STS_BCC3_FRAME_3_DATA_SHIFT				0
#define CRK_CRKBCC_STS_BCC3_FRAME_3_DATA_MASK				0xFFFFFFFFull
#define CRK_CRKBCC_STS_BCC3_FRAME_3_DATA_SMASK				0xFFFFFFFFull

#endif 		/* DEF_MNH_BCC_SW_DEF */
