// Seed: 3257710411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wand id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = id_2 ? 1'd0 : (id_17);
  always_comb @(-1 or 1 or id_10 or 1 != 1'b0 * id_7 or posedge id_7 - 1);
endmodule
module module_1 #(
    parameter id_0 = 32'd24
) (
    input  wor  _id_0,
    output tri1 id_1,
    output tri0 id_2
);
  reg [{  -1  {  1  }  } : 1] id_4;
  parameter id_5 = 1;
  wire id_6;
  reg [id_0 : 1] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_8,
      id_5,
      id_5,
      id_5,
      id_8,
      id_6,
      id_8,
      id_6,
      id_5,
      id_6,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  initial id_4 = 1;
  always_ff @(negedge -1'd0) id_7 <= "";
endmodule
