Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0079    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0548    0.2230    0.3546    0.3546 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2230    0.0000    0.3546 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1063    0.3783    0.5979    0.9524 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.3783    0.0000    0.9524 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0266    0.1386    0.4955    1.4479 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1386    0.0000    1.4479 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0022    0.1076    1.0861    2.5340 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.1076    0.0000    2.5340 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0633    0.5931    0.6469    3.1808 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.5931    0.0000    3.1808 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0022    0.2924    0.8337    4.0146 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.2924    0.0000    4.0146 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1615    1.4481    1.3871    5.4016 ^ place488/X (sky130_fd_sc_hd__buf_4)
             1.4481    0.0000    5.4016 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0054    0.2506    2.7775    8.1791 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.2506    0.0000    8.1791 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0013    0.2187    2.1599   10.3390 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.2187    0.0000   10.3390 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0020    0.0829    0.5627   10.9017 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0829    0.0000   10.9017 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0038    0.1421    1.2561   12.1578 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.1421    0.0000   12.1578 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0037    0.4106    0.5742   12.7320 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.4106    0.0000   12.7320 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0015    0.0696    0.2494   12.9814 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0696    0.0000   12.9814 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0085    0.1396    0.9110   13.8924 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.1396    0.0000   13.8924 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0353    1.0694    1.0241   14.9166 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             1.0694    0.0000   14.9166 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0014    0.1178    0.5226   15.4391 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.1178    0.0000   15.4391 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                15.4391   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0079    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0548    0.2230    0.3546   11.3546 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2230    0.0000   11.3546 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0904    0.3306    0.5607   11.9153 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.3306    0.0000   11.9153 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0237    0.1299    0.4618   12.3770 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1299    0.0000   12.3770 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   12.3770   clock reconvergence pessimism
                      -0.6522   11.7248   library setup time
                                11.7248   data required time
-------------------------------------------------------------------------------
                                11.7248   data required time
                               -15.4391   data arrival time
-------------------------------------------------------------------------------
                                -3.7143   slack (VIOLATED)


