<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Petr\Documents\FPGA\Graphic 2\framebuffer\1\Nanoid20K\impl\gwsynthesis\Nanoid20K.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Petr\Documents\FPGA\Graphic 2\framebuffer\1\Nanoid20K\src\game.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PFC9/I8</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 13 09:37:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C9/I8</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C9/I8</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1956</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1568</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>25.000(MHz)</td>
<td>107.078(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>184.465(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.497</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>1.051</td>
<td>1.387</td>
</tr>
<tr>
<td>2</td>
<td>9.563</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-1.051</td>
<td>1.423</td>
</tr>
<tr>
<td>3</td>
<td>30.661</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/score_counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>9.309</td>
</tr>
<tr>
<td>4</td>
<td>30.855</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/score_counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>9.114</td>
</tr>
<tr>
<td>5</td>
<td>30.902</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/score_counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>9.068</td>
</tr>
<tr>
<td>6</td>
<td>31.049</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/score_counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.921</td>
</tr>
<tr>
<td>7</td>
<td>31.126</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_5_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.844</td>
</tr>
<tr>
<td>8</td>
<td>31.443</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_8_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.527</td>
</tr>
<tr>
<td>9</td>
<td>31.443</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_3_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.527</td>
</tr>
<tr>
<td>10</td>
<td>31.443</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.527</td>
</tr>
<tr>
<td>11</td>
<td>31.443</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.527</td>
</tr>
<tr>
<td>12</td>
<td>31.443</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.527</td>
</tr>
<tr>
<td>13</td>
<td>31.449</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.521</td>
</tr>
<tr>
<td>14</td>
<td>31.449</td>
<td>arkanoid/qxb_0_s0/Q</td>
<td>arkanoid/qxb_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>8.521</td>
</tr>
<tr>
<td>15</td>
<td>23.253</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.596</td>
</tr>
<tr>
<td>16</td>
<td>23.253</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.596</td>
</tr>
<tr>
<td>17</td>
<td>23.253</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.596</td>
</tr>
<tr>
<td>18</td>
<td>23.253</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.596</td>
</tr>
<tr>
<td>19</td>
<td>23.377</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.472</td>
</tr>
<tr>
<td>20</td>
<td>23.377</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.472</td>
</tr>
<tr>
<td>21</td>
<td>23.377</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.472</td>
</tr>
<tr>
<td>22</td>
<td>23.697</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.152</td>
</tr>
<tr>
<td>23</td>
<td>23.697</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0/CE</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.152</td>
</tr>
<tr>
<td>24</td>
<td>23.804</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>1.045</td>
</tr>
<tr>
<td>25</td>
<td>23.881</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/data_register_45_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>tck_pad_i:[R]</td>
<td>25.000</td>
<td>0.121</td>
<td>0.968</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.216</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.909</td>
<td>0.738</td>
</tr>
<tr>
<td>2</td>
<td>0.279</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.290</td>
</tr>
<tr>
<td>3</td>
<td>0.291</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/ADB[6]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.393</td>
</tr>
<tr>
<td>4</td>
<td>0.308</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_7_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/ADB[8]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.409</td>
</tr>
<tr>
<td>5</td>
<td>0.308</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/ADA[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.410</td>
</tr>
<tr>
<td>6</td>
<td>0.315</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_10_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/ADB[11]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.416</td>
</tr>
<tr>
<td>7</td>
<td>0.367</td>
<td>arkanoid/units_digit_0_s2/Q</td>
<td>arkanoid/units_digit_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>8</td>
<td>0.367</td>
<td>s480p/y_8_s0/Q</td>
<td>s480p/y_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>9</td>
<td>0.367</td>
<td>s480p/y_12_s0/Q</td>
<td>s480p/y_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>10</td>
<td>0.367</td>
<td>s480p/y_14_s0/Q</td>
<td>s480p/y_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>11</td>
<td>0.367</td>
<td>s480p/x_2_s0/Q</td>
<td>s480p/x_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>12</td>
<td>0.367</td>
<td>s480p/x_8_s0/Q</td>
<td>s480p/x_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>13</td>
<td>0.367</td>
<td>s480p/x_14_s0/Q</td>
<td>s480p/x_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>14</td>
<td>0.367</td>
<td>gw_gao_inst_0/u_ao_top/word_count_4_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_4_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.376</td>
</tr>
<tr>
<td>15</td>
<td>0.368</td>
<td>s480p/y_2_s0/Q</td>
<td>s480p/y_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>16</td>
<td>0.368</td>
<td>s480p/y_6_s0/Q</td>
<td>s480p/y_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>17</td>
<td>0.368</td>
<td>s480p/x_6_s0/Q</td>
<td>s480p/x_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>18</td>
<td>0.368</td>
<td>s480p/x_12_s0/Q</td>
<td>s480p/x_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>19</td>
<td>0.368</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_0_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>20</td>
<td>0.368</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>21</td>
<td>0.368</td>
<td>gw_gao_inst_0/u_ao_top/word_count_6_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>22</td>
<td>0.368</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.377</td>
</tr>
<tr>
<td>23</td>
<td>0.369</td>
<td>gw_gao_inst_0/u_ao_top/word_count_0_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>24</td>
<td>0.369</td>
<td>gw_gao_inst_0/u_ao_top/word_count_2_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>25</td>
<td>0.369</td>
<td>s480p/x_0_s0/Q</td>
<td>s480p/x_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.941</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-1.031</td>
<td>1.025</td>
</tr>
<tr>
<td>2</td>
<td>10.631</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-1.031</td>
<td>0.335</td>
</tr>
<tr>
<td>3</td>
<td>10.631</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>-1.031</td>
<td>0.335</td>
</tr>
<tr>
<td>4</td>
<td>18.703</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.247</td>
</tr>
<tr>
<td>5</td>
<td>18.703</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.247</td>
</tr>
<tr>
<td>6</td>
<td>18.703</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.247</td>
</tr>
<tr>
<td>7</td>
<td>18.709</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.241</td>
</tr>
<tr>
<td>8</td>
<td>18.709</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.241</td>
</tr>
<tr>
<td>9</td>
<td>18.709</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.241</td>
</tr>
<tr>
<td>10</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>11</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>12</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>13</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>14</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>15</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>16</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>17</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>18</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>19</td>
<td>18.912</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.038</td>
</tr>
<tr>
<td>20</td>
<td>18.919</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.031</td>
</tr>
<tr>
<td>21</td>
<td>18.919</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.031</td>
</tr>
<tr>
<td>22</td>
<td>18.919</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.031</td>
</tr>
<tr>
<td>23</td>
<td>18.919</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.031</td>
</tr>
<tr>
<td>24</td>
<td>18.925</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.025</td>
</tr>
<tr>
<td>25</td>
<td>18.925</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>1.025</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.659</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.899</td>
<td>0.285</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.659</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.899</td>
<td>0.285</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.234</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.899</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>20.710</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>20.710</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>20.710</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_12_s6/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>20.715</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.714</td>
</tr>
<tr>
<td>8</td>
<td>20.715</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.714</td>
</tr>
<tr>
<td>9</td>
<td>20.715</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.714</td>
</tr>
<tr>
<td>10</td>
<td>20.715</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.714</td>
</tr>
<tr>
<td>11</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>12</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>13</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>14</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>15</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>16</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>17</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>18</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>19</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>20</td>
<td>20.719</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.718</td>
</tr>
<tr>
<td>21</td>
<td>20.820</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.819</td>
</tr>
<tr>
<td>22</td>
<td>20.820</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.819</td>
</tr>
<tr>
<td>23</td>
<td>20.820</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.819</td>
</tr>
<tr>
<td>24</td>
<td>20.824</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.823</td>
</tr>
<tr>
<td>25</td>
<td>20.824</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-20.000</td>
<td>0.011</td>
<td>0.823</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td>4</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>5</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td>6</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>s480p/y_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>arkanoid/square_s0</td>
</tr>
<tr>
<td>8</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.061</td>
<td>19.923</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>arkanoid/units_digit_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>160.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>151.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_s1/CLK</td>
</tr>
<tr>
<td>152.048</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_s1/Q</td>
</tr>
<tr>
<td>153.234</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>160.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>160.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>160.762</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>160.732</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.187, 85.578%; tC2Q: 0.200, 14.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>40.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R44C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
</tr>
<tr>
<td>41.822</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n836_s1/I1</td>
</tr>
<tr>
<td>42.220</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n836_s1/F</td>
</tr>
<tr>
<td>42.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>51.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>51.783</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.398, 27.981%; route: 0.825, 57.968%; tC2Q: 0.200, 14.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/score_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td>arkanoid/n194_s3/I1</td>
</tr>
<tr>
<td>2.152</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n194_s3/F</td>
</tr>
<tr>
<td>2.381</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>arkanoid/n15346_s4/I1</td>
</tr>
<tr>
<td>2.854</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s4/F</td>
</tr>
<tr>
<td>3.005</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][B]</td>
<td>arkanoid/n15346_s10/I3</td>
</tr>
<tr>
<td>3.325</td>
<td>0.320</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R39C32[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s10/F</td>
</tr>
<tr>
<td>3.922</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td>arkanoid/n6892_s40/I0</td>
</tr>
<tr>
<td>4.242</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s40/F</td>
</tr>
<tr>
<td>4.808</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][B]</td>
<td>arkanoid/n6892_s29/I0</td>
</tr>
<tr>
<td>5.286</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C30[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s29/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][B]</td>
<td>arkanoid/n6894_s25/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C31[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s25/F</td>
</tr>
<tr>
<td>6.331</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][B]</td>
<td>arkanoid/n6895_s4/I2</td>
</tr>
<tr>
<td>6.809</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R40C31[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6895_s4/F</td>
</tr>
<tr>
<td>7.603</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[2][A]</td>
<td>arkanoid/n6895_s1/I1</td>
</tr>
<tr>
<td>7.993</td>
<td>0.390</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C34[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6895_s1/F</td>
</tr>
<tr>
<td>8.339</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>arkanoid/n6894_s4/I3</td>
</tr>
<tr>
<td>8.813</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s4/F</td>
</tr>
<tr>
<td>8.965</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][B]</td>
<td>arkanoid/n6892_s48/I0</td>
</tr>
<tr>
<td>9.443</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C31[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s48/F</td>
</tr>
<tr>
<td>9.786</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>arkanoid/n6892_s0/I1</td>
</tr>
<tr>
<td>10.105</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s0/F</td>
</tr>
<tr>
<td>10.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td style=" font-weight:bold;">arkanoid/score_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>arkanoid/score_counter_7_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>arkanoid/score_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.683, 50.310%; route: 4.426, 47.542%; tC2Q: 0.200, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/score_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td>arkanoid/n194_s3/I1</td>
</tr>
<tr>
<td>2.152</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n194_s3/F</td>
</tr>
<tr>
<td>2.381</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>arkanoid/n15346_s4/I1</td>
</tr>
<tr>
<td>2.854</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s4/F</td>
</tr>
<tr>
<td>3.005</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][B]</td>
<td>arkanoid/n15346_s10/I3</td>
</tr>
<tr>
<td>3.325</td>
<td>0.320</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R39C32[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s10/F</td>
</tr>
<tr>
<td>3.922</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td>arkanoid/n6892_s40/I0</td>
</tr>
<tr>
<td>4.242</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s40/F</td>
</tr>
<tr>
<td>4.808</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][B]</td>
<td>arkanoid/n6892_s29/I0</td>
</tr>
<tr>
<td>5.286</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C30[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s29/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][B]</td>
<td>arkanoid/n6894_s25/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C31[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s25/F</td>
</tr>
<tr>
<td>6.331</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][B]</td>
<td>arkanoid/n6895_s4/I2</td>
</tr>
<tr>
<td>6.809</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R40C31[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6895_s4/F</td>
</tr>
<tr>
<td>7.603</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C34[2][A]</td>
<td>arkanoid/n6895_s1/I1</td>
</tr>
<tr>
<td>7.993</td>
<td>0.390</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C34[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6895_s1/F</td>
</tr>
<tr>
<td>8.339</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>arkanoid/n6894_s4/I3</td>
</tr>
<tr>
<td>8.813</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s4/F</td>
</tr>
<tr>
<td>8.815</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td>arkanoid/n6892_s1/I3</td>
</tr>
<tr>
<td>9.288</td>
<td>0.473</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s1/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>arkanoid/n6893_s0/I0</td>
</tr>
<tr>
<td>9.911</td>
<td>0.473</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6893_s0/F</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/score_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>arkanoid/score_counter_6_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>arkanoid/score_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.832, 53.009%; route: 4.083, 44.796%; tC2Q: 0.200, 2.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/score_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td>arkanoid/n194_s3/I1</td>
</tr>
<tr>
<td>2.152</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n194_s3/F</td>
</tr>
<tr>
<td>2.381</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>arkanoid/n15346_s4/I1</td>
</tr>
<tr>
<td>2.854</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s4/F</td>
</tr>
<tr>
<td>3.005</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][B]</td>
<td>arkanoid/n15346_s10/I3</td>
</tr>
<tr>
<td>3.325</td>
<td>0.320</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R39C32[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s10/F</td>
</tr>
<tr>
<td>3.922</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td>arkanoid/n6892_s40/I0</td>
</tr>
<tr>
<td>4.242</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s40/F</td>
</tr>
<tr>
<td>4.808</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][B]</td>
<td>arkanoid/n6892_s29/I0</td>
</tr>
<tr>
<td>5.286</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C30[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s29/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][B]</td>
<td>arkanoid/n6894_s25/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C31[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s25/F</td>
</tr>
<tr>
<td>6.331</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][B]</td>
<td>arkanoid/n6895_s4/I2</td>
</tr>
<tr>
<td>6.809</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R40C31[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6895_s4/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C35[3][A]</td>
<td>arkanoid/n6897_s2/I0</td>
</tr>
<tr>
<td>7.750</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C35[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6897_s2/F</td>
</tr>
<tr>
<td>8.092</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C34[1][A]</td>
<td>arkanoid/n6894_s8/I0</td>
</tr>
<tr>
<td>8.584</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C34[1][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s8/F</td>
</tr>
<tr>
<td>8.732</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[1][B]</td>
<td>arkanoid/n6894_s2/I0</td>
</tr>
<tr>
<td>9.224</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C34[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s2/F</td>
</tr>
<tr>
<td>9.374</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][B]</td>
<td>arkanoid/n6894_s0/I1</td>
</tr>
<tr>
<td>9.865</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s0/F</td>
</tr>
<tr>
<td>9.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][B]</td>
<td style=" font-weight:bold;">arkanoid/score_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][B]</td>
<td>arkanoid/score_counter_5_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C33[1][B]</td>
<td>arkanoid/score_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.974, 54.847%; route: 3.895, 42.947%; tC2Q: 0.200, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/score_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td>arkanoid/n194_s3/I1</td>
</tr>
<tr>
<td>2.152</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n194_s3/F</td>
</tr>
<tr>
<td>2.381</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>arkanoid/n15346_s4/I1</td>
</tr>
<tr>
<td>2.854</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s4/F</td>
</tr>
<tr>
<td>3.005</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][B]</td>
<td>arkanoid/n15346_s10/I3</td>
</tr>
<tr>
<td>3.325</td>
<td>0.320</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R39C32[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n15346_s10/F</td>
</tr>
<tr>
<td>3.922</td>
<td>0.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td>arkanoid/n6892_s40/I0</td>
</tr>
<tr>
<td>4.242</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s40/F</td>
</tr>
<tr>
<td>4.808</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][B]</td>
<td>arkanoid/n6892_s29/I0</td>
</tr>
<tr>
<td>5.286</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C30[3][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6892_s29/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][B]</td>
<td>arkanoid/n6894_s25/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C31[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s25/F</td>
</tr>
<tr>
<td>6.331</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][B]</td>
<td>arkanoid/n6895_s4/I2</td>
</tr>
<tr>
<td>6.809</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R40C31[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6895_s4/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C35[3][A]</td>
<td>arkanoid/n6897_s2/I0</td>
</tr>
<tr>
<td>7.750</td>
<td>0.478</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C35[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6897_s2/F</td>
</tr>
<tr>
<td>8.092</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C34[1][A]</td>
<td>arkanoid/n6894_s8/I0</td>
</tr>
<tr>
<td>8.584</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C34[1][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s8/F</td>
</tr>
<tr>
<td>8.732</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[1][B]</td>
<td>arkanoid/n6894_s2/I0</td>
</tr>
<tr>
<td>9.224</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C34[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6894_s2/F</td>
</tr>
<tr>
<td>9.226</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>arkanoid/n6895_s0/I2</td>
</tr>
<tr>
<td>9.717</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6895_s0/F</td>
</tr>
<tr>
<td>9.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" font-weight:bold;">arkanoid/score_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>arkanoid/score_counter_4_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>arkanoid/score_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.974, 55.755%; route: 3.747, 42.004%; tC2Q: 0.200, 2.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.640</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td style=" font-weight:bold;">arkanoid/qxb_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>arkanoid/qxb_5_s2/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>arkanoid/qxb_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 54.340%; route: 3.838, 43.399%; tC2Q: 0.200, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_8_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][B]</td>
<td>arkanoid/qxb_8_s2/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[1][B]</td>
<td>arkanoid/qxb_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 56.358%; route: 3.521, 41.297%; tC2Q: 0.200, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][A]</td>
<td style=" font-weight:bold;">arkanoid/qxb_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][A]</td>
<td>arkanoid/qxb_3_s2/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[1][A]</td>
<td>arkanoid/qxb_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 56.358%; route: 3.521, 41.297%; tC2Q: 0.200, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 56.358%; route: 3.521, 41.297%; tC2Q: 0.200, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[2][A]</td>
<td style=" font-weight:bold;">arkanoid/qxb_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[2][A]</td>
<td>arkanoid/qxb_1_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[2][A]</td>
<td>arkanoid/qxb_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 56.358%; route: 3.521, 41.297%; tC2Q: 0.200, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td style=" font-weight:bold;">arkanoid/qxb_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>arkanoid/qxb_2_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>arkanoid/qxb_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 56.358%; route: 3.521, 41.297%; tC2Q: 0.200, 2.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.317</td>
<td>0.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">arkanoid/qxb_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>arkanoid/qxb_6_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>arkanoid/qxb_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 56.400%; route: 3.515, 41.253%; tC2Q: 0.200, 2.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/qxb_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/qxb_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>arkanoid/qxb_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.200</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_0_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>arkanoid/n6909_s47/I1</td>
</tr>
<tr>
<td>2.315</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s47/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>arkanoid/n6909_s46/I2</td>
</tr>
<tr>
<td>2.956</td>
<td>0.491</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s46/F</td>
</tr>
<tr>
<td>2.957</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>arkanoid/n6909_s42/I0</td>
</tr>
<tr>
<td>3.435</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s42/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td>arkanoid/n6909_s43/I3</td>
</tr>
<tr>
<td>4.212</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s43/F</td>
</tr>
<tr>
<td>4.215</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td>arkanoid/n6909_s39/I0</td>
</tr>
<tr>
<td>4.707</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C45[2][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s39/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td>arkanoid/n6909_s35/I2</td>
</tr>
<tr>
<td>5.310</td>
<td>0.478</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C45[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s35/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td>arkanoid/n6909_s32/I1</td>
</tr>
<tr>
<td>5.996</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C43[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s32/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td>arkanoid/n6909_s20/I0</td>
</tr>
<tr>
<td>6.395</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C43[2][B]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s20/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>arkanoid/n6909_s10/I2</td>
</tr>
<tr>
<td>6.934</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6909_s10/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[3][A]</td>
<td>arkanoid/qxb_9_s3/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.320</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s3/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>arkanoid/qxb_9_s2/I1</td>
</tr>
<tr>
<td>8.661</td>
<td>0.491</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">arkanoid/qxb_9_s2/F</td>
</tr>
<tr>
<td>9.317</td>
<td>0.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td style=" font-weight:bold;">arkanoid/qxb_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>arkanoid/qxb_7_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>arkanoid/qxb_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 56.400%; route: 3.515, 41.253%; tC2Q: 0.200, 2.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s3/I1</td>
</tr>
<tr>
<td>28.003</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s3/F</td>
</tr>
<tr>
<td>28.004</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[3][B]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s0/I2</td>
</tr>
<tr>
<td>28.402</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C24[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s0/F</td>
</tr>
<tr>
<td>28.565</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.871, 54.601%; route: 0.525, 32.869%; tC2Q: 0.200, 12.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s3/I1</td>
</tr>
<tr>
<td>28.003</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s3/F</td>
</tr>
<tr>
<td>28.004</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[3][B]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s0/I2</td>
</tr>
<tr>
<td>28.402</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C24[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s0/F</td>
</tr>
<tr>
<td>28.565</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C25[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.871, 54.601%; route: 0.525, 32.869%; tC2Q: 0.200, 12.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s3/I1</td>
</tr>
<tr>
<td>28.003</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s3/F</td>
</tr>
<tr>
<td>28.004</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[3][B]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s0/I2</td>
</tr>
<tr>
<td>28.402</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C24[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s0/F</td>
</tr>
<tr>
<td>28.565</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C25[2][A]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.871, 54.601%; route: 0.525, 32.869%; tC2Q: 0.200, 12.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s3/I1</td>
</tr>
<tr>
<td>28.003</td>
<td>0.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C24[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s3/F</td>
</tr>
<tr>
<td>28.004</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[3][B]</td>
<td>gw_gao_inst_0/u_icon_top/n33_s0/I2</td>
</tr>
<tr>
<td>28.402</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C24[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n33_s0/F</td>
</tr>
<tr>
<td>28.565</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/module_id_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C25[2][B]</td>
<td>gw_gao_inst_0/u_icon_top/module_id_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.871, 54.601%; route: 0.525, 32.869%; tC2Q: 0.200, 12.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/n54_s0/I2</td>
</tr>
<tr>
<td>27.811</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C24[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n54_s0/F</td>
</tr>
<tr>
<td>28.440</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 19.151%; route: 0.990, 67.261%; tC2Q: 0.200, 13.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/n54_s0/I2</td>
</tr>
<tr>
<td>27.811</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C24[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n54_s0/F</td>
</tr>
<tr>
<td>28.440</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 19.151%; route: 0.990, 67.261%; tC2Q: 0.200, 13.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/n54_s0/I2</td>
</tr>
<tr>
<td>27.811</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C24[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n54_s0/F</td>
</tr>
<tr>
<td>28.440</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 19.151%; route: 0.990, 67.261%; tC2Q: 0.200, 13.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/n54_s0/I2</td>
</tr>
<tr>
<td>27.811</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C24[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n54_s0/F</td>
</tr>
<tr>
<td>28.120</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C25[0][B]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 24.468%; route: 0.670, 58.173%; tC2Q: 0.200, 17.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/enable_reg_2_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/enable_reg_2_s0/Q</td>
</tr>
<tr>
<td>27.529</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>gw_gao_inst_0/u_icon_top/n54_s0/I2</td>
</tr>
<tr>
<td>27.811</td>
<td>0.282</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C24[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_icon_top/n54_s0/F</td>
</tr>
<tr>
<td>28.120</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.282, 24.468%; route: 0.670, 58.173%; tC2Q: 0.200, 17.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
</tr>
<tr>
<td>28.014</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.867%; tC2Q: 0.200, 19.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/data_register_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.182</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>26.968</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>gw_gao_inst_0/u_icon_top/tdi_d_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_icon_top/tdi_d_s0/Q</td>
</tr>
<tr>
<td>27.937</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/data_register_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/data_register_45_s0/CLK</td>
</tr>
<tr>
<td>51.818</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/data_register_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>25.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.183, 60.072%; route: 0.786, 39.928%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 79.344%; tC2Q: 0.200, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>200.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>200.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>200.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R44C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>201.277</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n836_s1/I0</td>
</tr>
<tr>
<td>201.477</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n836_s1/F</td>
</tr>
<tr>
<td>201.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>200.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>200.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>201.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>201.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>201.684</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>201.694</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 27.109%; route: 0.364, 49.288%; tC2Q: 0.174, 23.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R44C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>0.750</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.921%; tC2Q: 0.174, 60.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R43C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/address_counter_5_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKB</td>
</tr>
<tr>
<td>1.751</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 55.680%; tC2Q: 0.174, 44.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R43C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/address_counter_7_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>0.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKB</td>
</tr>
<tr>
<td>1.751</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.235, 57.479%; tC2Q: 0.174, 42.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R43C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/Q</td>
</tr>
<tr>
<td>1.150</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>0.841</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 57.533%; tC2Q: 0.174, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/address_counter_10_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKB</td>
</tr>
<tr>
<td>1.751</td>
<td>0.102</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 58.181%; tC2Q: 0.174, 41.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>arkanoid/units_digit_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>arkanoid/units_digit_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>arkanoid/units_digit_0_s2/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C37[0][A]</td>
<td style=" font-weight:bold;">arkanoid/units_digit_0_s2/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>arkanoid/n6635_s4/I1</td>
</tr>
<tr>
<td>1.116</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td style=" background: #97FFFF;">arkanoid/n6635_s4/F</td>
</tr>
<tr>
<td>1.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td style=" font-weight:bold;">arkanoid/units_digit_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>arkanoid/units_digit_0_s2/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37[0][A]</td>
<td>arkanoid/units_digit_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/y_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[1][A]</td>
<td>s480p/y_8_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C27[1][A]</td>
<td style=" font-weight:bold;">s480p/y_8_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C27[1][A]</td>
<td>s480p/n107_s/I1</td>
</tr>
<tr>
<td>1.116</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C27[1][A]</td>
<td style=" background: #97FFFF;">s480p/n107_s/SUM</td>
</tr>
<tr>
<td>1.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[1][A]</td>
<td style=" font-weight:bold;">s480p/y_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[1][A]</td>
<td>s480p/y_8_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C27[1][A]</td>
<td>s480p/y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/y_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/y_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>s480p/y_12_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C28[0][A]</td>
<td style=" font-weight:bold;">s480p/y_12_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td>s480p/n103_s/I1</td>
</tr>
<tr>
<td>1.116</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">s480p/n103_s/SUM</td>
</tr>
<tr>
<td>1.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" font-weight:bold;">s480p/y_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>s480p/y_12_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>s480p/y_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/y_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/y_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>s480p/y_14_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">s480p/y_14_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C28[1][A]</td>
<td>s480p/n101_s/I1</td>
</tr>
<tr>
<td>1.116</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">s480p/n101_s/SUM</td>
</tr>
<tr>
<td>1.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">s480p/y_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>s480p/y_14_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>s480p/y_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td>s480p/x_2_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C26[1][A]</td>
<td style=" font-weight:bold;">s480p/x_2_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C26[1][A]</td>
<td>s480p/n178_s/I1</td>
</tr>
<tr>
<td>1.116</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td style=" background: #97FFFF;">s480p/n178_s/SUM</td>
</tr>
<tr>
<td>1.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td style=" font-weight:bold;">s480p/x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td>s480p/x_2_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C26[1][A]</td>
<td>s480p/x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>s480p/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C27[1][A]</td>
<td style=" font-weight:bold;">s480p/x_8_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C27[1][A]</td>
<td>s480p/n172_s/I1</td>
</tr>
<tr>
<td>1.116</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td style=" background: #97FFFF;">s480p/n172_s/SUM</td>
</tr>
<tr>
<td>1.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td style=" font-weight:bold;">s480p/x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>s480p/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C27[1][A]</td>
<td>s480p/x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/x_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/x_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td>s480p/x_14_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C28[1][A]</td>
<td style=" font-weight:bold;">s480p/x_14_s0/Q</td>
</tr>
<tr>
<td>0.916</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C28[1][A]</td>
<td>s480p/n166_s/I1</td>
</tr>
<tr>
<td>1.116</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td style=" background: #97FFFF;">s480p/n166_s/SUM</td>
</tr>
<tr>
<td>1.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td style=" font-weight:bold;">s480p/x_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td>s480p/x_14_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[1][A]</td>
<td>s480p/x_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R40C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_4_s0/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_4_s2/I1</td>
</tr>
<tr>
<td>2.025</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_4_s2/F</td>
</tr>
<tr>
<td>2.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.157%; route: 0.002, 0.560%; tC2Q: 0.174, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>s480p/y_2_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R36C26[1][A]</td>
<td style=" font-weight:bold;">s480p/y_2_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>s480p/n113_s/I1</td>
</tr>
<tr>
<td>1.117</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">s480p/n113_s/SUM</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" font-weight:bold;">s480p/y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>s480p/y_2_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>s480p/y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>s480p/y_6_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C27[0][A]</td>
<td style=" font-weight:bold;">s480p/y_6_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C27[0][A]</td>
<td>s480p/n109_s/I1</td>
</tr>
<tr>
<td>1.117</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">s480p/n109_s/SUM</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" font-weight:bold;">s480p/y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>s480p/y_6_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>s480p/y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>s480p/x_6_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R41C27[0][A]</td>
<td style=" font-weight:bold;">s480p/x_6_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C27[0][A]</td>
<td>s480p/n174_s/I1</td>
</tr>
<tr>
<td>1.117</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" background: #97FFFF;">s480p/n174_s/SUM</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" font-weight:bold;">s480p/x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>s480p/x_6_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>s480p/x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/x_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/x_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>s480p/x_12_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C28[0][A]</td>
<td style=" font-weight:bold;">s480p/x_12_s0/Q</td>
</tr>
<tr>
<td>0.917</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C28[0][A]</td>
<td>s480p/n168_s/I1</td>
</tr>
<tr>
<td>1.117</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" background: #97FFFF;">s480p/n168_s/SUM</td>
</tr>
<tr>
<td>1.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" font-weight:bold;">s480p/x_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>s480p/x_12_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>s480p/x_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R40C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/bit_count_0_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/n448_s2/I0</td>
</tr>
<tr>
<td>2.026</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n448_s2/F</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/bit_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/bit_count_2_s1/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n446_s2/I3</td>
</tr>
<tr>
<td>2.026</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n446_s2/F</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/bit_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C21[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/bit_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R38C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_6_s0/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_6_s2/I2</td>
</tr>
<tr>
<td>2.026</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_6_s2/F</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_15_s0/Q</td>
</tr>
<tr>
<td>1.827</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_15_s2/I2</td>
</tr>
<tr>
<td>2.026</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_15_s2/F</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 53.008%; route: 0.003, 0.838%; tC2Q: 0.174, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R38C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_0_s0/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_0_s4/I0</td>
</tr>
<tr>
<td>2.028</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_0_s4/F</td>
</tr>
<tr>
<td>2.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 52.861%; route: 0.004, 1.114%; tC2Q: 0.174, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.823</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_2_s0/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_2_s2/I3</td>
</tr>
<tr>
<td>2.028</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_2_s2/F</td>
</tr>
<tr>
<td>2.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 52.861%; route: 0.004, 1.114%; tC2Q: 0.174, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>s480p/x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>s480p/x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C26[0][A]</td>
<td>s480p/x_0_s0/CLK</td>
</tr>
<tr>
<td>0.914</td>
<td>0.174</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C26[0][A]</td>
<td style=" font-weight:bold;">s480p/x_0_s0/Q</td>
</tr>
<tr>
<td>0.918</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C26[0][A]</td>
<td>s480p/n180_s2/I0</td>
</tr>
<tr>
<td>1.118</td>
<td>0.200</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C26[0][A]</td>
<td style=" background: #97FFFF;">s480p/n180_s2/F</td>
</tr>
<tr>
<td>1.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C26[0][A]</td>
<td style=" font-weight:bold;">s480p/x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C26[0][A]</td>
<td>s480p/x_0_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C26[0][A]</td>
<td>s480p/x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.200, 52.861%; route: 0.004, 1.114%; tC2Q: 0.174, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>151.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>140.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>140.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>141.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>141.841</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>151.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>151.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>151.783</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 80.483%; tC2Q: 0.200, 19.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>151.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>140.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>140.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>141.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>141.151</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>151.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>151.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>151.783</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.268%; tC2Q: 0.200, 59.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>151.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>140.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>140.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>141.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>141.151</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>150.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>150.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>151.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>151.848</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>151.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>151.783</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.268%; tC2Q: 0.200, 59.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 63.531%; route: 0.674, 36.469%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.064</td>
<td>1.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C21[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 83.969%; tC2Q: 0.200, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.064</td>
<td>1.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C21[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 83.969%; tC2Q: 0.200, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.064</td>
<td>1.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 83.969%; tC2Q: 0.200, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.057</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 83.881%; tC2Q: 0.200, 16.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.057</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 83.881%; tC2Q: 0.200, 16.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.057</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 83.881%; tC2Q: 0.200, 16.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.855</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 80.738%; tC2Q: 0.200, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.848</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 80.611%; tC2Q: 0.200, 19.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.848</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 80.611%; tC2Q: 0.200, 19.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.848</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 80.611%; tC2Q: 0.200, 19.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.848</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 80.611%; tC2Q: 0.200, 19.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.841</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 80.483%; tC2Q: 0.200, 19.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>21.017</td>
<td>0.200</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.841</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.797</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLK</td>
</tr>
<tr>
<td>40.767</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 72.407%; route: 0.225, 27.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 80.483%; tC2Q: 0.200, 19.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 73.672%; route: 0.210, 26.328%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>100.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>100.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>101.035</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>101.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>101.684</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>101.694</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C24[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.111, 38.865%; tC2Q: 0.174, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>100.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>100.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>101.035</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>101.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>101.684</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>101.694</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C24[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.111, 38.865%; tC2Q: 0.174, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>100.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>100.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>101.460</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>101.649</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>101.684</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>101.694</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 75.451%; tC2Q: 0.174, 24.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 70.449%; route: 0.487, 29.551%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.460</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 75.451%; tC2Q: 0.174, 24.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.460</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_10_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 75.451%; tC2Q: 0.174, 24.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_12_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.460</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_12_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_12_s6/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_12_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 75.451%; tC2Q: 0.174, 24.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.464</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C20[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 75.598%; tC2Q: 0.174, 24.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.464</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 75.598%; tC2Q: 0.174, 24.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.464</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 75.598%; tC2Q: 0.174, 24.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.464</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C20[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 75.598%; tC2Q: 0.174, 24.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C19[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.744%; tC2Q: 0.174, 24.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.569</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C22[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 78.732%; tC2Q: 0.174, 21.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.569</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C22[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 78.732%; tC2Q: 0.174, 21.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.569</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 78.732%; tC2Q: 0.174, 21.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.573</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C21[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 78.843%; tC2Q: 0.174, 21.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.750</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>20.924</td>
<td>0.174</td>
<td>tC2Q</td>
<td>FR</td>
<td>26</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.573</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>290</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>0.749</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C21[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 77.654%; route: 0.168, 22.346%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 78.843%; tC2Q: 0.174, 21.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 78.528%; route: 0.159, 21.472%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>s480p/y_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>s480p/y_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>s480p/y_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arkanoid/square_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>arkanoid/square_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>arkanoid/square_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arkanoid/units_digit_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.817</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>arkanoid/units_digit_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.740</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>arkanoid/units_digit_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>290</td>
<td>clk_d</td>
<td>9.563</td>
<td>0.225</td>
</tr>
<tr>
<td>181</td>
<td>control0[0]</td>
<td>7.497</td>
<td>0.786</td>
</tr>
<tr>
<td>48</td>
<td>sy[1]</td>
<td>32.868</td>
<td>1.510</td>
</tr>
<tr>
<td>46</td>
<td>n45_3</td>
<td>47.429</td>
<td>0.958</td>
</tr>
<tr>
<td>44</td>
<td>din_d[0]</td>
<td>33.878</td>
<td>0.459</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>38.429</td>
<td>0.850</td>
</tr>
<tr>
<td>39</td>
<td>frame</td>
<td>36.664</td>
<td>2.063</td>
</tr>
<tr>
<td>38</td>
<td>din_d[0]</td>
<td>33.993</td>
<td>0.418</td>
</tr>
<tr>
<td>37</td>
<td>score_counter[1]</td>
<td>32.177</td>
<td>0.840</td>
</tr>
<tr>
<td>37</td>
<td>din_d[0]</td>
<td>33.223</td>
<td>0.406</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R36C27</td>
<td>83.33%</td>
</tr>
<tr>
<td>R43C21</td>
<td>83.33%</td>
</tr>
<tr>
<td>R42C35</td>
<td>81.94%</td>
</tr>
<tr>
<td>R41C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R41C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R39C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R41C21</td>
<td>80.56%</td>
</tr>
<tr>
<td>R40C24</td>
<td>79.17%</td>
</tr>
<tr>
<td>R40C25</td>
<td>79.17%</td>
</tr>
<tr>
<td>R42C20</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
