	Type	op(dec)	func(dec)	reg_dst	jump	branch	branchne	mem_read	mem_to_reg	mem_write	ALU_OP(dec)	ALU_src	reg_write
add	R	0	32	1	0	0	0	0	0	0	2	0	1
addu	R	0	33	1	0	0	0	0	0	0	2	0	1
and	R	0	36	1	0	0	0	0	0	0	2	0	1
jr	R	0	8	0	1	0	0	0	0	0	3	0	0
nor	R	0	39	1	0	0	0	0	0	0	2	0	1
or	R	0	37	1	0	0	0	0	0	0	2	0	1
slt	R	0	42	1	0	0	0	0	0	0	2	0	1
sltu	R	0	43	1	0	0	0	0	0	0	2	0	1
sll	R	0	0	1	0	0	0	0	0	0	2	1	1
srl	R	0	2	1	0	0	0	0	0	0	2	1	1
sub	R	0	34	1	0	0	0	0	0	0	2	0	1
subu	R	0	35	1	0	0	0	0	0	0	2	0	1
j	J	2	-1	0	1	0	0	0	0	0	-1	0	0
jal	J	3	-1	0	1	0	0	0	0	0	 -1	0	1
addi	I	8	-1	0	0	0	0	0	0	0	3	1	1
addiu	I	9	-1	0	0	0	0	0	0	0	3	1	1
andi	I	12	-1	0	0	0	0	0	0	0	3	1	1
beq	I	4	-1	0	0	1	0	0	0	0	1	0	0
bne	I	5	-1	0	0	0	1	0	0	0	1	0	0
lbu	I	36	-1	0	0	0	0	1	1	0	0	1	1
lhu	I	37	-1	0	0	0	0	1	1	0	0	1	1
ll	I	48	-1	0	0	0	0	1	1	0	0	1	1
lui	I	15	-1	0	0	0	0	0	0	0	0	1	1
lw	I	35	-1	0	0	0	0	1	1	0	0	1	1
ori	I	13	-1	0	0	0	0	0	0	0	3	1	1
slti	I	10	-1	0	0	0	0	0	0	0	3	1	1
sltiu	I	11	-1	0	0	0	0	0	0	0	3	1	1
sb	I	40	-1	0	0	0	0	0	0	1	0	1	0
sc	I	56	-1	0	0	0	0	0	0	1	0	1	0
sh	I	41	-1	0	0	0	0	0	0	1	0	1	0
sw	I	43	-1	0	0	0	0	0	0	1	0	1	0