{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646330712811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646330712811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 19:05:12 2022 " "Processing started: Thu Mar 03 19:05:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646330712811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330712811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330712811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646330713344 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1646330713344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_stdlogicdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_stdlogicdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_stdLogicDelay-behave " "Found design unit 1: NNFPGA_stdLogicDelay-behave" {  } { { "../Code/Design/NNFPGA_stdLogicDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_stdLogicDelay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721273 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_stdLogicDelay " "Found entity 1: NNFPGA_stdLogicDelay" {  } { { "../Code/Design/NNFPGA_stdLogicDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_stdLogicDelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_imageclassificationcombiner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_imageclassificationcombiner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_imageClassificationCombiner-behave " "Found design unit 1: NNFPGA_imageClassificationCombiner-behave" {  } { { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721274 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_imageClassificationCombiner " "Found entity 1: NNFPGA_imageClassificationCombiner" {  } { { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_treeadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_treeadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_treeAdder-behave " "Found design unit 1: NNFPGA_treeAdder-behave" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721276 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_treeAdder " "Found entity 1: NNFPGA_treeAdder" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_tanh-lut " "Found design unit 1: NNFPGA_tanh-lut" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_tanh.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721278 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_tanh " "Found entity 1: NNFPGA_tanh" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_tanh.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sync-behave " "Found design unit 1: NNFPGA_sync-behave" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721279 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sync " "Found entity 1: NNFPGA_sync" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_statics " "Found design unit 1: NNFPGA_statics" {  } { { "../Code/Design/NNFPGA_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_statics.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_staticmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_staticmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_staticMultiplier-behave " "Found design unit 1: NNFPGA_staticMultiplier-behave" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721282 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_staticMultiplier " "Found entity 1: NNFPGA_staticMultiplier" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_sparseMatrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721283 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput " "Found entity 1: NNFPGA_sparseMatrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sigmoid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_sigmoid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sigmoid-lut " "Found design unit 1: NNFPGA_sigmoid-lut" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721284 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sigmoid " "Found entity 1: NNFPGA_sigmoid" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_rgb2grey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_rgb2grey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_rgb2grey-behave " "Found design unit 1: NNFPGA_rgb2grey-behave" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721286 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_rgb2grey " "Found entity 1: NNFPGA_rgb2grey" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_relu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_relu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_relu-behave " "Found design unit 1: NNFPGA_relu-behave" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_relu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721287 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_relu " "Found entity 1: NNFPGA_relu" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_relu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_pkg " "Found design unit 1: NNFPGA_pkg" {  } { { "../Code/Design/NNFPGA_pkg.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_noactivation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_noactivation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_noActivation-behave " "Found design unit 1: NNFPGA_noActivation-behave" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_noActivation.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721289 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_noActivation " "Found entity 1: NNFPGA_noActivation" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_noActivation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuron-behave " "Found design unit 1: NNFPGA_neuron-behave" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721291 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuron " "Found entity 1: NNFPGA_neuron" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuralnetwork.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_neuralnetwork.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuralNetwork-behave " "Found design unit 1: NNFPGA_neuralNetwork-behave" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721293 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuralNetwork " "Found entity 1: NNFPGA_neuralNetwork" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_networkimporter.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_networkimporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_networkImporter " "Found design unit 1: NNFPGA_networkImporter" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721294 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NNFPGA_networkImporter-body " "Found design unit 2: NNFPGA_networkImporter-body" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_maxposition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_maxposition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_maxPosition-behave " "Found design unit 1: NNFPGA_maxPosition-behave" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721296 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_maxPosition " "Found entity 1: NNFPGA_maxPosition" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_matrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721299 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelayMultipleInput " "Found entity 1: NNFPGA_matrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_matrixdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelay-behave " "Found design unit 1: NNFPGA_matrixDelay-behave" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721301 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelay " "Found entity 1: NNFPGA_matrixDelay" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_linemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_linemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_linemem-behave " "Found design unit 1: NNFPGA_linemem-behave" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_linemem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721302 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_linemem " "Found entity 1: NNFPGA_linemem" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_linemem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_layer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_layer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_layer-behave " "Found design unit 1: NNFPGA_layer-behave" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721303 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_layer " "Found entity 1: NNFPGA_layer" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_encoding2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnfpga_encoding2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_Encoding2RGB-behave " "Found design unit 1: NNFPGA_Encoding2RGB-behave" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721304 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_Encoding2RGB " "Found entity 1: NNFPGA_Encoding2RGB" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_secondModel_statics " "Found design unit 1: NNFFPGA_Network_secondModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_secondModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFFPGA_Network_secondModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network-1/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_firstModel_statics " "Found design unit 1: NNFFPGA_Network_firstModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_firstModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFFPGA_Network_firstModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nnfpga_cl10lp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nnfpga_cl10lp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_CL10LP-behave " "Found design unit 1: NNFPGA_CL10LP-behave" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721313 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_CL10LP " "Found entity 1: NNFPGA_CL10LP" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330721313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330721313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NNFPGA_CL10LP " "Elaborating entity \"NNFPGA_CL10LP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646330721748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable NNFPGA_CL10LP.vhd(46) " "Verilog HDL or VHDL warning at NNFPGA_CL10LP.vhd(46): object \"enable\" assigned a value but never read" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646330721750 "|NNFPGA_CL10LP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_rgb2grey NNFPGA_rgb2grey:rgb2grey " "Elaborating entity \"NNFPGA_rgb2grey\" for hierarchy \"NNFPGA_rgb2grey:rgb2grey\"" {  } { { "NNFPGA_CL10LP.vhd" "rgb2grey" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_matrixDelay NNFPGA_matrixDelay:inputDelay " "Elaborating entity \"NNFPGA_matrixDelay\" for hierarchy \"NNFPGA_matrixDelay:inputDelay\"" {  } { { "NNFPGA_CL10LP.vhd" "inputDelay" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\"" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "\\Memory:7:LineMem" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuralNetwork NNFPGA_neuralNetwork:firstNetwork " "Elaborating entity \"NNFPGA_neuralNetwork\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "firstNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:0:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:11:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:12:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:14:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:15:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:19:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:21:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:22:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:23:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:27:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:28:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:29:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:33:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:33:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:33:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:36:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:40:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:45:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:47:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_relu NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_relu:\\activationFunctionRelu:relu " "Elaborating entity \"NNFPGA_relu\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_relu:\\activationFunctionRelu:relu\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionRelu:relu" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:15:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:17:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:20:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:20:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:20:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330721995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:29:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:10:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:13:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:16:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:17:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:30:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:38:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:13:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:14:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:46:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:25:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:27:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:27:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:31:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:44:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:44:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:44:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:19:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:22:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:39:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:6:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:7:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:24:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:8:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:32:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:9:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:1:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_tanh NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act " "Elaborating entity \"NNFPGA_tanh\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionTanH:tanh_act" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722553 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646330722553 "|NNFPGA_CL10LP|NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_tanh:\activationFunctionTanH:tanh_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:8:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:1:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:3:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:7:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:6:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:5:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:6:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:9:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_stdLogicDelay NNFPGA_stdLogicDelay:enableDelayInterNetwork " "Elaborating entity \"NNFPGA_stdLogicDelay\" for hierarchy \"NNFPGA_stdLogicDelay:enableDelayInterNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "enableDelayInterNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_sparseMatrixDelayMultipleInput NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1 " "Elaborating entity \"NNFPGA_sparseMatrixDelayMultipleInput\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\"" {  } { { "NNFPGA_CL10LP.vhd" "interNetworkDelay_1" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NNFPGA_matrixDelayMultipleInput NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst A:behave " "Elaborating entity \"NNFPGA_matrixDelayMultipleInput\" using architecture \"A:behave\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\"" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "NNFPGA_matrixDelayMultipleInput_inst" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\"" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "\\Memory:15:LineMem" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuralNetwork NNFPGA_neuralNetwork:secondNetwork " "Elaborating entity \"NNFPGA_neuralNetwork\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\"" {  } { { "NNFPGA_CL10LP.vhd" "secondNetwork" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:0:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330722974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_layer NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX " "Elaborating entity \"NNFPGA_layer\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\"" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "\\layers:1:layerX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:0:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:4:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_treeAdder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder " "Elaborating entity \"NNFPGA_treeAdder\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_treeAdder:treeAdder\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "treeAdder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_tanh NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act " "Elaborating entity \"NNFPGA_tanh\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_tanh:\\activationFunctionTanH:tanh_act\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\activationFunctionTanH:tanh_act" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723199 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646330723200 "|NNFPGA_CL10LP|NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:1:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_tanh:\activationFunctionTanH:tanh_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:1:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:0:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:2:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:3:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:4:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_neuron NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX " "Elaborating entity \"NNFPGA_neuron\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\"" {  } { { "../Code/Design/NNFPGA_layer.vhd" "\\neurons:5:neuronX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_layer.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "\\multipicators:2:multiplicatorX" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_staticMultiplier NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator " "Elaborating entity \"NNFPGA_staticMultiplier\" for hierarchy \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:biasMultiplicator\"" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "biasMultiplicator" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_neuron.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_maxPosition NNFPGA_maxPosition:maxPos " "Elaborating entity \"NNFPGA_maxPosition\" for hierarchy \"NNFPGA_maxPosition:maxPos\"" {  } { { "NNFPGA_CL10LP.vhd" "maxPos" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723255 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "postitionStorageArray " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"postitionStorageArray\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1646330723256 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataStorageArray " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataStorageArray\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1646330723256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_Encoding2RGB NNFPGA_Encoding2RGB:encoder " "Elaborating entity \"NNFPGA_Encoding2RGB\" for hierarchy \"NNFPGA_Encoding2RGB:encoder\"" {  } { { "NNFPGA_CL10LP.vhd" "encoder" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_imageClassificationCombiner NNFPGA_imageClassificationCombiner:imageCombiner " "Elaborating entity \"NNFPGA_imageClassificationCombiner\" for hierarchy \"NNFPGA_imageClassificationCombiner:imageCombiner\"" {  } { { "NNFPGA_CL10LP.vhd" "imageCombiner" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_linemem NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay " "Elaborating entity \"NNFPGA_linemem\" for hierarchy \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\"" {  } { { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "imageDataDelay" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NNFPGA_sync NNFPGA_sync:control " "Elaborating entity \"NNFPGA_sync\" for hierarchy \"NNFPGA_sync:control\"" {  } { { "NNFPGA_CL10LP.vhd" "control" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330723386 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "28 " "Inferred 28 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16544 " "Parameter NUMWORDS_A set to 16544" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16544 " "Parameter NUMWORDS_B set to 16544" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:10:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:10:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:11:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:11:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:12:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:12:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:4:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:5:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:3:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:2:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:13:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:13:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:6:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:14:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:14:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:7:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:15:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:8:LineMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:8:LineMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1278 " "Parameter NUMWORDS_A set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1278 " "Parameter NUMWORDS_B set to 1278" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter INIT_FILE set to db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sync:control\|vs_delay_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sync:control\|vs_delay_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 33056 " "Parameter TAP_DISTANCE set to 33056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sync:control\|de_delay_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sync:control\|de_delay_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23128 " "Parameter TAP_DISTANCE set to 23128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sync:control\|de_delay_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sync:control\|de_delay_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9926 " "Parameter TAP_DISTANCE set to 9926" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 139 " "Parameter WIDTH set to 139" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|dataStorrage_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 56 " "Parameter WIDTH set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835596 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646330835596 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "145 " "Inferred 145 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:18:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:15:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:11:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:29:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:30:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:47:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:40:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:36:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:17:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:21:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:12:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:37:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:39:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:16:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:7:neuronX\|NNFPGA_staticMultiplier:\\multipicators:14:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:19:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:28:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "Mult0" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330835612 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646330835612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330835715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16544 " "Parameter \"NUMWORDS_A\" = \"16544\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16544 " "Parameter \"NUMWORDS_B\" = \"16544\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330835715 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330835715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1n1 " "Found entity 1: altsyncram_v1n1" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330835764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330835764 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16224 32768 0 1 1 " "16224 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16544 32767 " "Addresses ranging from 16544 to 32767 are not initialized" {  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1646330835847 ""}  } { { "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1646330835847 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "16544 32768 C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif " "Memory depth (16544) in the design file differs from memory depth (32768) in the Memory Initialization File \"C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_a337026f.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1646330835848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_esa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_esa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_esa " "Found entity 1: decode_esa" {  } { { "db/decode_esa.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/decode_esa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cob " "Found entity 1: mux_cob" {  } { { "db/mux_cob.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_cob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330836110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|NNFPGA_linemem:\\Memory:9:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_10e4144a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836110 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330836110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrp1 " "Found entity 1: altsyncram_hrp1" {  } { { "db/altsyncram_hrp1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_hrp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330836208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:7:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836208 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330836208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnp1 " "Found entity 1: altsyncram_gnp1" {  } { { "db/altsyncram_gnp1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_gnp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330836255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"NNFPGA_matrixDelay:inputDelay\|NNFPGA_linemem:\\Memory:6:LineMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NNFPGA_CL10LP.ram0_NNFPGA_linemem_356d8753.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836255 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330836255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330836397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0 " "Instantiated megafunction \"NNFPGA_sync:control\|altshift_taps:vs_delay_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 33056 " "Parameter \"TAP_DISTANCE\" = \"33056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836397 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330836397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uam " "Found entity 1: shift_taps_uam" {  } { { "db/shift_taps_uam.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_uam.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jq81 " "Found entity 1: altsyncram_jq81" {  } { { "db/altsyncram_jq81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_jq81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hsa " "Found entity 1: decode_hsa" {  } { { "db/decode_hsa.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/decode_hsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rmb " "Found entity 1: mux_rmb" {  } { { "db/mux_rmb.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_rmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_01g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_01g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_01g " "Found entity 1: cntr_01g" {  } { { "db/cntr_01g.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_01g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6ic " "Found entity 1: cmpr_6ic" {  } { { "db/cmpr_6ic.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_6ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330836697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0 " "Instantiated megafunction \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23128 " "Parameter \"TAP_DISTANCE\" = \"23128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836697 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330836697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sam " "Found entity 1: shift_taps_sam" {  } { { "db/shift_taps_sam.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_sam.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dq81 " "Found entity 1: altsyncram_dq81" {  } { { "db/altsyncram_dq81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_dq81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nmb " "Found entity 1: mux_nmb" {  } { { "db/mux_nmb.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_nmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u0g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u0g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u0g " "Found entity 1: cntr_u0g" {  } { { "db/cntr_u0g.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_u0g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5ic " "Found entity 1: cmpr_5ic" {  } { { "db/cmpr_5ic.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_5ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1 " "Elaborated megafunction instantiation \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330836958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1 " "Instantiated megafunction \"NNFPGA_sync:control\|altshift_taps:de_delay_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9926 " "Parameter \"TAP_DISTANCE\" = \"9926\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330836958 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330836958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m9m " "Found entity 1: shift_taps_m9m" {  } { { "db/shift_taps_m9m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_m9m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330836995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330836995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn81 " "Found entity 1: altsyncram_vn81" {  } { { "db/altsyncram_vn81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_vn81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/decode_csa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lmb " "Found entity 1: mux_lmb" {  } { { "db/mux_lmb.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/mux_lmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nvf " "Found entity 1: cntr_nvf" {  } { { "db/cntr_nvf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_nvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4ic " "Found entity 1: cmpr_4ic" {  } { { "db/cmpr_4ic.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_4ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330837267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 139 " "Parameter \"WIDTH\" = \"139\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837267 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330837267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_08m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_08m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_08m " "Found entity 1: shift_taps_08m" {  } { { "db/shift_taps_08m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_08m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_lh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2pf " "Found entity 1: cntr_2pf" {  } { { "db/cntr_2pf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_2pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_igc " "Found entity 1: cmpr_igc" {  } { { "db/cmpr_igc.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_igc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330837528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837528 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330837528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_66m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_66m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_66m " "Found entity 1: shift_taps_66m" {  } { { "db/shift_taps_66m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_66m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_rd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330837678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837678 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330837678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_56m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_56m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_56m " "Found entity 1: shift_taps_56m" {  } { { "db/shift_taps_56m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_56m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd81 " "Found entity 1: altsyncram_nd81" {  } { { "db/altsyncram_nd81.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_nd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pf " "Found entity 1: cntr_0pf" {  } { { "db/cntr_0pf.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_0pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3 " "Elaborated megafunction instantiation \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330837864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3 " "Instantiated megafunction \"NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1\|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst\|altshift_taps:dataStorrage_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 56 " "Parameter \"WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330837864 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330837864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/shift_taps_96m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l31 " "Found entity 1: altsyncram_4l31" {  } { { "db/altsyncram_4l31.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_4l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330837988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330837988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330838027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330838027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330838066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330838066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838092 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838092 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838136 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5kh " "Found entity 1: add_sub_5kh" {  } { { "db/add_sub_5kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_5kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330838197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330838197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838216 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3kh " "Found entity 1: add_sub_3kh" {  } { { "db/add_sub_3kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_3kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330838263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330838263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838272 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838284 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838297 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4kh " "Found entity 1: add_sub_4kh" {  } { { "db/add_sub_4kh.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_4kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330838344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330838344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:8:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838352 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838365 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838378 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838391 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838404 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838418 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838432 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838446 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838460 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838487 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838501 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838514 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838527 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838552 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838565 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838579 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838593 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838607 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838621 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838635 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838650 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:1:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838663 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838677 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838705 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:5:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838719 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838761 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838776 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838790 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rih " "Found entity 1: add_sub_rih" {  } { { "db/add_sub_rih.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/add_sub_rih.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646330838836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330838836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:6:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838880 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:7:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838894 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:6:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838909 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838937 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:4:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838950 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838964 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:2:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838979 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330838992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330838992 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330838992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839020 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839036 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:0:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839053 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:1:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:3:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839091 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839129 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:45:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:31:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839147 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839162 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:23:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839176 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:38:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839239 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:8:neuronX\|NNFPGA_staticMultiplier:\\multipicators:32:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839254 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:22:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839269 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:9:neuronX\|NNFPGA_staticMultiplier:\\multipicators:41:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839333 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:5:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839346 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839408 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:46:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:13:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839510 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:10:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839526 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:2:neuronX\|NNFPGA_staticMultiplier:\\multipicators:9:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839541 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:3:neuronX\|NNFPGA_staticMultiplier:\\multipicators:42:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839678 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:1:neuronX\|NNFPGA_staticMultiplier:\\multipicators:24:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839755 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:25:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839950 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330839965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:26:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330839965 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330839965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330840031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:firstNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:4:neuronX\|NNFPGA_staticMultiplier:\\multipicators:43:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840031 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330840031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330840219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840219 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330840219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330840222 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:53:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330840224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0\"" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330840234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0 " "Instantiated megafunction \"NNFPGA_neuralNetwork:secondNetwork\|NNFPGA_layer:\\layers:0:layerX\|NNFPGA_neuron:\\neurons:0:neuronX\|NNFPGA_staticMultiplier:\\multipicators:52:multiplicatorX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646330840234 ""}  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646330840234 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a0 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a8 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a16 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a24 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a32 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 1005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a40 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 1245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a48 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 1485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a56 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a64 " "Synthesized away node \"NNFPGA_imageClassificationCombiner:imageCombiner\|NNFPGA_linemem:imageDataDelay\|altsyncram:ram_rtl_0\|altsyncram_v1n1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/db/altsyncram_v1n1.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../Code/Design/NNFPGA_imageClassificationCombiner.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Code/Design/NNFPGA_imageClassificationCombiner.vhd" 62 0 0 } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 179 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330841284 "|NNFPGA_CL10LP|NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a64"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1646330841284 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1646330841284 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646330851093 "|NNFPGA_CL10LP|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646330851093 "|NNFPGA_CL10LP|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646330851093 "|NNFPGA_CL10LP|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646330851093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646330851792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646330860509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646330863231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646330863231 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[0\] " "No output dependent on input pin \"enable_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330865520 "|NNFPGA_CL10LP|enable_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[1\] " "No output dependent on input pin \"enable_in\[1\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330865520 "|NNFPGA_CL10LP|enable_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_in\[2\] " "No output dependent on input pin \"enable_in\[2\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330865520 "|NNFPGA_CL10LP|enable_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "g_in\[0\] " "No output dependent on input pin \"g_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330865520 "|NNFPGA_CL10LP|g_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[0\] " "No output dependent on input pin \"b_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330865520 "|NNFPGA_CL10LP|b_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[0\] " "No output dependent on input pin \"r_in\[0\]\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network-1/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646330865520 "|NNFPGA_CL10LP|r_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646330865520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23121 " "Implemented 23121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646330865520 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646330865520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21770 " "Implemented 21770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646330865520 ""} { "Info" "ICUT_CUT_TM_RAMS" "1288 " "Implemented 1288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646330865520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646330865520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646330865736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 19:07:45 2022 " "Processing ended: Thu Mar 03 19:07:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646330865736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646330865736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646330865736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646330865736 ""}
