#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 15 10:02:08 2024
# Process ID: 6980
# Current directory: C:/FHNW/prj2/fhnw_zt/4_vivado/zt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20544 C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.xpr
# Log file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/vivado.log
# Journal file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt\vivado.jou
# Running On: DESKTOP-EOOIIGE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
delete_bd_objs [get_bd_intf_nets lf_sampler_axi_maste_0_Axi]
delete_bd_objs [get_bd_cells smartconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 DMA/axi_interconnect_0
endgroup
set_property location {1 143 -51} [get_bd_cells DMA/axi_interconnect_0]
connect_bd_net [get_bd_pins DMA/axi_resetn_0] [get_bd_pins DMA/axi_interconnect_0/ARESETN]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells DMA/axi_interconnect_0]
endgroup
delete_bd_objs [get_bd_intf_nets DMA/Conn2]
undo
undo
undo
connect_bd_intf_net [get_bd_intf_pins lf_sampler_axi_maste_0/Axi] -boundary_type upper [get_bd_intf_pins DMA/S_AXIS_S2MM_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins DMA/axi_interconnect_0/ACLK]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins DMA/axi_interconnect_0/M00_AXI] [get_bd_intf_pins DMA/axi_dma_0/S_AXI_LITE]
startgroup
set_property -dict [list \
  CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
  CONFIG.NUM_MI {1} \
] [get_bd_cells DMA/axi_interconnect_0]
endgroup
connect_bd_net [get_bd_pins DMA/s_axi_lite_aclk_0] [get_bd_pins DMA/axi_interconnect_0/S00_ACLK]
set_property location {38 -7} [get_bd_pins DMA/s_axi_lite_aclk_0]
undo
set_property location {-4 46} [get_bd_pins DMA/s_axi_lite_aclk_0]
undo
connect_bd_net [get_bd_pins DMA/s_axi_lite_aclk_0] [get_bd_pins DMA/axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins DMA/axi_resetn_0] [get_bd_pins DMA/axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins DMA/axi_resetn_0] [get_bd_pins DMA/axi_interconnect_0/M00_ARESETN]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins DMA/axi_interconnect_0/S00_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets S00_AXI_0_1] [get_bd_intf_ports S00_AXI_0]
delete_bd_objs [get_bd_intf_nets lf_sampler_axi_maste_0_Axi]
connect_bd_intf_net [get_bd_intf_pins lf_sampler_axi_maste_0/Axi] -boundary_type upper [get_bd_intf_pins DMA/S_AXIS_S2MM_0]
delete_bd_objs [get_bd_intf_nets DMA/Conn3] [get_bd_intf_nets DMA/axi_interconnect_0_M00_AXI] [get_bd_cells DMA/axi_interconnect_0]
delete_bd_objs [get_bd_intf_pins DMA/S00_AXI_0]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
