{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526563822156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526563822156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 21:30:21 2018 " "Processing started: Thu May 17 21:30:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526563822156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526563822156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDC_4CHANNELS_SIM -c DDC_4CHANNELS_SIM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDC_4CHANNELS_SIM -c DDC_4CHANNELS_SIM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526563822156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526563822845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/module_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/module_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODULE_CIC " "Found entity 1: MODULE_CIC" {  } { { "SRC/MODULE_CIC/SRC/MODULE_CIC.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/MODULE_CIC.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/cic_out_scale.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/cic_out_scale.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_OUT_SCALE " "Found entity 1: CIC_OUT_SCALE" {  } { { "SRC/MODULE_CIC/SRC/CIC_OUT_SCALE.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_OUT_SCALE.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/cic_integrated_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/cic_integrated_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_INTEGRATED_SUB " "Found entity 1: CIC_INTEGRATED_SUB" {  } { { "SRC/MODULE_CIC/SRC/CIC_INTEGRATED_Sub.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_INTEGRATED_Sub.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/cic_integrated.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/cic_integrated.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_INTEGRATED " "Found entity 1: CIC_INTEGRATED" {  } { { "SRC/MODULE_CIC/SRC/CIC_INTEGRATED.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_INTEGRATED.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CIC_DECIMATE.v(104) " "Verilog HDL information at CIC_DECIMATE.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "SRC/MODULE_CIC/SRC/CIC_DECIMATE.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_DECIMATE.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526563823096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CIC_DECIMATE.v(134) " "Verilog HDL information at CIC_DECIMATE.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "SRC/MODULE_CIC/SRC/CIC_DECIMATE.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_DECIMATE.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526563823111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/cic_decimate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/cic_decimate.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_DECIMATE " "Found entity 1: CIC_DECIMATE" {  } { { "SRC/MODULE_CIC/SRC/CIC_DECIMATE.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_DECIMATE.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/cic_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/cic_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_CTL " "Found entity 1: CIC_CTL" {  } { { "SRC/MODULE_CIC/SRC/CIC_CTL.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_CTL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/cic_comb_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/cic_comb_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_COMB_SUB " "Found entity 1: CIC_COMB_SUB" {  } { { "SRC/MODULE_CIC/SRC/CIC_COMB_Sub.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_COMB_Sub.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic/src/cic_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic/src/cic_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_COMB " "Found entity 1: CIC_COMB" {  } { { "SRC/MODULE_CIC/SRC/CIC_COMB.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_COMB.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic_cicc/module_cic_cicc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic_cicc/module_cic_cicc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODULE_CIC_CICC " "Found entity 1: MODULE_CIC_CICC" {  } { { "SRC/MODULE_CIC_CICC/MODULE_CIC_CICC.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC_CICC/MODULE_CIC_CICC.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_cic_cicc/cic_cicc_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_cic_cicc/cic_cicc_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_CICC_CTL " "Found entity 1: CIC_CICC_CTL" {  } { { "SRC/MODULE_CIC_CICC/CIC_CICC_CTL.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_CIC_CICC/CIC_CICC_CTL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_ddc_1channel/module_ddc_1channel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_ddc_1channel/module_ddc_1channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODULE_DDC_1CHANNEL " "Found entity 1: MODULE_DDC_1CHANNEL" {  } { { "SRC/MODULE_DDC_1CHANNEL/MODULE_DDC_1CHANNEL.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/MODULE_DDC_1CHANNEL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_ddc_1channel/ddc_channel_filters_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_ddc_1channel/ddc_channel_filters_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC_CHANNEL_FILTERS_CTL " "Found entity 1: DDC_CHANNEL_FILTERS_CTL" {  } { { "SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS_CTL.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS_CTL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_ddc_1channel/ddc_channel_filters.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_ddc_1channel/ddc_channel_filters.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC_CHANNEL_FILTERS " "Found entity 1: DDC_CHANNEL_FILTERS" {  } { { "SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_ddc_1channel/ddc_channel_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_ddc_1channel/ddc_channel_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDC_CHANNEL_CTL " "Found entity 1: DDC_CHANNEL_CTL" {  } { { "SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_CTL.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_CTL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526563823143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_ddc_channel_mux_filters/module_ddc_channel_mux_filters.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_ddc_channel_mux_filters/module_ddc_channel_mux_filters.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODULE_DDC_CHANNEL_MUX_FILTERS " "Found entity 1: MODULE_DDC_CHANNEL_MUX_FILTERS" {  } { { "SRC/MODULE_DDC_CHANNEL_MUX_FILTERS/MODULE_DDC_CHANNEL_MUX_FILTERS.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_CHANNEL_MUX_FILTERS/MODULE_DDC_CHANNEL_MUX_FILTERS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526563823158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 