   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "cpu_ctrl_xmc4_conf.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_SetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_SetPriorityGrouping:
  25              	.LFB106:
  26              	 .file 1 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/core_cm4.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.20
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. August 2015
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif (__ARMCC_VERSION >= 6010050)
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x14U)                                      /*!< [15:0]  CMSIS H
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif (__ARMCC_VERSION >= 6010050)
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #else
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #elif (__ARMCC_VERSION >= 6010050)
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #else
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #else
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #else
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   struct
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 423:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 424:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 425:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 426:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 428:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 429:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 430:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 431:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 432:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 433:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 434:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 435:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 436:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 437:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 438:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 439:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 440:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 442:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 443:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 444:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 445:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 446:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 447:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 448:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 449:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 450:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 451:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 452:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 453:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 454:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 455:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 456:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 457:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 458:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 459:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 460:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 461:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 462:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 463:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 464:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 465:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 466:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 467:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 468:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 469:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 470:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 471:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 472:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 473:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 474:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 475:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 476:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 477:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 478:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 479:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 480:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 481:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 482:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 483:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 484:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 485:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 486:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 487:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 488:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 489:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 490:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 491:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 492:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 493:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 494:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 495:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 496:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 497:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 498:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 499:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 500:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 501:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 502:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 503:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 504:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 505:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 506:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 507:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 508:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 509:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 510:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 511:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 512:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 513:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 514:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 515:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 516:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 517:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 518:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 519:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 520:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 521:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 522:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 523:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 524:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 525:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 526:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 527:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 528:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 529:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 530:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 531:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 532:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 533:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 534:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 535:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 536:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 537:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 538:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 539:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 540:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 541:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 542:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 543:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 544:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 545:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 546:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 547:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 548:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 549:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 550:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 551:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 552:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 553:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 554:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 555:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 556:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 557:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 558:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 559:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 560:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 561:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 562:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 563:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 564:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 565:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 566:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 567:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 568:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 569:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 570:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 571:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 572:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 573:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 574:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 575:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 576:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 577:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 578:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 579:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 580:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 581:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 582:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 583:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 584:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 585:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 586:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 587:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 588:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 589:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 590:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 591:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 592:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 593:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 594:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 595:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 596:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 597:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 598:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 599:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 600:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 601:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 602:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 603:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 604:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 605:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 606:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 607:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 608:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 609:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 610:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 611:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 612:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 613:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 614:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 615:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 616:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 617:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 618:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 619:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 620:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 621:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 622:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 623:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 624:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 625:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 626:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 627:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 628:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 629:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 630:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 631:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 632:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 633:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 634:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 635:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 636:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 637:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 638:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 639:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 640:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 641:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 642:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 643:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 644:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 645:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 646:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 647:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 648:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 649:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 650:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 651:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 652:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 653:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 654:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 655:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 656:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 657:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 658:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 659:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 660:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 661:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 662:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 663:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 664:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 665:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 666:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 667:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 668:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 669:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 670:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 671:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 672:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 673:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 674:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 675:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 676:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 677:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 678:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 679:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 680:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 681:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 682:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 683:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 684:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 685:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 686:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 687:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 688:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 689:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 690:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 691:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 692:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 693:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 694:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 695:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 696:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 697:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 698:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 699:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 700:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 701:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 702:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 703:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 704:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 705:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 706:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 707:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 708:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 709:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 710:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 711:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 712:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 713:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 714:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 715:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 716:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 717:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 718:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 719:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 720:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 721:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 722:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 723:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 724:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 725:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 726:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 727:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 728:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 729:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 730:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 731:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 732:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 733:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 734:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 735:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 736:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 737:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 738:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 739:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 740:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 741:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 742:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 743:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 744:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 745:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 746:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 747:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 748:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 749:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 750:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 751:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 752:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 753:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 754:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 755:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 756:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 757:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 758:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 759:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 760:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 761:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 762:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 763:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 764:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 765:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 766:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 767:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 768:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 769:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 770:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 771:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 772:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 773:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 774:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 775:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 776:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 777:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 778:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 779:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 780:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 781:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   {
 782:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 783:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 784:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 785:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 786:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 787:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 788:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 789:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 790:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 791:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 792:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 793:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 794:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 795:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 796:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 797:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 798:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 799:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 800:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 801:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 802:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 803:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 804:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 805:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 806:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 807:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 808:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 809:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 810:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 811:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 812:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 813:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 814:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 815:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 816:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 817:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 818:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 819:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 820:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 821:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 822:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 823:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 824:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 825:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 826:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 827:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 828:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 829:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 830:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 831:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 832:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 833:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 834:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 835:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 836:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 837:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 838:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 839:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 840:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 841:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 842:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 843:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 844:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 845:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 846:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 847:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 848:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 849:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 850:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 851:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 852:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 853:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 854:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 855:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 856:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 857:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 858:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 859:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 860:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 861:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 862:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 863:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 864:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 865:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 866:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 867:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 868:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 869:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 870:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 871:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 872:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 873:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 874:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
 875:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 876:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 877:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 878:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
 879:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 880:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
 881:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 882:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 883:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 884:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 885:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 886:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 887:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 888:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 889:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 890:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 891:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 892:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 893:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 894:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 895:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 896:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 897:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 898:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 899:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 900:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 901:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 902:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 903:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 904:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 905:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 906:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 907:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 908:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 909:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 910:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 911:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 912:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 913:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 914:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 915:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 916:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 917:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 918:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 919:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 920:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 921:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 922:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 923:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 924:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 925:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 926:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 927:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 928:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 929:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 930:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 931:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 932:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 933:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 934:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 935:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 936:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 937:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 938:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 939:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 940:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 941:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 942:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 943:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 944:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 945:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 946:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 947:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 948:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 949:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 950:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 951:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 952:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 953:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 954:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 955:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 956:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 957:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 958:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 959:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 960:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 961:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 962:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 963:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 964:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 965:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 966:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 967:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 968:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 969:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 970:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 971:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 972:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 973:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 974:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 975:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 976:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 977:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 978:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 979:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 980:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 981:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 982:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 983:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 984:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 985:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 986:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 987:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 988:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 989:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 990:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 991:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 992:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 993:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 994:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 995:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 996:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 997:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
 998:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 999:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1000:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1001:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1002:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1003:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1004:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1005:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1006:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1007:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1008:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1009:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1010:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1011:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1012:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1013:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1014:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1015:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1016:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1017:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1018:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
1019:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1020:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1021:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1022:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
1023:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1024:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1025:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1026:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1027:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1028:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1029:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1030:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1031:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1032:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1033:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1034:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1035:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1036:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1037:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1038:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1039:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1040:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1041:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1042:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1043:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1044:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1045:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1046:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1047:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1048:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1049:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1050:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1051:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1052:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1053:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1054:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1055:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1056:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1057:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1058:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1059:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1060:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1061:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1062:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1063:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1064:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1065:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1066:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1067:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1068:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1069:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1070:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1071:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1072:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1073:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1074:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1075:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1076:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1077:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1078:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1079:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1080:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1081:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1082:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1083:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1084:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1085:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1086:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1087:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1088:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1089:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1090:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1091:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1092:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1093:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1094:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1095:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1096:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1097:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1098:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1099:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1100:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1101:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1102:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1103:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1104:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1105:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1106:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1107:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1108:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1109:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1110:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1111:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1112:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1113:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1114:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1115:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1116:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1117:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1118:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1119:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1120:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1121:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1122:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1123:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1124:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1125:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1126:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1127:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1128:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1129:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1130:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1131:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1132:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1133:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1134:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1135:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1136:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1137:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1138:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1139:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1140:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1141:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1142:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1143:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1144:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1145:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1146:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1147:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1148:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1149:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1150:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1151:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1152:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1153:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1154:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1155:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1156:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1157:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1158:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1159:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1160:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1161:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1162:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1163:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1164:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1165:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1166:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1167:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1168:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1169:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1170:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1171:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1172:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1173:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1174:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1175:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1176:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1177:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1178:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1179:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1180:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1181:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1182:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1183:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1184:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1185:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1186:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1187:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1188:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1189:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1190:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1191:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1192:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1193:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1194:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1195:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1196:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1197:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1198:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1199:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1200:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1201:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1202:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1203:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1204:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1205:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1206:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1207:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1208:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1209:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1210:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1211:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1212:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1213:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1214:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1215:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1216:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1217:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1218:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1219:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1220:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1221:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1222:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1223:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1224:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1225:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1226:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1227:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1228:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1229:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1230:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1231:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1232:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1233:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1234:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1235:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1236:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1237:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1238:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1239:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1240:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1241:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1242:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1243:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1244:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1245:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1246:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1247:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1248:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1249:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1250:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1251:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1252:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1253:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1254:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1255:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1256:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1257:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1258:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1259:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1260:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1261:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1262:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1263:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1265:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1266:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1267:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1268:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1269:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1270:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1271:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1272:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1273:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1274:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1275:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1276:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1277:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1278:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1279:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1280:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1281:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1282:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1283:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1284:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1285:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1286:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1287:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1288:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1289:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1290:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1291:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1292:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1293:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1294:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1295:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1296:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1297:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1298:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1299:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1300:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1301:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1302:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1303:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1304:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1305:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1306:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1307:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1308:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1309:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1310:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1311:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1312:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1313:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1314:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1315:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1316:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1317:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1318:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1319:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1320:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1321:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1322:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1323:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1324:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1325:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1326:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1327:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1328:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1329:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1330:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1331:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1332:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1333:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1334:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1335:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1336:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1337:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1338:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1339:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1340:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1341:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1342:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1343:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1344:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1345:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1346:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1347:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1348:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1349:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1350:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1351:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1352:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1353:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1354:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1355:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1356:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1357:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1358:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1359:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1360:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1361:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1362:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1363:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1364:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1365:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1366:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1367:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1368:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1369:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1370:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1371:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1372:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1373:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1374:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1375:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1376:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1377:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
1378:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1379:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1380:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1381:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1382:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1383:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1384:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1385:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1386:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1387:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1388:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1389:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1390:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1391:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1392:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1393:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1394:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1395:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1396:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1397:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1398:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1399:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1400:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1401:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1402:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1403:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1404:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1405:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1406:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1407:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1408:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1409:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1410:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1411:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1412:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1413:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1414:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1415:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1416:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1417:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1418:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1419:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1420:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1421:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1422:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1423:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1424:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1425:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1426:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1427:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1428:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1429:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1430:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1431:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1432:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1433:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1434:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1435:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1436:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1437:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1438:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1439:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1440:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1441:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1442:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1443:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1444:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1445:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1446:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1447:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1448:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1449:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1450:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1451:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1452:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1453:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1454:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1455:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1456:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1457:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1458:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1459:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1460:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1461:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1462:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1463:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1464:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1465:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1466:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1467:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1468:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1469:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1470:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1471:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1472:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_bitfield     Core register bit field macros
1473:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1474:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1475:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1476:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1477:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**
1478:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * Mask and shift a bit field value for use in a register bit range.
1479:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** *
1480:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] field Name of the register bit field.
1481:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] value Value of the bit field.
1482:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \return Masked and shifted value.
1483:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
1484:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1485:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1486:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /**
1487:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * Mask and shift a register value to extract a bit filed value.
1488:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** *
1489:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] field Name of the register bit field.
1490:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \param[in] value Value of register.
1491:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** * \return Masked and shifted bit field value.
1492:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
1493:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1494:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1495:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1496:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1497:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1498:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1499:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1500:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1501:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   @{
1502:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1503:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1504:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1505:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1506:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1507:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1508:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1509:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1510:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1511:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1512:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1513:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1514:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1515:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1516:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1517:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1518:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1519:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1520:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1521:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1522:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1523:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1524:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1525:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1526:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1527:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1528:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1529:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1530:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1531:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** #endif
1532:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1533:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1534:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1535:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1536:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1537:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1538:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1539:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1540:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1541:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1542:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1543:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1544:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1545:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1546:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** */
1547:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1548:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1549:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1550:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1551:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1552:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1553:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1554:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     @{
1555:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1556:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1557:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1558:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1559:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1560:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1561:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1562:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1563:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1564:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1565:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1566:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****  */
1567:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1568:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1568 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 85B0     	 sub sp,sp,#20
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 24
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
1569:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1570:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  43              	 .loc 1 1570 0
  44 0008 7B68     	 ldr r3,[r7,#4]
  45 000a 03F00703 	 and r3,r3,#7
  46 000e FB60     	 str r3,[r7,#12]
1571:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** 
1572:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  47              	 .loc 1 1572 0
  48 0010 0C4B     	 ldr r3,.L2
  49 0012 DB68     	 ldr r3,[r3,#12]
  50 0014 BB60     	 str r3,[r7,#8]
1573:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  51              	 .loc 1 1573 0
  52 0016 BA68     	 ldr r2,[r7,#8]
  53 0018 4FF6FF03 	 movw r3,#63743
  54 001c 1340     	 ands r3,r3,r2
  55 001e BB60     	 str r3,[r7,#8]
1574:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1575:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1576:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  56              	 .loc 1 1576 0
  57 0020 FB68     	 ldr r3,[r7,#12]
  58 0022 1A02     	 lsls r2,r3,#8
1575:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  59              	 .loc 1 1575 0
  60 0024 BB68     	 ldr r3,[r7,#8]
  61 0026 1343     	 orrs r3,r3,r2
1574:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
  62              	 .loc 1 1574 0
  63 0028 43F0BF63 	 orr r3,r3,#100139008
  64 002c 43F40033 	 orr r3,r3,#131072
  65 0030 BB60     	 str r3,[r7,#8]
1577:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
  66              	 .loc 1 1577 0
  67 0032 044A     	 ldr r2,.L2
  68 0034 BB68     	 ldr r3,[r7,#8]
  69 0036 D360     	 str r3,[r2,#12]
1578:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\core_cm4.h **** }
  70              	 .loc 1 1578 0
  71 0038 1437     	 adds r7,r7,#20
  72              	.LCFI3:
  73              	 .cfi_def_cfa_offset 4
  74 003a BD46     	 mov sp,r7
  75              	.LCFI4:
  76              	 .cfi_def_cfa_register 13
  77              	 
  78 003c 5DF8047B 	 ldr r7,[sp],#4
  79              	.LCFI5:
  80              	 .cfi_restore 7
  81              	 .cfi_def_cfa_offset 0
  82 0040 7047     	 bx lr
  83              	.L3:
  84 0042 00BF     	 .align 2
  85              	.L2:
  86 0044 00ED00E0 	 .word -536810240
  87              	 .cfi_endproc
  88              	.LFE106:
  90              	 .global CPU_CTRL_XMC4_0
  91              	 .section .bss.CPU_CTRL_XMC4_0,"aw",%nobits
  92              	 .align 2
  95              	CPU_CTRL_XMC4_0:
  96 0000 00       	 .space 1
  97 0001 000000   	 .section .text.SystemCoreSetup,"ax",%progbits
  98              	 .align 2
  99              	 .global SystemCoreSetup
 100              	 .thumb
 101              	 .thumb_func
 103              	SystemCoreSetup:
 104              	.LFB163:
 105              	 .file 2 "../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c"
   1:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
   2:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * DAVE APP Name : CPU_CTRL_XMC4       APP Version: 4.0.10
   3:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** *
   4:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * NOTE:
   5:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * This file is generated by DAVE. Any manual modification done to this file will be lost when the c
   6:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** ***************************************************************************************************
   7:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
   8:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**
   9:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * @cond
  10:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  11:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  12:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * Copyright (c) 2015, Infineon Technologies AG
  13:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * All rights reserved.
  14:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  15:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * following conditions are met:
  17:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  18:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   disclaimer.
  20:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  21:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  24:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  27:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  35:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  38:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  39:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * Change History
  40:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * --------------
  41:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  42:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * 2015-02-16:
  43:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *     - Initial version<br>
  44:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  45:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * 2015-08-28:
  46:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *     -Added exceptions and MPU settings
  47:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * @endcond
  48:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  49:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  */
  50:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
  51:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * HEADER FILES
  52:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  53:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #include <xmc_scu.h>
  54:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #include <xmc_gpio.h>
  55:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #include "cpu_ctrl_xmc4.h"
  56:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
  57:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * MACROS
  58:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  59:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #if ((UC_SERIES == XMC48) || (UC_SERIES == XMC47)) 
  60:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #define PMU_FLASH_WS          (0x4U)
  61:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #elif ((UC_SERIES == XMC45) || (UC_SERIES == XMC44))
  62:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #define PMU_FLASH_WS          (0x3U)
  63:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #else
  64:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #define PMU_FLASH_WS          (0x2U)
  65:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #endif
  66:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  67:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** extern uint32_t __Vectors;
  68:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
  69:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * DATA STRUCTURES
  70:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** ***************************************************************************************************
  71:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** CPU_CTRL_XMC4_t CPU_CTRL_XMC4_0 =
  72:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** {
  73:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   .initialized = false
  74:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** };	
  75:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  76:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  77:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** void SystemCoreSetup(void)
  78:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** {
 106              	 .loc 2 78 0
 107              	 .cfi_startproc
 108              	 
 109              	 
 110 0000 80B5     	 push {r7,lr}
 111              	.LCFI6:
 112              	 .cfi_def_cfa_offset 8
 113              	 .cfi_offset 7,-8
 114              	 .cfi_offset 14,-4
 115 0002 82B0     	 sub sp,sp,#8
 116              	.LCFI7:
 117              	 .cfi_def_cfa_offset 16
 118 0004 00AF     	 add r7,sp,#0
 119              	.LCFI8:
 120              	 .cfi_def_cfa_register 7
  79:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   uint32_t temp;
  80:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  81:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   NVIC_SetPriorityGrouping(1U);
 121              	 .loc 2 81 0
 122 0006 0120     	 movs r0,#1
 123 0008 FFF7FEFF 	 bl NVIC_SetPriorityGrouping
 124              	.LBB8:
 125              	.LBB9:
 126              	 .file 3 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V4.20
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     18. August 2015
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    All rights reserved.
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****      specific prior written permission.
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    *
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Enable IRQ Interrupts
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Disable IRQ Interrupts
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 127              	 .loc 3 63 0
 128              	
 129 000c 72B6     	 cpsid i
 130              	
 131              	 .thumb
 132              	.LBE9:
 133              	.LBE8:
  82:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 	
  83:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* relocate vector table */
  84:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   __disable_irq();
  85:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  86:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #if !defined(__TASKING__)
  87:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->VTOR = (uint32_t)(&__Vectors);
 134              	 .loc 2 87 0
 135 000e 214B     	 ldr r3,.L5
 136 0010 214A     	 ldr r2,.L5+4
 137 0012 9A60     	 str r2,[r3,#8]
 138              	.LBB10:
 139              	.LBB11:
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Control Register
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the Control Register.
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Control Register value
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Control Register
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function writes the given value to the Control Register.
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    control  Control Register value to set
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get IPSR Register
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the IPSR Register.
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               IPSR Register value
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get APSR Register
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the APSR Register.
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               APSR Register value
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get xPSR Register
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the content of the xPSR Register.
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               xPSR Register value
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Process Stack Pointer
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               PSP Register value
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Process Stack Pointer
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Main Stack Pointer
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               MSP Register value
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Main Stack Pointer
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Priority Mask
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Priority Mask value
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Priority Mask
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Priority Mask Register.
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    priMask  Priority Mask
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Enable FIQ
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Can only be executed in Privileged modes.
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Disable FIQ
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Can only be executed in Privileged modes.
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Base Priority
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Base Priority register.
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Base Priority register value
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Base Priority
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Base Priority register.
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    basePri  Base Priority value to set
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Base Priority with condition
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Base Priority register only if BASEPRI masking is 
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 	or the new value increases the BASEPRI priority level.
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    basePri  Base Priority value to set
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get Fault Mask
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Fault Mask register.
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Fault Mask register value
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set Fault Mask
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Fault Mask register.
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    faultMask  Fault Mask value to set
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Get FPSCR
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function returns the current value of the Floating Point Status/Control register.
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               Floating Point Status/Control register value
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0);
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Set FPSCR
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");          // ARMCC_V6: needs to be 
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constrant "r" */
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  No Operation
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("nop");
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Wait For Interrupt
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Wait For Interrupt is a hint instruction that suspends execution
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     until one of a number of events occurs.
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfi");
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Wait For Event
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Wait For Event is a hint instruction that permits the processor to enter
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfe");
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Send Event
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sev");
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Instruction Synchronization Barrier
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     so that all instructions following the ISB are fetched from cache or
 423:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     memory, after the instruction has been completed.
 424:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 425:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 426:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 428:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 429:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 430:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \brief  Data Synchronization Barrier
 432:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 433:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     This function acts as a special kind of Data Memory Barrier.
 434:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****     It completes when all explicit memory accesses before this instruction complete.
 435:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 436:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 437:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 438:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 140              	 .loc 3 438 0
 141              	
 142 0014 BFF34F8F 	 dsb 0xF
 143              	
 144              	 .thumb
 145              	.LBE11:
 146              	.LBE10:
 147              	.LBB12:
 148              	.LBB13:
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 149              	 .loc 3 52 0
 150              	
 151 0018 62B6     	 cpsie i
 152              	
 153              	 .thumb
 154              	.LBE13:
 155              	.LBE12:
  88:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #endif
  89:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  90:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   __DSB();
  91:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   __enable_irq();
  92:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 	
  93:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  94:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 156              	 .loc 2 94 0
 157 001a 1E4A     	 ldr r2,.L5
 158 001c 1D4B     	 ldr r3,.L5
 159 001e D3F88830 	 ldr r3,[r3,#136]
 160 0022 43F47003 	 orr r3,r3,#15728640
 161 0026 C2F88830 	 str r3,[r2,#136]
  95:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 				 (3UL << 11*2)  );               /* set CP11 Full Access */
  96:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #endif
  97:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Set flash wait states */
  98:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   temp = FLASH0->FCON;
 162              	 .loc 2 98 0
 163 002a 1C4B     	 ldr r3,.L5+8
 164 002c 03F58053 	 add r3,r3,#4096
 165 0030 1433     	 adds r3,r3,#20
 166 0032 1B68     	 ldr r3,[r3]
 167 0034 7B60     	 str r3,[r7,#4]
  99:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   temp &= ~FLASH_FCON_WSPFLASH_Msk;
 168              	 .loc 2 99 0
 169 0036 7B68     	 ldr r3,[r7,#4]
 170 0038 23F00F03 	 bic r3,r3,#15
 171 003c 7B60     	 str r3,[r7,#4]
 100:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   temp |= PMU_FLASH_WS;
 172              	 .loc 2 100 0
 173 003e 7B68     	 ldr r3,[r7,#4]
 174 0040 43F00303 	 orr r3,r3,#3
 175 0044 7B60     	 str r3,[r7,#4]
 101:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   FLASH0->FCON = temp;
 176              	 .loc 2 101 0
 177 0046 154B     	 ldr r3,.L5+8
 178 0048 03F58053 	 add r3,r3,#4096
 179 004c 1433     	 adds r3,r3,#20
 180 004e 7A68     	 ldr r2,[r7,#4]
 181 0050 1A60     	 str r2,[r3]
 102:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 103:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 104:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable divide by zero trap */
 105:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 182              	 .loc 2 105 0
 183 0052 104A     	 ldr r2,.L5
 184 0054 0F4B     	 ldr r3,.L5
 185 0056 5B69     	 ldr r3,[r3,#20]
 186 0058 23F01003 	 bic r3,r3,#16
 187 005c 5361     	 str r3,[r2,#20]
 106:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 107:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable unaligned memory access trap */
 108:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 188              	 .loc 2 108 0
 189 005e 0D4A     	 ldr r2,.L5
 190 0060 0C4B     	 ldr r3,.L5
 191 0062 5B69     	 ldr r3,[r3,#20]
 192 0064 23F00803 	 bic r3,r3,#8
 193 0068 5361     	 str r3,[r2,#20]
 109:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 110:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable memory management fault */
 111:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 194              	 .loc 2 111 0
 195 006a 0A4A     	 ldr r2,.L5
 196 006c 094B     	 ldr r3,.L5
 197 006e 5B6A     	 ldr r3,[r3,#36]
 198 0070 23F48033 	 bic r3,r3,#65536
 199 0074 5362     	 str r3,[r2,#36]
 112:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 113:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable bus fault */
 114:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 200              	 .loc 2 114 0
 201 0076 074A     	 ldr r2,.L5
 202 0078 064B     	 ldr r3,.L5
 203 007a 5B6A     	 ldr r3,[r3,#36]
 204 007c 23F40033 	 bic r3,r3,#131072
 205 0080 5362     	 str r3,[r2,#36]
 115:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 116:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable usage fault */
 117:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 206              	 .loc 2 117 0
 207 0082 044A     	 ldr r2,.L5
 208 0084 034B     	 ldr r3,.L5
 209 0086 5B6A     	 ldr r3,[r3,#36]
 210 0088 23F48023 	 bic r3,r3,#262144
 211 008c 5362     	 str r3,[r2,#36]
 118:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** }
 212              	 .loc 2 118 0
 213 008e 0837     	 adds r7,r7,#8
 214              	.LCFI9:
 215              	 .cfi_def_cfa_offset 8
 216 0090 BD46     	 mov sp,r7
 217              	.LCFI10:
 218              	 .cfi_def_cfa_register 13
 219              	 
 220 0092 80BD     	 pop {r7,pc}
 221              	.L6:
 222              	 .align 2
 223              	.L5:
 224 0094 00ED00E0 	 .word -536810240
 225 0098 00000000 	 .word __Vectors
 226 009c 00100058 	 .word 1476399104
 227              	 .cfi_endproc
 228              	.LFE163:
 230              	 .text
 231              	.Letext0:
 232              	 .file 4 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 233              	 .file 5 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 234              	 .file 6 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 235              	 .file 7 "../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.h"
 236              	 .file 8 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 cpu_ctrl_xmc4_conf.c
    {standard input}:20     .text.NVIC_SetPriorityGrouping:00000000 $t
    {standard input}:24     .text.NVIC_SetPriorityGrouping:00000000 NVIC_SetPriorityGrouping
    {standard input}:86     .text.NVIC_SetPriorityGrouping:00000044 $d
    {standard input}:95     .bss.CPU_CTRL_XMC4_0:00000000 CPU_CTRL_XMC4_0
    {standard input}:92     .bss.CPU_CTRL_XMC4_0:00000000 $d
    {standard input}:98     .text.SystemCoreSetup:00000000 $t
    {standard input}:103    .text.SystemCoreSetup:00000000 SystemCoreSetup
    {standard input}:224    .text.SystemCoreSetup:00000094 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__Vectors
