<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Setup: &apos;sclk&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >4.876</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.646</TD>
<TD >2.810</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.929</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.760</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.016</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.644</TD>
<TD >2.668</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.016</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.644</TD>
<TD >2.668</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.030</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.638</TD>
<TD >2.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.030</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.638</TD>
<TD >2.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.030</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.638</TD>
<TD >2.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.030</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.638</TD>
<TD >2.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.030</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.638</TD>
<TD >2.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.030</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.638</TD>
<TD >2.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.047</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.646</TD>
<TD >2.639</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.555</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.184</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.190</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.499</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.210</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.646</TD>
<TD >2.476</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.212</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.648</TD>
<TD >2.476</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.218</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.646</TD>
<TD >2.468</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.233</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.456</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.274</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.415</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.369</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.320</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.398</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.403</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.648</TD>
<TD >2.285</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.416</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.273</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.560</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.129</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.585</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.104</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.608</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.081</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.677</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >2.012</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.827</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.648</TD>
<TD >1.861</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.848</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >1.841</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.926</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >1.763</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >6.611</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >2.649</TD>
<TD >1.078</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >8.961</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.738</TD>
<TD >3.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.049</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.739</TD>
<TD >3.644</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.258</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.739</TD>
<TD >3.435</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.461</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.738</TD>
<TD >3.231</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.635</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.738</TD>
<TD >3.057</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.676</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.739</TD>
<TD >3.017</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.046</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.742</TD>
<TD >2.650</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.053</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.742</TD>
<TD >2.643</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.204</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.732</TD>
<TD >2.482</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.212</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.732</TD>
<TD >2.474</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.231</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.733</TD>
<TD >2.456</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.242</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.733</TD>
<TD >2.445</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.524</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >AS_O_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.663</TD>
<TD >2.179</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.589</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >LHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.654</TD>
<TD >2.105</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.600</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >LLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.649</TD>
<TD >2.089</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.614</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.732</TD>
<TD >2.072</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.618</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >DS_O_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.649</TD>
<TD >2.071</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.627</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.736</TD>
<TD >2.063</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.630</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.736</TD>
<TD >2.060</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.646</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >2.733</TD>
<TD >2.041</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.170</TD>
<TD >LLW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.085</TD>
<TD >3.869</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.300</TD>
<TD >LHW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.093</TD>
<TD >3.747</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >16.417</TD>
<TD >LLW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.079</TD>
<TD >3.616</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >16.757</TD>
<TD >LHW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.097</TD>
<TD >3.294</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.206</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.747</TD>
<TD >4.495</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.358</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.747</TD>
<TD >4.343</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.468</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.755</TD>
<TD >4.241</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.502</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.741</TD>
<TD >4.193</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.923</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.759</TD>
<TD >3.790</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.949</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.755</TD>
<TD >3.760</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.982</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.741</TD>
<TD >3.713</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >24.405</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.759</TD>
<TD >3.308</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.820</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.732</TD>
<TD >7.866</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >24.969</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.747</TD>
<TD >2.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.987</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.759</TD>
<TD >2.726</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >24.997</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.747</TD>
<TD >2.704</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.997</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.747</TD>
<TD >2.704</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.010</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.759</TD>
<TD >2.703</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.027</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.741</TD>
<TD >2.668</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.035</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.739</TD>
<TD >7.658</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.051</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.802</TD>
<TD >2.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.250</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.738</TD>
<TD >7.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.333</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.741</TD>
<TD >2.362</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.361</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.738</TD>
<TD >7.331</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.361</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.741</TD>
<TD >2.334</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.412</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.755</TD>
<TD >2.297</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.419</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.755</TD>
<TD >2.290</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.447</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.784</TD>
<TD >2.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.451</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.798</TD>
<TD >2.301</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.453</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.798</TD>
<TD >2.299</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.454</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.755</TD>
<TD >2.255</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.461</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.784</TD>
<TD >2.277</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.465</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.745</TD>
<TD >7.234</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.476</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.798</TD>
<TD >2.276</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.480</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.784</TD>
<TD >2.258</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.483</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.790</TD>
<TD >2.261</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.484</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.790</TD>
<TD >2.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.493</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.790</TD>
<TD >2.251</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.569</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.738</TD>
<TD >7.123</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.576</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.745</TD>
<TD >7.123</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.689</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.732</TD>
<TD >6.997</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.748</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.738</TD>
<TD >6.944</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.784</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.745</TD>
<TD >6.915</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.810</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.732</TD>
<TD >6.876</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.810</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.732</TD>
<TD >6.876</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.874</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.759</TD>
<TD >1.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.887</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >2.802</TD>
<TD >1.869</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.904</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.739</TD>
<TD >6.789</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.919</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >2.738</TD>
<TD >6.773</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
