// Seed: 1097333450
module module_0 ();
  always @(-1 or posedge 1);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5
);
  assign id_5 = -1;
  module_0 modCall_1 ();
  wire id_7;
  ;
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4[-1] = id_5 == 1;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  logic \id_7 = \id_7 & id_5;
endmodule
