# ğŸš€ MIPS Pipeline Hazard Detection and Resolution Unit

## ğŸ“ Project Overview

This project implements a specialized unit for detecting and resolving hazard situations in MIPS pipeline architectures. The implementation is designed for a 16-bit MIPS processor and focuses on resolving data hazards (RAW and Load) and control hazards.

## âœ¨ Key Components

The project enhances a standard MIPS pipeline architecture by adding:

1. **ğŸ”„ Register File Bypass** - For resolving data hazards
2. **ğŸ”® Branch Prediction Buffer** - For resolving control hazards
3. **ğŸ” Hazard Detection Unit** - For detecting and managing load hazards

## ğŸ› ï¸ Features

### ğŸ“Š Data Hazard Resolution
- **ğŸ”„ Register File Bypass**: Allows direct access to recently computed values in the pipeline stages
- **â†ªï¸ Forwarding Unit**: Redirects data between pipeline stages to avoid stalls
- ğŸ”„ Support for forwarding in all critical pipeline stages (IF, EX, MEM)

### ğŸ¯ Control Hazard Resolution
- **ğŸ§  Dynamic Branch Prediction**: Uses a 2-bit saturating counter to predict branch directions
- **ğŸ’¾ Branch Target Buffer**: Stores branch targets for quick access
- **ğŸ§¹ Flush Unit**: Clears pipeline when branch predictions are incorrect

### ğŸ’» Implementation Details
- âš™ï¸ Full VHDL implementation
- ğŸ–¥ï¸ Compatible with 16-bit MIPS pipeline processor
- âœ… Tested on various hazard scenarios


## ğŸš¦ Getting Started

### ğŸ“‹ Prerequisites
- ğŸ”§ Xilinx Vivado (for synthesis and simulation)
- ğŸ›ï¸ FPGA board (such as Basys3) for hardware testing

### ğŸ“¥ Installation
1. Clone this repository
   ```
   git clone https://github.com/MagdalenaCret/MIPS-16-Pipeline-with-Hazard-Detection-and-Resolution.git
   ```
2. ğŸ“‚ Open the project in Xilinx Vivado
3. âš™ï¸ Synthesize and implement the design
4. ğŸ”Œ (Optional) Deploy to an FPGA for hardware validation

## ğŸ§ª Testing

The project includes several test programs to validate the hazard detection and resolution:

1. **ğŸ“Š Data Hazard Tests**:
   - ğŸ“š RAW (Read-After-Write) hazard testing
   - ğŸ”„ Load hazard testing
   
2. **ğŸ¯ Control Hazard Tests**:
   - ğŸ”€ Conditional branch testing
   - â¡ï¸ Jump instruction testing
   
3. **ğŸ§© Combined Tests**:
   - ğŸ” A comprehensive program that tests all hazard types

## ğŸ”® Future Improvements

Potential optimizations include:
- ğŸ§  Implementation of the Tomasulo algorithm for more advanced hazard resolution
- ğŸ”„ Extension to handle additional hazard types
- âš¡ Performance optimizations for the branch prediction mechanism
- ğŸ“ˆ Support for 32-bit MIPS architecture

## ğŸ‘©â€ğŸ’» Authors

- ğŸ‘©â€ğŸ“ Maria-Magdalena CreÈ›

## ğŸ™ Acknowledgments

- ğŸ« Technical University of Cluj-Napoca
- ğŸ“ Faculty of Automation and Computer Science
- ğŸ“š Documentation from Computer Architecture course

## ğŸ“„ License

This project is provided for educational purposes.
