{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443556374075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443556374077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 21:52:53 2015 " "Processing started: Tue Sep 29 21:52:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443556374077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443556374077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443556374077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1443556374385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-ALUTest " "Found design unit 1: tb_ALU-ALUTest" {  } { { "tb_ALU.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387509 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_1-rtl " "Found design unit 1: add_1-rtl" {  } { { "add_1.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/add_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387510 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "add_1.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/add_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_add_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_add_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_add_1-testadd_1 " "Found design unit 1: tb_add_1-testadd_1" {  } { { "tb_add_1.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_add_1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387511 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_add_1 " "Found entity 1: tb_add_1" {  } { { "tb_add_1.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_add_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387511 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/mux.vhd" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1443556387512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioural " "Found design unit 1: mux-behavioural" {  } { { "mux.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-dataflow " "Found design unit 2: mux-dataflow" {  } { { "mux.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387512 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/mux.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_mux-testMux " "Found design unit 1: test_mux-testMux" {  } { { "tb_mux.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_mux.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387513 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_mux " "Found entity 1: test_mux" {  } { { "tb_mux.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_mux.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub-structural " "Found design unit 1: addSub-structural" {  } { { "addsub.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387514 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addsub.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/addsub.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tb_addSub " "Found design unit 1: test-tb_addSub" {  } { { "tb_addsub.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_addsub.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387515 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "tb_addsub.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/tb_addsub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "alu.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd2_7seg-bhv " "Found design unit 2: bcd2_7seg-bhv" {  } { { "alu.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387516 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387516 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd2_7seg " "Found entity 2: bcd2_7seg" {  } { { "alu.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443556387516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443556387516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443556387585 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub alu.vhd(70) " "VHDL Process Statement warning at alu.vhd(70): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1443556387588 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add alu.vhd(75) " "VHDL Process Statement warning at alu.vhd(75): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1443556387589 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:T1 " "Elaborating entity \"addSub\" for hierarchy \"addSub:T1\"" {  } { { "alu.vhd" "T1" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443556387593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 addSub:T1\|add_1:\\G0:7:U0 " "Elaborating entity \"add_1\" for hierarchy \"addSub:T1\|add_1:\\G0:7:U0\"" {  } { { "addsub.vhd" "\\G0:7:U0" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/addsub.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443556387596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2_7seg bcd2_7seg:W1 " "Elaborating entity \"bcd2_7seg\" for hierarchy \"bcd2_7seg:W1\"" {  } { { "alu.vhd" "W1" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443556387604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEXTO6\[1\] GND " "Pin \"HEXTO6\[1\]\" is stuck at GND" {  } { { "alu.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab1_dp_7seg/alu.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443556388137 "|alu|HEXTO6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443556388137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443556388230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443556388797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443556388797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443556388854 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443556388854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443556388854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443556388854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443556388866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 21:53:08 2015 " "Processing ended: Tue Sep 29 21:53:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443556388866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443556388866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443556388866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443556388866 ""}
