{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715682088463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715682088463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 11:21:28 2024 " "Processing started: Tue May 14 11:21:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715682088463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715682088463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TrafficLights -c TrafficLights " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TrafficLights -c TrafficLights" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715682088463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715682088734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights_7_1200mv_85c_slow.vho /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights_7_1200mv_85c_slow.vho in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights_7_1200mv_0c_slow.vho /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights_7_1200mv_0c_slow.vho in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights_min_1200mv_0c_fast.vho /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights_min_1200mv_0c_fast.vho in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights.vho /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights.vho in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088909 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights_7_1200mv_85c_vhd_slow.sdo /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights_7_1200mv_85c_vhd_slow.sdo in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights_7_1200mv_0c_vhd_slow.sdo /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights_7_1200mv_0c_vhd_slow.sdo in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088950 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights_min_1200mv_0c_vhd_fast.sdo /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights_min_1200mv_0c_vhd_fast.sdo in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLights_vhd.sdo /home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/ simulation " "Generated file TrafficLights_vhd.sdo in folder \"/home/rhyan/Documents/ua/1.2/LSD/trabPrat09/part2_TrafficLights/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715682088990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715682089021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 11:21:29 2024 " "Processing ended: Tue May 14 11:21:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715682089021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715682089021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715682089021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715682089021 ""}
