// Seed: 1045818902
module module_0 (
    input  wor   id_0,
    input  wire  id_1,
    output logic id_2
);
  always id_2 = #id_4 "";
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output logic id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    output logic id_6,
    input tri1 id_7
);
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
  final begin : LABEL_0
    id_6 = id_5;
    assign id_6 = id_5;
    if (1) begin : LABEL_1
      $unsigned(63);
      ;
    end else id_2 = id_3;
    force id_2.id_7 = 1'd0;
  end
  assign id_4 = -1 - 1;
  assign id_2 = ~id_7;
  assign id_6 = -1;
  final $signed(72);
  ;
endmodule
