
Selected circuits
===================
 - **Bitwidth**: 8
 - **Pareto filtration critera**: pwr - mre


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8s_pwr_0_425_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul8s_pwr_0_425_mre_00_0000_gen.v) [Verilog PDK45](mul8s_pwr_0_425_mre_00_0000_pdk45.v)  [C](mul8s_pwr_0_425_mre_00_0000.c) |
| mul8s_pwr_0_422_mre_00_2752 | 1.2 | 5 | 50.0 | 0.2751742102 |  [Verilog generic](mul8s_pwr_0_422_mre_00_2752_gen.v) [Verilog PDK45](mul8s_pwr_0_422_mre_00_2752_pdk45.v)  [C](mul8s_pwr_0_422_mre_00_2752.c) |
| mul8s_pwr_0_410_mre_00_9024 | 4.2 | 17 | 68.75 | 0.9023975799 |  [Verilog generic](mul8s_pwr_0_410_mre_00_9024_gen.v) [Verilog PDK45](mul8s_pwr_0_410_mre_00_9024_pdk45.v)  [C](mul8s_pwr_0_410_mre_00_9024.c) |
| mul8s_pwr_0_301_mre_04_4120 | 53.33398 | 255 | 74.609375 | 4.4119727217 |  [Verilog generic](mul8s_pwr_0_301_mre_04_4120_gen.v) [Verilog PDK45](mul8s_pwr_0_301_mre_04_4120_pdk45.v)  [C](mul8s_pwr_0_301_mre_04_4120.c) |
| mul8s_pwr_0_200_mre_12_2638 | 149.7843 | 759 | 93.1640625 | 12.2637692389 |  [Verilog generic](mul8s_pwr_0_200_mre_12_2638_gen.v) [Verilog PDK45](mul8s_pwr_0_200_mre_12_2638_pdk45.v)  [C](mul8s_pwr_0_200_mre_12_2638.c) |
| mul8s_pwr_0_126_mre_27_4450 | 339.94366 | 1743 | 97.75390625 | 27.4449954193 |  [Verilog generic](mul8s_pwr_0_126_mre_27_4450_gen.v) [Verilog PDK45](mul8s_pwr_0_126_mre_27_4450_pdk45.v)  [C](mul8s_pwr_0_126_mre_27_4450.c) |
| mul8s_pwr_0_024_mre_147_6305 | 2177.5 | 9985 | 99.1760253906 | 147.630503628 |  [Verilog generic](mul8s_pwr_0_024_mre_147_6305_gen.v) [Verilog PDK45](mul8s_pwr_0_024_mre_147_6305_pdk45.v)  [C](mul8s_pwr_0_024_mre_147_6305.c) |
| mul8s_pwr_0_003_mre_361_0810 | 4291.1 | 16287 | 99.2095947266 | 361.081013506 |  [Verilog generic](mul8s_pwr_0_003_mre_361_0810_gen.v) [Verilog PDK45](mul8s_pwr_0_003_mre_361_0810_pdk45.v)  [C](mul8s_pwr_0_003_mre_361_0810.c) |
| mul8s_pwr_0_000_mre_793_3837 | 6111.9 | 16383 | 99.21875 | 793.383662914 |  [Verilog generic](mul8s_pwr_0_000_mre_793_3837_gen.v) [Verilog PDK45](mul8s_pwr_0_000_mre_793_3837_pdk45.v)  [C](mul8s_pwr_0_000_mre_793_3837.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             