Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Jan  9 17:41:33 2026
| Host         : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file bd_ref_design_wrapper_control_sets_placed.rpt
| Design       : bd_ref_design_wrapper
| Device       : xcku060
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   958 |
|    Minimum number of control sets                        |   958 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1400 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   958 |
| >= 0 to < 4        |   171 |
| >= 4 to < 6        |   145 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |   224 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    73 |
| >= 14 to < 16      |    52 |
| >= 16              |   269 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6269 |         1348 |
| No           | No                    | Yes                    |           10565 |         2162 |
| No           | Yes                   | No                     |             691 |          213 |
| Yes          | No                    | No                     |            1179 |          269 |
| Yes          | No                    | Yes                    |            6253 |         1391 |
| Yes          | Yes                   | No                     |            1307 |          200 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                   Clock Signal                                                   |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                  |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                               | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                  |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                               | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                  |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                   |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[9].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[69]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                   |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[0].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[30]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[9].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[9]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[10].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[100]                                                                                                                                                      |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[5].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[65]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[3].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[63]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/bitslip_bank0/FSM_sequential_state_cap[1]_i_1_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[54]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[5].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[95]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[1].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[91]                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_resp0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/bitslip_bank0/FSM_sequential_state_cap[1]_i_1__2_n_0                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[114]                                                                                                                                                      |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[4].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[64]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[4].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[4]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[0].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[10].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[10]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[4].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[94]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[11].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[11]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[1].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[3].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[93]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[2].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[2]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[3].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[11].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[71]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[11].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[101]                                                                                                                                                      |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[5].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[6].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[6]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[1].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[61]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[7].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                   |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[10].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[70]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[2].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[62]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[8].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[8]                                                                                                                                                        |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/bitslip_bank0/FSM_sequential_state_cap[1]_i_1__0_n_0                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[24]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[0].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[60]                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[4].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[34]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                2 |              2 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[7].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[67]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[6].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[96]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[5].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[35]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[6].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[36]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[0].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[90]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                                     |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[99]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[7].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[37]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[8].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[38]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[9].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[39]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[8].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[98]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[2].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[92]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/FSM_sequential_state_cap[1]_i_1__1_n_0                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[84]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                          |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                       |                2 |              2 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[8].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[68]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/s_rx_fifo_wr_en                                                                                                                                                                    | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[7].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[97]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[10].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[40]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                              | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                              |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                 | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |                2 |              2 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[11].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[41]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[1].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[31]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[2].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[32]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                                    | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[3].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[33]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[6].word_align_i/sync_stage_i1/sync_flop_1                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[66]                                                                                                                                                       |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                   |                1 |              2 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[4].lane_sync_i/curr_state[2]_i_1__39_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[94]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[11].lane_sync_i/curr_state[2]_i_1__22_n_0                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[71]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[8].lane_sync_i/curr_state[2]_i_1__7_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[8]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[8].lane_sync_i/curr_state[2]_i_1__19_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[68]                                                                                                                                                       |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[6].lane_sync_i/curr_state[2]_i_1__17_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[66]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/FSM_sequential_state[2]_i_1__1_n_0                                                                                                                                                                    | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[9].lane_sync_i/curr_state[2]_i_1__20_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[69]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/FSM_sequential_state[2]_i_1__0_n_0                                                                                                                                                                    | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[8].lane_sync_i/curr_state[2]_i_1__43_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[98]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[7].lane_sync_i/curr_state[2]_i_1__18_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[67]                                                                                                                                                       |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[7].lane_sync_i/curr_state[2]_i_1__42_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[97]                                                                                                                                                       |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[1].lane_sync_i/curr_state[2]_i_1__12_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[61]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                 | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                                   |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[2].lane_sync_i/curr_state[2]_i_1__37_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[92]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[3].lane_sync_i/curr_state[2]_i_1__38_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[93]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].lane_sync_i/curr_state[2]_i_1__44_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[99]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[4].lane_sync_i/curr_state[2]_i_1__15_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[64]                                                                                                                                                       |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[2].lane_sync_i/curr_state[2]_i_1__13_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[62]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[3].lane_sync_i/curr_state[2]_i_1__14_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[63]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[0].lane_sync_i/curr_state[2]_i_1__23_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[30]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[10].lane_sync_i/curr_state[2]_i_1__33_n_0                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[40]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[11].lane_sync_i/curr_state[2]_i_1__34_n_0                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[41]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[6].lane_sync_i/curr_state[2]_i_1__41_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[96]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[1].lane_sync_i/curr_state[2]_i_1__24_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[31]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[2].lane_sync_i/curr_state[2]_i_1__25_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[32]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[3].lane_sync_i/curr_state[2]_i_1__26_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[33]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[4].lane_sync_i/curr_state[2]_i_1__27_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[34]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[10].lane_sync_i/curr_state[2]_i_1__45_n_0                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[100]                                                                                                                                                      |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/FSM_sequential_state[2]_i_1__2_n_0                                                                                                                                                                    | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[5].lane_sync_i/curr_state[2]_i_1__28_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[35]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[6].lane_sync_i/curr_state[2]_i_1__29_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[36]                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[7].lane_sync_i/curr_state[2]_i_1__30_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[37]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[8].lane_sync_i/curr_state[2]_i_1__31_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[38]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[9].lane_sync_i/curr_state[2]_i_1__32_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[39]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                  | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1__2_n_0                                                                                                                      |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aresetn_d_reg[0]                                                                                                            |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/state_inferred__0/i__n_0                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[0].lane_sync_i/curr_state[2]_i_1__35_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[90]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[10].lane_sync_i/curr_state[2]_i_1__9_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[10]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[2].lane_sync_i/curr_state[2]_i_1__1_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[2]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[3].lane_sync_i/curr_state[2]_i_1__2_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[4].lane_sync_i/curr_state[2]_i_1__3_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[4]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[5].lane_sync_i/curr_state[2]_i_1__4_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[1].lane_sync_i/curr_state[2]_i_1__0_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[6].lane_sync_i/curr_state[2]_i_1__5_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[6]                                                                                                                                                        |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[7].lane_sync_i/curr_state[2]_i_1__6_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[10].lane_sync_i/curr_state[2]_i_1__21_n_0                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[70]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[11].lane_sync_i/curr_state[2]_i_1__10_n_0                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[11]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[1].lane_sync_i/curr_state[2]_i_1__36_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[91]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[0].lane_sync_i/curr_state[2]_i_1__11_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[60]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[11].lane_sync_i/curr_state[2]_i_1__46_n_0                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[101]                                                                                                                                                      |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[9].lane_sync_i/curr_state[2]_i_1__8_n_0                                                                                                                                                         | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[9]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[0].lane_sync_i/curr_state[2]_i_1_n_0                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[5].lane_sync_i/curr_state[2]_i_1__16_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[65]                                                                                                                                                       |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[5].lane_sync_i/curr_state[2]_i_1__40_n_0                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[95]                                                                                                                                                       |                1 |              3 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/delay_addend[3]_i_1__30_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[7].Bank1_iod/delay_addend[3]_i_1__6_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/delay_addend[3]_i_1__11_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[115]                                                                                                                                                      |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[2].Bank1_iod/delay_addend[3]_i_1__1_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/delay_addend[3]_i_1__4_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[55]                                                                                                                                                       |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[4].Bank1_iod/delay_addend[3]_i_1__3_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[25]                                                                                                                                                       |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/delay_addend[3]_i_1__2_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[6].Bank1_iod/delay_addend[3]_i_1__5_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/delay_addend[3]_i_1__0_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/delay_addend[3]_i_1__47_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/delay_addend[3]_i_1__31_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/delay_addend[3]_i_1__46_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[4].Bank2_iod/delay_addend[3]_i_1__29_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                               | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/delay_addend[3]_i_1__26_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[7].Bank2_iod/delay_addend[3]_i_1__32_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/delay_addend[3]_i_1__45_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/delay_addend[3]_i_1__37_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[11].Bank2_iod/delay_addend[3]_i_1__36_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[10].Bank2_iod/delay_addend[3]_i_1__35_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[85]                                                                                                                                                       |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/delay_addend[3]_i_1__25_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/delay_addend[3]_i_1__8_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_1[0]                                                                                                                                                              | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[8].Bank2_iod/delay_addend[3]_i_1__33_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/delay_addend[3]_i_1__7_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/delay_addend[3]_i_1__43_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/bitslip_bank0/mux_case[3]_i_1_n_0                                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[54]                                                                                                                                                       |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[0].Bank1_iod/delay_addend[3]_i_1_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                  | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                               |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[11].Bank0_iod/delay_addend[3]_i_1__23_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/bitslip_bank0/mux_case[3]_i_1__0_n_0                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[24]                                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend[3]_i_1__24_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[1].Bank0_iod/delay_addend[3]_i_1__13_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[2].Bank0_iod/delay_addend[3]_i_1__14_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[3].Bank2_iod/delay_addend[3]_i_1__28_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[3].Bank0_iod/delay_addend[3]_i_1__15_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/delay_addend[3]_i_1__16_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                           | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[10].Bank0_iod/delay_addend[3]_i_1__22_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/bitslip_bank0/mux_case[3]_i_1__2_n_0                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[114]                                                                                                                                                      |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[2].Bank2_iod/delay_addend[3]_i_1__27_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[9].Bank2_iod/delay_addend[3]_i_1__34_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[5].Bank0_iod/delay_addend[3]_i_1__17_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[6].Bank0_iod/delay_addend[3]_i_1__18_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[7].Bank0_iod/delay_addend[3]_i_1__19_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[9].Bank0_iod/delay_addend[3]_i_1__21_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/delay_addend[3]_i_1__44_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[8].Bank0_iod/delay_addend[3]_i_1__20_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/delay_addend[3]_i_1__40_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/delay_addend[3]_i_1__50_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                      |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                      |                3 |              4 |         1.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/mux_case[3]_i_1__1_n_0                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[84]                                                                                                                                                       |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/delay_addend[3]_i_1__10_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/delay_addend[3]_i_1__39_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/delay_addend[3]_i_1__49_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/delay_addend[3]_i_1__12_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/delay_addend[3]_i_1__48_n_0                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[3].Bank3_iod/delay_addend[3]_i_1__41_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/delay_addend[3]_i_1__42_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[10].Bank1_iod/delay_addend[3]_i_1__9_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/delay_addend[3]_i_1__38_n_0                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              4 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[79]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[47]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[16]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[50]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[110]                                                                                                                                                      |                3 |              5 |         1.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                             | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[44]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                      | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[108]                                                                                                                                                      |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[78]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[14]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[103]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[104]                                                                                                                                                      |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[102]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[19]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[20]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[82]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[83]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[81]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[80]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[76]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[77]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[111]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[75]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[74]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[72]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[23]                                                                                                                                                       |                3 |              5 |         1.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[22]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[21]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[49]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[52]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[48]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[53]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[46]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[105]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[113]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[112]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[51]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[109]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[45]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                              | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                              | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[12]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[13]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[15]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[43]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[73]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[18]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[107]                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[106]                                                                                                                                                      |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[17]                                                                                                                                                       |                2 |              5 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[42]                                                                                                                                                       |                1 |              5 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                3 |              6 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |                4 |              6 |         1.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/n_addr                                                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              6 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/n_addr                                                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              6 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/n_addr                                                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              6 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/n_addr                                                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              6 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                      |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                                                 |                1 |              7 |         7.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                 | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                               |                1 |              7 |         7.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                             |                2 |              7 |         3.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                                                 |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                3 |              7 |         2.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_12                                                                                                                                                                           | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                           |                1 |              7 |         7.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                                                 |                1 |              7 |         7.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                                                 |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                   | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[3].Bank3_iod/new_delay[8]_i_1__41_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[3].Bank3_iod/diff[8]_i_1__41_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[3].Bank3_iod/read_delay[8]_i_1__41_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/diff[8]_i_1__42_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/orig_delay[8]_i_1__40_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/read_delay[8]_i_1__40_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/read_delay[8]_i_1__42_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/new_delay[8]_i_1__40_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/diff[8]_i_1__40_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/read_delay[8]_i_1__39_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/orig_delay[8]_i_1__39_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/new_delay[8]_i_1__39_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/diff[8]_i_1__39_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/read_delay[8]_i_1__50_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[3].Bank3_iod/orig_delay[8]_i_1__41_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/orig_delay[8]_i_1__50_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/new_delay[8]_i_1__50_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/diff[8]_i_1__45_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/new_delay[8]_i_1__47_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/read_delay[8]_i_1__46_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                7 |              9 |         1.29 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/orig_delay[8]_i_1__46_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/new_delay[8]_i_1__46_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/orig_delay[8]_i_1__47_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/diff[8]_i_1__46_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/read_delay[8]_i_1__47_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/n_rd_data                                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/read_delay[8]_i_1__45_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/orig_delay[8]_i_1__45_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/new_delay[8]_i_1__45_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/new_delay[8]_i_1__42_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/read_delay[8]_i_1__44_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/orig_delay[8]_i_1__44_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/new_delay[8]_i_1__44_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/diff[8]_i_1__44_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/read_delay[8]_i_1__43_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/orig_delay[8]_i_1__43_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                              | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                         |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/new_delay[8]_i_1__43_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/diff[8]_i_1__43_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/diff[8]_i_1__47_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/orig_delay[8]_i_1__42_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/new_delay[8]_i_1__2_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/read_delay[8]_i_1__4_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/orig_delay[8]_i_1__4_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/new_delay[8]_i_1__4_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[2].Bank0_iod/orig_delay[8]_i_1__14_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/diff[8]_i_1__4_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[4].Bank1_iod/read_delay[8]_i_1__3_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[4].Bank1_iod/orig_delay[8]_i_1__3_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[4].Bank1_iod/new_delay[8]_i_1__3_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[2].Bank0_iod/read_delay[8]_i_1__14_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[4].Bank1_iod/diff[8]_i_1__3_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/read_delay[8]_i_1__2_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/orig_delay[8]_i_1__2_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[6].Bank1_iod/diff[8]_i_1__5_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[3].Bank0_iod/diff[8]_i_1__15_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/diff[8]_i_1__2_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[2].Bank1_iod/read_delay[8]_i_1__1_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[2].Bank1_iod/orig_delay[8]_i_1__1_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[2].Bank1_iod/new_delay[8]_i_1__1_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[3].Bank0_iod/new_delay[8]_i_1__15_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[2].Bank1_iod/diff[8]_i_1__1_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/read_delay[8]_i_1__0_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/orig_delay[8]_i_1__0_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/new_delay[8]_i_1__0_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[1].Bank0_iod/orig_delay[8]_i_1__13_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[1].Bank0_iod/diff[8]_i_1__13_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/n_rd_data                                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/read_delay[8]_i_1__8_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/orig_delay[8]_i_1__8_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/new_delay[8]_i_1__8_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[1].Bank0_iod/new_delay[8]_i_1__13_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/diff[8]_i_1__8_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/read_delay[8]_i_1__7_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/orig_delay[8]_i_1__7_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/new_delay[8]_i_1__7_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[3].Bank0_iod/orig_delay[8]_i_1__15_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff[8]_i_1__7_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[7].Bank1_iod/read_delay[8]_i_1__6_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[7].Bank1_iod/orig_delay[8]_i_1__6_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[7].Bank1_iod/new_delay[8]_i_1__6_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[1].Bank0_iod/read_delay[8]_i_1__13_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[2].Bank0_iod/diff[8]_i_1__14_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[7].Bank1_iod/diff[8]_i_1__6_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[6].Bank1_iod/read_delay[8]_i_1__5_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[6].Bank1_iod/orig_delay[8]_i_1__5_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[6].Bank1_iod/new_delay[8]_i_1__5_n_0                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[2].Bank0_iod/new_delay[8]_i_1__14_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[2].Bank2_iod/orig_delay[8]_i_1__27_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[10].Bank1_iod/new_delay[8]_i_1__9_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[7].Bank0_iod/diff[8]_i_1__19_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[10].Bank1_iod/diff[8]_i_1__9_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[0].Bank1_iod/read_delay[8]_i_1_n_0                                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[0].Bank1_iod/orig_delay[8]_i_1_n_0                                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[0].Bank1_iod/new_delay[8]_i_1_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[0].Bank1_iod/diff[8]_i_1_n_0                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[7].Bank0_iod/new_delay[8]_i_1__19_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[7].Bank0_iod/orig_delay[8]_i_1__19_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/n_rd_data                                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[2].Bank2_iod/read_delay[8]_i_1__27_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[10].Bank1_iod/orig_delay[8]_i_1__9_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[2].Bank2_iod/new_delay[8]_i_1__27_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[7].Bank0_iod/read_delay[8]_i_1__19_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[8].Bank0_iod/diff[8]_i_1__20_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[2].Bank2_iod/diff[8]_i_1__27_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[8].Bank0_iod/new_delay[8]_i_1__20_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[8].Bank0_iod/orig_delay[8]_i_1__20_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[8].Bank0_iod/read_delay[8]_i_1__20_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                6 |              9 |         1.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[9].Bank0_iod/diff[8]_i_1__21_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[9].Bank0_iod/new_delay[8]_i_1__21_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[9].Bank0_iod/orig_delay[8]_i_1__21_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[9].Bank0_iod/read_delay[8]_i_1__21_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[10].Bank1_iod/read_delay[8]_i_1__9_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/diff[8]_i_1__0_n_0                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/read_delay[8]_i_1__11_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/orig_delay[8]_i_1__11_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[3].Bank0_iod/read_delay[8]_i_1__15_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                6 |              9 |         1.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/new_delay[8]_i_1__11_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/diff[8]_i_1__11_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/read_delay[8]_i_1__10_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/diff[8]_i_1__16_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/orig_delay[8]_i_1__10_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/new_delay[8]_i_1__10_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/diff[8]_i_1__10_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/diff[8]_i_1__50_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/new_delay[8]_i_1__16_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/orig_delay[8]_i_1__16_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/read_delay[8]_i_1__16_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[5].Bank0_iod/diff[8]_i_1__17_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[5].Bank0_iod/new_delay[8]_i_1__17_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[5].Bank0_iod/orig_delay[8]_i_1__17_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[5].Bank0_iod/read_delay[8]_i_1__17_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                7 |              9 |         1.29 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[6].Bank0_iod/diff[8]_i_1__18_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[6].Bank0_iod/new_delay[8]_i_1__18_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[6].Bank0_iod/orig_delay[8]_i_1__18_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[6].Bank0_iod/read_delay[8]_i_1__18_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                6 |              9 |         1.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/new_delay[8]_i_1__31_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[8].Bank2_iod/new_delay[8]_i_1__33_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/new_delay[8]_i_1__12_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[8].Bank2_iod/diff[8]_i_1__33_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[7].Bank2_iod/read_delay[8]_i_1__32_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[7].Bank2_iod/orig_delay[8]_i_1__32_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[7].Bank2_iod/new_delay[8]_i_1__32_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/orig_delay[8]_i_1__12_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[7].Bank2_iod/diff[8]_i_1__32_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/read_delay[8]_i_1__31_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/orig_delay[8]_i_1__31_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[8].Bank2_iod/orig_delay[8]_i_1__33_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/read_delay[8]_i_1__12_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                6 |              9 |         1.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/diff[8]_i_1__31_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[10].Bank0_iod/diff[8]_i_1__22_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/read_delay[8]_i_1__30_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/orig_delay[8]_i_1__30_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/new_delay[8]_i_1__30_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[10].Bank0_iod/new_delay[8]_i_1__22_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/diff[8]_i_1__30_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[4].Bank2_iod/read_delay[8]_i_1__29_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/new_delay[8]_i_1__38_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/read_delay[8]_i_1__49_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                6 |              9 |         1.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/orig_delay[8]_i_1__49_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/new_delay[8]_i_1__49_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/diff[8]_i_1__49_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/read_delay[8]_i_1__48_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/orig_delay[8]_i_1__48_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/new_delay[8]_i_1__48_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/diff[8]_i_1__48_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/read_delay[8]_i_1__38_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/orig_delay[8]_i_1__38_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay[8]_i_1__24_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/diff[8]_i_1__38_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/n_rd_data                                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[9].Bank2_iod/read_delay[8]_i_1__34_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[9].Bank2_iod/orig_delay[8]_i_1__34_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[9].Bank2_iod/new_delay[8]_i_1__34_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/diff[8]_i_1__12_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[9].Bank2_iod/diff[8]_i_1__34_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[8].Bank2_iod/read_delay[8]_i_1__33_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[11].Bank2_iod/new_delay[8]_i_1__36_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/diff[8]_i_1__26_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/read_delay[8]_i_1__37_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/new_delay[8]_i_1__37_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[11].Bank0_iod/new_delay[8]_i_1__23_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/orig_delay[8]_i_1__25_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/diff[8]_i_1__37_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[11].Bank2_iod/read_delay[8]_i_1__36_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/orig_delay[8]_i_1__24_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[11].Bank2_iod/orig_delay[8]_i_1__36_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/read_delay[8]_i_1__25_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/orig_delay[8]_i_1__37_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[11].Bank0_iod/orig_delay[8]_i_1__23_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[11].Bank2_iod/diff[8]_i_1__36_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[10].Bank2_iod/diff[8]_i_1__35_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[10].Bank2_iod/read_delay[8]_i_1__35_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[10].Bank2_iod/orig_delay[8]_i_1__35_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/new_delay[8]_i_1__24_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[10].Bank2_iod/new_delay[8]_i_1__35_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[11].Bank0_iod/read_delay[8]_i_1__23_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                4 |              9 |         2.25 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/diff[8]_i_1__24_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[3].Bank2_iod/diff[8]_i_1__28_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[4].Bank2_iod/orig_delay[8]_i_1__29_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[4].Bank2_iod/new_delay[8]_i_1__29_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[10].Bank0_iod/orig_delay[8]_i_1__22_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/diff[8]_i_1__25_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[4].Bank2_iod/diff[8]_i_1__29_n_0                                                                                                                                                                       | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[3].Bank2_iod/read_delay[8]_i_1__28_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[3].Bank2_iod/orig_delay[8]_i_1__28_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[3].Bank2_iod/new_delay[8]_i_1__28_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[10].Bank0_iod/read_delay[8]_i_1__22_n_0                                                                                                                                                                | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                5 |              9 |         1.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/read_delay[8]_i_1__26_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/orig_delay[8]_i_1__26_n_0                                                                                                                                                                 | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |              9 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/new_delay[8]_i_1__25_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[11].Bank0_iod/diff[8]_i_1__23_n_0                                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |              9 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/new_delay[8]_i_1__26_n_0                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                1 |              9 |         9.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                   | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                2 |             10 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                   | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                |                3 |             10 |         3.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/counter[11]_i_1__1_n_0                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[84]                                                                                                                                                       |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[9].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[1].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[8].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[5].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[3].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                4 |             12 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[10].Bank0_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                4 |             12 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/bitslip_bank0/counter[11]_i_1__0_n_0                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[24]                                                                                                                                                       |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[11].Bank0_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                4 |             12 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[2].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[6].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/bitslip_bank0/counter[11]_i_1_n_0                                                                                                                                                                              | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[54]                                                                                                                                                       |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                        |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[7].Bank0_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[8].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[9].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[3].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                1 |             12 |        12.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                1 |             12 |        12.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[4].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[3].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[2].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |             12 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[4].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[6].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[7].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                4 |             12 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                4 |             12 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[10].Bank2_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                    |                7 |             12 |         1.71 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                    |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[11].Bank2_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                 |                                                                                                                                                                                                                                         |                8 |             12 |         1.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[2].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/bitslip_bank0/counter[11]_i_1__2_n_0                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[114]                                                                                                                                                      |                4 |             12 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                  |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[10].Bank1_iod/n_user_delay_i                                                                                                                                                                           | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[0].Bank1_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |                2 |             12 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[7].Bank2_iod/n_user_delay_i                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |                3 |             12 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                |                6 |             13 |         2.17 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                9 |             13 |         1.44 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | hw_rst_n_IBUF_inst/O                                                                                                                                                                                                                    |               11 |             13 |         1.18 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                                                   |                4 |             14 |         3.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                                                   |                4 |             14 |         3.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                                                   |                5 |             14 |         2.80 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                                                   |                5 |             14 |         2.80 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[1].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[1]                                                                                                                                                        |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[2].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[62]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[0].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[0]                                                                                                                                                        |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[5].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[95]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[6].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[6]                                                                                                                                                        |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[10].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[10]                                                                                                                                                       |               10 |             15 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[11].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[101]                                                                                                                                                      |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[6].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[66]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[11].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[11]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[10].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[70]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[1].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[91]                                                                                                                                                       |               10 |             15 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[4].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[64]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[7].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[97]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[8].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[68]                                                                                                                                                       |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[5].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[5]                                                                                                                                                        |                9 |             15 |         1.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[99]                                                                                                                                                       |               10 |             15 |         1.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[4].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[94]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[2].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[2]                                                                                                                                                        |                9 |             15 |         1.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[2].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[92]                                                                                                                                                       |                9 |             15 |         1.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[4].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[4]                                                                                                                                                        |                4 |             15 |         3.75 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[3].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[93]                                                                                                                                                       |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[3].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[3]                                                                                                                                                        |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[8].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[98]                                                                                                                                                       |                3 |             15 |         5.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[9].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[39]                                                                                                                                                       |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[9].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[9]                                                                                                                                                        |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[8].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[38]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[3].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[63]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[1].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[61]                                                                                                                                                       |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[7].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[37]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[6].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[36]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[0].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[60]                                                                                                                                                       |                9 |             15 |         1.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[5].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[35]                                                                                                                                                       |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[5].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[65]                                                                                                                                                       |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[11].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[71]                                                                                                                                                       |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[4].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[34]                                                                                                                                                       |                9 |             15 |         1.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[3].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[33]                                                                                                                                                       |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[2].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[32]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[1].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[31]                                                                                                                                                       |                6 |             15 |         2.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[11].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[41]                                                                                                                                                       |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[10].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[40]                                                                                                                                                       |                9 |             15 |         1.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[7].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[67]                                                                                                                                                       |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[0].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[90]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[0].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[30]                                                                                                                                                       |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[10].lane_sync_i/E[0]                                                                                                                                                                            | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[100]                                                                                                                                                      |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inst_generator[9].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[69]                                                                                                                                                       |                8 |             15 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[7].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[7]                                                                                                                                                        |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[6].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[96]                                                                                                                                                       |                5 |             15 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/inst_generator[8].lane_sync_i/E[0]                                                                                                                                                                             | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[8]                                                                                                                                                        |                7 |             15 |         2.14 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[78]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[50]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[43]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[54]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[53]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[10].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[52]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[0].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[42]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[77]                                                                                                                                                       |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/waddr_r[15]_i_1_n_0                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[2].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[74]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[73]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[84]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[11].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[83]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[10].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[82]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[72]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[4].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[76]                                                                                                                                                       |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                                                           |                6 |             16 |         2.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                                                           |                7 |             16 |         2.29 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                                                           |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                                                           |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/waddr_r[15]_i_1_n_0                                                                                                                                                                               | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/waddr_r[15]_i_1_n_0                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/waddr_r[15]_i_1_n_0                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[51]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[3].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[75]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[7].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[49]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[6].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[48]                                                                                                                                                       |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[47]                                                                                                                                                       |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[4].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[46]                                                                                                                                                       |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[45]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[2].Bank1_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[44]                                                                                                                                                       |                1 |             16 |        16.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[24]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[11].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[23]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[10].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[22]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[12]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[110]                                                                                                                                                      |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[109]                                                                                                                                                      |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[108]                                                                                                                                                      |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[107]                                                                                                                                                      |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[106]                                                                                                                                                      |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[3].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[105]                                                                                                                                                      |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[104]                                                                                                                                                      |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[103]                                                                                                                                                      |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[114]                                                                                                                                                      |                5 |             16 |         3.20 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[113]                                                                                                                                                      |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                     | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[112]                                                                                                                                                      |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[102]                                                                                                                                                      |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/waddr_r[15]_i_1_n_0                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[8].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[80]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                    |                8 |             16 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[9].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[81]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[9].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[21]                                                                                                                                                       |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[8].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[20]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[7].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[19]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[6].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[18]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[5].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[17]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[16]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[3].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[15]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[2].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[14]                                                                                                                                                       |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[111]                                                                                                                                                      |                3 |             16 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[7].Bank2_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[79]                                                                                                                                                       |                2 |             16 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[1].Bank0_iod/check_ms_i/sync_stage_i1/sync_flop_0                                                                                                                                                      | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[13]                                                                                                                                                       |                4 |             16 |         4.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                3 |             18 |         6.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                2 |             18 |         9.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                2 |             18 |         9.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                  |                4 |             18 |         4.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                              | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                |                8 |             19 |         2.38 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                                                                              | bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                                                         |                3 |             20 |         6.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                                                                              | bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                                                         |                3 |             20 |         6.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                                                                              | bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                                                         |                3 |             20 |         6.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                                                                              | bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                                                         |                3 |             20 |         6.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                 |                                                                                                                                                                                                                                         |               12 |             24 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             26 |         3.25 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg30                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               17 |             32 |         1.88 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg80                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                8 |             32 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg80                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               13 |             32 |         2.46 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg40                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg30                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               15 |             32 |         2.13 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg60                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[4]                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               13 |             32 |         2.46 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[3]                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               12 |             32 |         2.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg10                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               19 |             32 |         1.68 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg20                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               17 |             32 |         1.88 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg70                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               11 |             32 |         2.91 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg40                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               22 |             32 |         1.45 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg50                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               20 |             32 |         1.60 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg60                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               20 |             32 |         1.60 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg70                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg10                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               18 |             32 |         1.78 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg20                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg30                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               14 |             32 |         2.29 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg40                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               15 |             32 |         2.13 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg50                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               13 |             32 |         2.46 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg60                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               20 |             32 |         1.60 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg50                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               20 |             32 |         1.60 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg40                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |                9 |             32 |         3.56 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg30                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg20                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               19 |             32 |         1.68 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg10                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               21 |             32 |         1.52 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg50                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               17 |             32 |         1.88 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[2]                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               13 |             32 |         2.46 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               18 |             32 |         1.78 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busB_reg_map_iod_i/inst/ctrl_reg80                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               15 |             32 |         2.13 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg70                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg80                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               12 |             32 |         2.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg10                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               19 |             32 |         1.68 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                  | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               12 |             32 |         2.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg20                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               15 |             32 |         2.13 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg30                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               20 |             32 |         1.60 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg40                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               22 |             32 |         1.45 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg50                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               22 |             32 |         1.45 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/ctrl_reg60                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               22 |             32 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |         4.57 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |                8 |             32 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg60                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg70                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               17 |             32 |         1.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                 | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               11 |             32 |         2.91 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg20                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               15 |             32 |         2.13 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/LRX_reg_map_i/inst/ctrl_reg10                                                                                                                                                                                        | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               16 |             32 |         2.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                 |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg80                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               13 |             32 |         2.46 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/LRX_0/inst/busA_reg_map_iod_i/inst/ctrl_reg70                                                                                                                                                                                   | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               11 |             32 |         2.91 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifowr_en                                                                                                                                              | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               15 |             32 |         2.13 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             33 |         1.94 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             34 |         5.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                          |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               13 |             35 |         2.69 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             36 |         2.57 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                         |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                         |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                  |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |               10 |             42 |         4.20 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               15 |             46 |         3.07 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/burst_count_reg[8]                                                                                     |                                                                                                                                                                                                                                         |               16 |             48 |         3.00 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               12 |             50 |         4.17 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                  | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r                                                                                                                                                           |               15 |             50 |         3.33 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                       | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |               12 |             50 |         4.17 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                       | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |               14 |             50 |         3.57 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                                 | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |               12 |             54 |         4.50 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_reg[0]                                                                                 | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |               15 |             54 |         3.60 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               20 |             62 |         3.10 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |                9 |             64 |         7.11 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                        | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |                9 |             64 |         7.11 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                  | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               12 |             64 |         5.33 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifowr_en_0                                                                                                                                       | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               12 |             64 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             65 |         2.17 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                     |               10 |             68 |         6.80 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     | bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |            103 |         4.90 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | hw_rst_n_IBUF_inst/O                                                                                                                                                                                                                    |              101 |            110 |         1.09 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[9]                                                                                                                                                        |               30 |            153 |         5.10 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[1]                                                                                                                                                        |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[41]                                                                                                                                                       |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[40]                                                                                                                                                       |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[98]                                                                                                                                                       |               25 |            153 |         6.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[100]                                                                                                                                                      |               28 |            153 |         5.46 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[99]                                                                                                                                                       |               29 |            153 |         5.28 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[97]                                                                                                                                                       |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[31]                                                                                                                                                       |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[2]                                                                                                                                                        |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[10]                                                                                                                                                       |               25 |            153 |         6.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[7]                                                                                                                                                        |               29 |            153 |         5.28 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[6]                                                                                                                                                        |               23 |            153 |         6.65 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[4]                                                                                                                                                        |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[32]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[3]                                                                                                                                                        |               29 |            153 |         5.28 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[92]                                                                                                                                                       |               29 |            153 |         5.28 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[91]                                                                                                                                                       |               29 |            153 |         5.28 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[33]                                                                                                                                                       |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[61]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[62]                                                                                                                                                       |               25 |            153 |         6.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[63]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[64]                                                                                                                                                       |               24 |            153 |         6.38 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[71]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[93]                                                                                                                                                       |               25 |            153 |         6.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[95]                                                                                                                                                       |               24 |            153 |         6.38 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[101]                                                                                                                                                      |               22 |            153 |         6.95 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[94]                                                                                                                                                       |               30 |            153 |         5.10 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[11]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[37]                                                                                                                                                       |               33 |            153 |         4.64 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[67]                                                                                                                                                       |               25 |            153 |         6.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[70]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[69]                                                                                                                                                       |               33 |            153 |         4.64 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[68]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[65]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[66]                                                                                                                                                       |               27 |            153 |         5.67 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[96]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[8]                                                                                                                                                        |               24 |            153 |         6.38 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[5]                                                                                                                                                        |               25 |            153 |         6.12 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[34]                                                                                                                                                       |               24 |            153 |         6.38 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[38]                                                                                                                                                       |               28 |            153 |         5.46 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[39]                                                                                                                                                       |               24 |            153 |         6.38 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[35]                                                                                                                                                       |               26 |            153 |         5.88 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[36]                                                                                                                                                       |               31 |            153 |         4.94 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[0]                                                                                                                                                        |               32 |            185 |         5.78 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[90]                                                                                                                                                       |               27 |            185 |         6.85 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[60]                                                                                                                                                       |               27 |            185 |         6.85 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[30]                                                                                                                                                       |               28 |            185 |         6.61 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[7]                                                                                                                                                        |               83 |            225 |         2.71 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[5]                                                                                                                                                        |               81 |            225 |         2.78 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[1]                                                                                                                                                        |               86 |            225 |         2.62 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r[3]                                                                                                                                                        |               85 |            225 |         2.65 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[114]                                                                                                                                                      |               89 |            414 |         4.65 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[84]                                                                                                                                                       |              102 |            414 |         4.06 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[24]                                                                                                                                                       |               92 |            414 |         4.50 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          | bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r[54]                                                                                                                                                       |               88 |            414 |         4.70 |
|  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              203 |            590 |         2.91 |
|  bd_ref_design_i/lrx_hier/LRX_0/inst/app_clk                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1150 |           5716 |         4.97 |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


