#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 26 07:01:29 2019
# Process ID: 1708
# Current directory: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7796 L:\XILINX_FPGA\02_example_SOC\CH27_DMA_PL_LWIP\Miz_sys\Miz_sys.xpr
# Log file: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/vivado.log
# Journal file: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'L:/REV2019/MZ7XAB/MZ7XA_7020/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/DOC/Miz_ip_lib', nor could it be found using path 'L:/REV2019/MZ7XAB/MZ7XA_7020/02_example_SOC/CH27_DMA_PL_LWIP/DOC/Miz_ip_lib'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/DOC/Miz_ip_lib'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 899.504 ; gain = 171.938
update_compile_order -fileset sources_1
open_bd_design {L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dma_0/s2mm_introut(intr) and /ila_0/probe0(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 959.152 ; gain = 55.855
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {23} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
set_property location {2.5 781 888} [get_bd_cells axi_dma_0]
set_property location {2 757 520} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
startgroup
set_property -dict [list CONFIG.c_include_mm2s {0} CONFIG.c_include_s2mm {1}] [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_mm2s_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe0(undef) and /axi_dma_0/s2mm_introut(intr)
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { S_AXIS_1 } ]
endgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_bd_intf_ports S_AXIS]
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
assign_bd_address
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 1G ]>
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
open_bd_design {L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_ports FCLK_CLK1]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
set_property name FCLK_CLK1 [get_bd_ports FCLK_CLK1_0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {S_AXIS_1 }]
true
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets S_AXIS_1] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/s_axis_aclk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
INFO: [Device 21-403] Loading part xc7z020clg400-2
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 1 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /s_axis_aclk to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /s_axis_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /S_AXIS_1, to System ILA slot interface pin /system_ila_0/SLOT_0_AXIS for debug.
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.832 ; gain = 232.277
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {2.5} CONFIG.C_DATA_DEPTH {8192}] [get_bd_cells system_ila_0]
endgroup
open_bd_design {L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
open_bd_design {L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1548.172 ; gain = 131.789
add_files -norecurse L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
export_ip_user_files -of_objects  [get_files L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/constrs_1/new/dma_system_wrapper.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/constrs_1/new/dma_system_wrapper.xdc
file delete -force L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/constrs_1/new/dma_system_wrapper.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
[Sun May 26 07:27:05 2019] Launched synth_1...
Run output will be captured here: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Sun May 26 07:27:05 2019] Launched impl_1...
Run output will be captured here: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1711.445 ; gain = 157.273
open_bd_design {L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
set_property name rst_processing_system7_0_100M [get_bd_cells rst_processing_system7_0_50M]
save_bd_design
Wrote  : <L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
set_property location {4 1415 678} [get_bd_cells processing_system7_0]
set_property location {4 1441 410} [get_bd_cells axi_gpio_0]
set_property location {3 973 422} [get_bd_cells rst_processing_system7_0_100M]
set_property location {1724 477} [get_bd_ports peripheral_aresetn]
save_bd_design
Wrote  : <L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'l:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
[Sun May 26 11:38:51 2019] Launched synth_1...
Run output will be captured here: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Sun May 26 11:38:51 2019] Launched impl_1...
Run output will be captured here: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1973.750 ; gain = 84.066
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 26 11:50:47 2019] Launched synth_1...
Run output will be captured here: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Sun May 26 11:50:47 2019] Launched impl_1...
Run output will be captured here: L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

launch_sdk -workspace L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec L:/XILINX_FPGA/02_example_SOC/CH27_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 26 15:18:09 2019...
