Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 12 19:26:13 2022
| Host         : DESKTOP-PEGIUMG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              17 |           12 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_d_BUFG    |                                                     |                                          |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG |                                                     |                                          |                1 |              2 |         2.00 |
|  clk_d_BUFG    | hc/video_on                                         | nolabel_line28/inp_unit/blue0            |                1 |              4 |         4.00 |
|  clk_d_BUFG    | hc/video_on                                         | nolabel_line28/inp_unit/green0           |                1 |              4 |         4.00 |
|  clk_d_BUFG    | hc/video_on                                         | nolabel_line28/inp_unit/red0             |                2 |              4 |         2.00 |
|  clk_d_BUFG    | nolabel_line28/inp_unit/select_position[3]_i_1_n_0  |                                          |                3 |              4 |         1.33 |
|  clk_d_BUFG    | nolabel_line28/inp_unit/player2_position[3]_i_1_n_0 |                                          |                1 |              4 |         4.00 |
|  clk_d_BUFG    | nolabel_line28/inp_unit/state                       | nolabel_line28/inp_unit/state[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_d_BUFG    |                                                     | hc/h_count[9]_i_1_n_0                    |                3 |             10 |         3.33 |
|  clk_d_BUFG    | hc/E[0]                                             | hc/SR[0]                                 |                4 |             10 |         2.50 |
|  clk_d_BUFG    |                                                     | reset_IBUF                               |               12 |             17 |         1.42 |
+----------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


