// Seed: 3266097110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  parameter id_7 = 1;
  assign id_3[1'd0+id_7] = -1'h0;
endmodule
