Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1_AR75334_AR75389 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Mon Aug 30 16:27:22 2021
| Host             : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xczu5ev-sfvc784-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.113        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.736        |
| Device Static (W)        | 0.377        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 97.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |       11 |       --- |             --- |
| CLB Logic                |     0.012 |     8984 |       --- |             --- |
|   LUT as Logic           |     0.006 |     2169 |    117120 |            1.85 |
|   LUT as Shift Register  |     0.004 |      353 |     57600 |            0.61 |
|   Register               |     0.001 |     4928 |    234240 |            2.10 |
|   CARRY8                 |    <0.001 |      104 |     14640 |            0.71 |
|   LUT as Distributed RAM |    <0.001 |       32 |     57600 |            0.06 |
|   Others                 |     0.000 |      605 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       36 |    117120 |            0.03 |
| Signals                  |     0.014 |     6810 |       --- |             --- |
| Block RAM                |     0.051 |     30.5 |       144 |           21.18 |
| I/O                      |     0.009 |        3 |       252 |            1.19 |
| GTH                      |     0.603 |        2 |         4 |           50.00 |
| Static Power             |     0.377 |          |           |                 |
| Total                    |     1.113 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.356 |       0.273 |      0.083 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.037 |       0.001 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.076 |       0.000 |      0.076 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.036 |       0.004 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.007 |       0.000 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.190 |       0.188 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.251 |       0.247 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.012 |       0.012 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                        | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |             3.2 |
| GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                        | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |             3.2 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                |            50.0 |
| mgtrefclk_p                                                                                         | mgtrefclk_p                                                                                                                                                                                                                      |             8.0 |
| qpll0outclk_out[0]                                                                                  | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outclk_out[0]    |             0.2 |
| qpll0outrefclk_out[0]                                                                               | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[1].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0] |             8.0 |
| rxoutclk_out[0]                                                                                     | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]              |             3.2 |
| sys_clk_p                                                                                           | sys_clk_p                                                                                                                                                                                                                        |             5.0 |
| txoutclk_out[0]                                                                                     | gt_exdes_m0/example_wrapper_inst/gt_inst/inst/gen_gtwizard_gthe4_top.gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]              |             3.2 |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     0.736 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   gt_exdes_m0            |     0.617 |
|     example_wrapper_inst |     0.607 |
|       gt_inst            |     0.607 |
|     gt_vio_0_inst        |     0.003 |
|       inst               |     0.003 |
|   packet_rec_m0          |     0.006 |
|     word_align_m0        |     0.003 |
|   packet_rec_m1          |     0.006 |
|     word_align_m0        |     0.003 |
|   packet_send_m0         |     0.008 |
|   sys_clk_ibufgds        |     0.003 |
|   tx_reset_m0            |     0.001 |
|     U0                   |     0.001 |
|   u0                     |     0.090 |
|     inst                 |     0.090 |
|       ila_core_inst      |     0.090 |
+--------------------------+-----------+


