===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.4714 seconds

  ----Wall Time----  ----Name----
    4.3758 ( 12.3%)  FIR Parser
   17.0365 ( 48.0%)  'firrtl.circuit' Pipeline
    0.6067 (  1.7%)    CreateSiFiveMetadata
    1.5625 (  4.4%)    'firrtl.module' Pipeline
    1.4227 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1398 (  0.4%)      LowerCHIRRTL
    0.1144 (  0.3%)    InferWidths
    0.7888 (  2.2%)    InferResets
    0.0223 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0229 (  0.1%)    PrefixModules
    0.7649 (  2.2%)    LowerFIRRTLTypes
    6.9096 ( 19.5%)    'firrtl.module' Pipeline
    0.9547 (  2.7%)      ExpandWhens
    5.9549 ( 16.8%)      Canonicalizer
    0.4436 (  1.3%)    Inliner
    1.2499 (  3.5%)    IMConstProp
    0.0360 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.5729 ( 12.9%)    'firrtl.module' Pipeline
    4.5729 ( 12.9%)      Canonicalizer
    2.6519 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.8851 ( 22.2%)  'hw.module' Pipeline
    0.0933 (  0.3%)    HWCleanup
    1.1727 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.5324 ( 18.4%)    Canonicalizer
    0.0867 (  0.2%)    HWLegalizeModules
    0.4096 (  1.2%)  HWLegalizeNames
    0.9537 (  2.7%)  'hw.module' Pipeline
    0.9537 (  2.7%)    PrettifyVerilog
    2.1567 (  6.1%)  ExportVerilog emission
    0.0021 (  0.0%)  Rest
   35.4714 (100.0%)  Total

{
  totalTime: 35.501,
  maxMemory: 598945792
}
