# Implementation of an Effective 16T 1-bit Hybrid Full Adder cell in 28nm process
# Table of contents
- [Abstract]()
- [Introduction]()
- [Design of the proposed 1-bit hybrid full adder]()
- [Simulation and Performance analysis]()
  - [Power]()
  - [Delay]()
- [Conclusion]()
- [Acknowledgement]()
- [References]()
