# SHA-256 Hardware Implementation (Verilog)
Fully focus on SHA-256 implementation with **Carry-Select Adder (CSA)** to reduce the critical path and improve timing performance on FPGA.

This project is based on the open-source reference design from:  
ğŸ‘‰ https://github.com/secworks/sha256.git

---

## âœ¨ Features
- Fully synthesizable SHA-256 implementation in Verilog  
- **Carry-Select Adder optimization** for improved FMax  
- Verified with functional simulation  
- Tested on Intel/Altera Cyclone-IV FPGA
---

## âš™ï¸ FPGA Synthesis Results

**Device:** Cyclone IV E â€“ EP4CE6E22C6  
**Tool:** Quartus II 13.0 Web Edition  
**Corner:** Slow 85Â°C / 1200mV and Slow 0Â°C / 1200mV

### FMax Summary

| Model | Slow 85Â°C / 1200mV | Slow 0Â°C / 1200mV |
|-------|---------------------|--------------------|
| **FMax** | ~93.31 MHz | ~103 MHz |

---
ğŸ“œ License
Original base code (secworks/sha256) under BSD license.
