Analysis & Synthesis report for ALU
Tue Sep 12 09:19:15 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: alu:fpgaAlu
 11. Parameter Settings for User Entity Instance: alu:fpgaAlu|orNbits:aluOr
 12. Parameter Settings for User Entity Instance: alu:fpgaAlu|andNbits:aluAnd
 13. Parameter Settings for User Entity Instance: alu:fpgaAlu|xorNbits:aluXor
 14. Parameter Settings for User Entity Instance: alu:fpgaAlu|shiftLeftNbits:aluSl
 15. Parameter Settings for User Entity Instance: alu:fpgaAlu|shiftRightNbits:aluSr
 16. Parameter Settings for User Entity Instance: alu:fpgaAlu|sumadorNbits:aluSum
 17. Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes
 18. Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|complemento:comp2b
 19. Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1
 20. Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum2
 21. Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|complemento:comp2c
 22. Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul
 23. Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum
 24. Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[1].sum
 25. Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[2].sum
 26. Parameter Settings for User Entity Instance: alu:fpgaAlu|divisor:aluDiv
 27. Parameter Settings for User Entity Instance: alu:fpgaAlu|aluMux:aluMuxInstance
 28. Parameter Settings for Inferred Entity Instance: alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0
 30. Port Connectivity Checks: "alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[2].sum"
 31. Port Connectivity Checks: "alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[1].sum"
 32. Port Connectivity Checks: "alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum"
 33. Port Connectivity Checks: "alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum2"
 34. Port Connectivity Checks: "alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1"
 35. Port Connectivity Checks: "alu:fpgaAlu|sumadorNbits:aluSum"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep 12 09:19:14 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; ALU                                            ;
; Top-level Entity Name           ; FPGAInterface                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 25                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FPGAInterface      ; ALU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; sumador1bit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumador1bit.sv             ;         ;
; sumadorNbits.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits.sv            ;         ;
; shiftLeftNbits.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv          ;         ;
; shift1bit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shift1bit.sv               ;         ;
; complemento.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/complemento.sv             ;         ;
; restadorNbits.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits.sv           ;         ;
; andNbits.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/andNbits.sv                ;         ;
; orNbits.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/orNbits.sv                 ;         ;
; xorNbits.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/xorNbits.sv                ;         ;
; shiftRightNbits.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits.sv         ;         ;
; multiplicador.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador.sv           ;         ;
; divisor.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv                 ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv                     ;         ;
; displayHexadecimal.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/displayHexadecimal.sv      ;         ;
; aluMux.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/aluMux.sv                  ;         ;
; FPGAInterface.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv           ;         ;
; fpgaMux.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                      ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                           ;         ;
; db/lpm_divide_1am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/lpm_divide_1am.tdf      ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/sign_div_unsign_7kh.tdf ;         ;
; db/alt_u_div_kse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/alt_u_div_kse.tdf       ;         ;
; db/lpm_divide_42m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/lpm_divide_42m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 77           ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 129          ;
;     -- 7 input functions                    ; 1            ;
;     -- 6 input functions                    ; 23           ;
;     -- 5 input functions                    ; 27           ;
;     -- 4 input functions                    ; 34           ;
;     -- <=3 input functions                  ; 44           ;
;                                             ;              ;
; Dedicated logic registers                   ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 25           ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; bIn[2]~input ;
; Maximum fan-out                             ; 34           ;
; Total fan-out                               ; 555          ;
; Average fan-out                             ; 3.10         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name         ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FPGAInterface                                ; 129 (0)             ; 0 (0)                     ; 0                 ; 0          ; 25   ; 0            ; |FPGAInterface                                                                                                                            ; FPGAInterface       ; work         ;
;    |alu:fpgaAlu|                              ; 114 (6)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu                                                                                                                ; alu                 ; work         ;
;       |aluMux:aluMuxInstance|                 ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|aluMux:aluMuxInstance                                                                                          ; aluMux              ; work         ;
;       |andNbits:aluAnd|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|andNbits:aluAnd                                                                                                ; andNbits            ; work         ;
;       |divisor:aluDiv|                        ; 44 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv                                                                                                 ; divisor             ; work         ;
;          |lpm_divide:Div0|                    ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_1am:auto_generated|   ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0|lpm_divide_1am:auto_generated                                                   ; lpm_divide_1am      ; work         ;
;                |sign_div_unsign_7kh:divider|  ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0|lpm_divide_1am:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                   |alt_u_div_kse:divider|     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0|lpm_divide_1am:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse       ; work         ;
;          |lpm_divide:Mod0|                    ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_42m:auto_generated|   ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0|lpm_divide_42m:auto_generated                                                   ; lpm_divide_42m      ; work         ;
;                |sign_div_unsign_7kh:divider|  ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                   |alt_u_div_kse:divider|     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse       ; work         ;
;       |multiplicador:aluMul|                  ; 15 (5)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul                                                                                           ; multiplicador       ; work         ;
;          |sumadorNbits:sums_generator[0].sum| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum                                                        ; sumadorNbits        ; work         ;
;             |sumador1bit:sum_creator[1].sum|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum|sumador1bit:sum_creator[1].sum                         ; sumador1bit         ; work         ;
;             |sumador1bit:sum_creator[2].sum|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum|sumador1bit:sum_creator[2].sum                         ; sumador1bit         ; work         ;
;             |sumador1bit:sum_creator[3].sum|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum|sumador1bit:sum_creator[3].sum                         ; sumador1bit         ; work         ;
;             |sumador1bit:sum|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum|sumador1bit:sum                                        ; sumador1bit         ; work         ;
;          |sumadorNbits:sums_generator[1].sum| ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[1].sum                                                        ; sumadorNbits        ; work         ;
;             |sumador1bit:sum_creator[1].sum|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[1].sum|sumador1bit:sum_creator[1].sum                         ; sumador1bit         ; work         ;
;             |sumador1bit:sum|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[1].sum|sumador1bit:sum                                        ; sumador1bit         ; work         ;
;          |sumadorNbits:sums_generator[2].sum| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[2].sum                                                        ; sumadorNbits        ; work         ;
;             |sumador1bit:sum|                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[2].sum|sumador1bit:sum                                        ; sumador1bit         ; work         ;
;       |restadorNbits:aluRes|                  ; 11 (4)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|restadorNbits:aluRes                                                                                           ; restadorNbits       ; work         ;
;          |sumadorNbits:sum1|                  ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1                                                                         ; sumadorNbits        ; work         ;
;             |sumador1bit:sum_creator[1].sum|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1|sumador1bit:sum_creator[1].sum                                          ; sumador1bit         ; work         ;
;             |sumador1bit:sum_creator[2].sum|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1|sumador1bit:sum_creator[2].sum                                          ; sumador1bit         ; work         ;
;             |sumador1bit:sum_creator[3].sum|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1|sumador1bit:sum_creator[3].sum                                          ; sumador1bit         ; work         ;
;          |sumadorNbits:sum2|                  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum2                                                                         ; sumadorNbits        ; work         ;
;             |sumador1bit:sum_creator[3].sum|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum2|sumador1bit:sum_creator[3].sum                                          ; sumador1bit         ; work         ;
;       |shiftLeftNbits:aluSl|                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|shiftLeftNbits:aluSl                                                                                           ; shiftLeftNbits      ; work         ;
;       |shiftRightNbits:aluSr|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|shiftRightNbits:aluSr                                                                                          ; shiftRightNbits     ; work         ;
;       |sumadorNbits:aluSum|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|sumadorNbits:aluSum                                                                                            ; sumadorNbits        ; work         ;
;          |sumador1bit:sum_creator[1].sum|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|sumadorNbits:aluSum|sumador1bit:sum_creator[1].sum                                                             ; sumador1bit         ; work         ;
;          |sumador1bit:sum_creator[2].sum|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|alu:fpgaAlu|sumadorNbits:aluSum|sumador1bit:sum_creator[2].sum                                                             ; sumador1bit         ; work         ;
;    |display_hexadecimal:hexSeg|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|display_hexadecimal:hexSeg                                                                                                 ; display_hexadecimal ; work         ;
;    |fpgaMux:fpgaMuxi|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGAInterface|fpgaMux:fpgaMuxi                                                                                                           ; fpgaMux             ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; fpgaMux:fpgaMuxi|result[1]                         ; fpgaMux:fpgaMuxi|WideOr2 ; yes                    ;
; fpgaMux:fpgaMuxi|result[2]                         ; fpgaMux:fpgaMuxi|WideOr2 ; yes                    ;
; fpgaMux:fpgaMuxi|result[0]                         ; fpgaMux:fpgaMuxi|WideOr2 ; yes                    ;
; fpgaMux:fpgaMuxi|result[3]                         ; fpgaMux:fpgaMuxi|WideOr2 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; N              ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|orNbits:aluOr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|andNbits:aluAnd ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|xorNbits:aluXor ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|shiftLeftNbits:aluSl ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|shiftRightNbits:aluSr ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|sumadorNbits:aluSum ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|complemento:comp2b ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|restadorNbits:aluRes|complemento:comp2c ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[1].sum ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[2].sum ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|divisor:aluDiv ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:fpgaAlu|aluMux:aluMuxInstance ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_1am ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[2].sum" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; cIn  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[1].sum" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; cIn  ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:fpgaAlu|multiplicador:aluMul|sumadorNbits:sums_generator[0].sum" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; aIn[3] ; Input ; Info     ; Stuck at GND                                                        ;
; cIn    ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum2"                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bIn  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:fpgaAlu|restadorNbits:aluRes|sumadorNbits:sum1" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; cIn  ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "alu:fpgaAlu|sumadorNbits:aluSum" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; cIn  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 131                         ;
;     arith             ; 12                          ;
;         0 data inputs ; 4                           ;
;         2 data inputs ; 2                           ;
;         5 data inputs ; 6                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 100                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 28                          ;
;         5 data inputs ; 21                          ;
;         6 data inputs ; 23                          ;
;     shared            ; 18                          ;
;         0 data inputs ; 6                           ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 6                           ;
; boundary_port         ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 8.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue Sep 12 09:19:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sumador1bit.sv
    Info (12023): Found entity 1: sumador1bit File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumador1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumador1bit_tb.sv
    Info (12023): Found entity 1: sumador1bit_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumador1bit_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sumadornbits.sv
    Info (12023): Found entity 1: sumadorNbits File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumadornbits_tb.sv
    Info (12023): Found entity 1: sumadorNbits_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shiftleftnbits_tb.sv
    Info (12023): Found entity 1: shiftLeftNbits_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shiftleftnbits.sv
    Info (12023): Found entity 1: shiftLeftNbits File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift1bit.sv
    Info (12023): Found entity 1: shift1bit File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shift1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file complemento.sv
    Info (12023): Found entity 1: complemento File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/complemento.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file complemento_tb.sv
    Info (12023): Found entity 1: complemento_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/complemento_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file restadornbits.sv
    Info (12023): Found entity 1: restadorNbits File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restadornbits_tb.sv
    Info (12023): Found entity 1: restadorNbits_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file andnbits.sv
    Info (12023): Found entity 1: andNbits File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/andNbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ornbits.sv
    Info (12023): Found entity 1: orNbits File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/orNbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xornbits.sv
    Info (12023): Found entity 1: xorNbits File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/xorNbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebas.sv
    Info (12023): Found entity 1: pruebas File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/pruebas.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pruebas_tb.sv
    Info (12023): Found entity 1: pruebas_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/pruebas_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shiftrightnbits.sv
    Info (12023): Found entity 1: shiftRightNbits File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftrightnbits_tb.sv
    Info (12023): Found entity 1: shiftRightNbits_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador.sv
    Info (12023): Found entity 1: multiplicador File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador_tb.sv
    Info (12023): Found entity 1: multiplicador_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divisor.sv
    Info (12023): Found entity 1: divisor File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor_tb.sv
    Info (12023): Found entity 1: divisor_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displayhexadecimal.sv
    Info (12023): Found entity 1: display_hexadecimal File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/displayHexadecimal.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alumux.sv
    Info (12023): Found entity 1: aluMux File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/aluMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpgainterface.sv
    Info (12023): Found entity 1: FPGAInterface File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpgamux.sv
    Info (12023): Found entity 1: fpgaMux File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpgamux_tb.sv
    Info (12023): Found entity 1: fpgaMux_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fpgainterface_tb.sv
    Info (12023): Found entity 1: fpgaInterface_tb File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaInterface_tb.sv Line: 2
Info (12127): Elaborating entity "FPGAInterface" for the top level hierarchy
Info (12128): Elaborating entity "fpgaMux" for hierarchy "fpgaMux:fpgaMuxi" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv Line: 9
Warning (10270): Verilog HDL Case Statement warning at fpgaMux.sv(7): incomplete case statement has no default case item File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
Warning (10240): Verilog HDL Always Construct warning at fpgaMux.sv(7): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
Info (10041): Inferred latch for "result[0]" at fpgaMux.sv(7) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
Info (10041): Inferred latch for "result[1]" at fpgaMux.sv(7) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
Info (10041): Inferred latch for "result[2]" at fpgaMux.sv(7) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
Info (10041): Inferred latch for "result[3]" at fpgaMux.sv(7) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
Info (12128): Elaborating entity "alu" for hierarchy "alu:fpgaAlu" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv Line: 10
Warning (10230): Verilog HDL assignment warning at ALU.sv(26): truncated value with size 32 to match size of target (1) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 26
Warning (10230): Verilog HDL assignment warning at ALU.sv(27): truncated value with size 32 to match size of target (1) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 27
Warning (10230): Verilog HDL assignment warning at ALU.sv(28): truncated value with size 32 to match size of target (1) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 28
Warning (10230): Verilog HDL assignment warning at ALU.sv(29): truncated value with size 32 to match size of target (1) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 29
Info (12128): Elaborating entity "orNbits" for hierarchy "alu:fpgaAlu|orNbits:aluOr" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 13
Info (12128): Elaborating entity "andNbits" for hierarchy "alu:fpgaAlu|andNbits:aluAnd" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 14
Info (12128): Elaborating entity "xorNbits" for hierarchy "alu:fpgaAlu|xorNbits:aluXor" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 15
Info (12128): Elaborating entity "shiftLeftNbits" for hierarchy "alu:fpgaAlu|shiftLeftNbits:aluSl" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 16
Warning (10240): Verilog HDL Always Construct warning at shiftLeftNbits.sv(17): inferring latch(es) for variable "temp2", which holds its previous value in one or more paths through the always construct File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv Line: 17
Info (12128): Elaborating entity "shift1bit" for hierarchy "alu:fpgaAlu|shiftLeftNbits:aluSl|shift1bit:shift_creator[0].sll" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv Line: 12
Info (12128): Elaborating entity "shiftRightNbits" for hierarchy "alu:fpgaAlu|shiftRightNbits:aluSr" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 17
Warning (10240): Verilog HDL Always Construct warning at shiftRightNbits.sv(17): inferring latch(es) for variable "temp2", which holds its previous value in one or more paths through the always construct File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits.sv Line: 17
Info (12128): Elaborating entity "sumadorNbits" for hierarchy "alu:fpgaAlu|sumadorNbits:aluSum" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 18
Info (12128): Elaborating entity "sumador1bit" for hierarchy "alu:fpgaAlu|sumadorNbits:aluSum|sumador1bit:sum" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits.sv Line: 15
Info (12128): Elaborating entity "restadorNbits" for hierarchy "alu:fpgaAlu|restadorNbits:aluRes" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 19
Info (12128): Elaborating entity "complemento" for hierarchy "alu:fpgaAlu|restadorNbits:aluRes|complemento:comp2b" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits.sv Line: 10
Info (12128): Elaborating entity "multiplicador" for hierarchy "alu:fpgaAlu|multiplicador:aluMul" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 20
Warning (10230): Verilog HDL assignment warning at multiplicador.sv(48): truncated value with size 32 to match size of target (1) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador.sv Line: 48
Info (12128): Elaborating entity "divisor" for hierarchy "alu:fpgaAlu|divisor:aluDiv" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 21
Warning (10036): Verilog HDL or VHDL warning at divisor.sv(7): object "tempDiv" assigned a value but never read File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 7
Warning (10036): Verilog HDL or VHDL warning at divisor.sv(7): object "tempDvd" assigned a value but never read File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 7
Warning (10036): Verilog HDL or VHDL warning at divisor.sv(9): object "uno" assigned a value but never read File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 9
Warning (10036): Verilog HDL or VHDL warning at divisor.sv(9): object "zero" assigned a value but never read File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 9
Warning (10230): Verilog HDL assignment warning at divisor.sv(26): truncated value with size 5 to match size of target (4) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 26
Warning (10240): Verilog HDL Always Construct warning at divisor.sv(12): inferring latch(es) for variable "shamt", which holds its previous value in one or more paths through the always construct File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 12
Info (12128): Elaborating entity "aluMux" for hierarchy "alu:fpgaAlu|aluMux:aluMuxInstance" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv Line: 25
Warning (10230): Verilog HDL assignment warning at aluMux.sv(26): truncated value with size 16 to match size of target (4) File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/aluMux.sv Line: 26
Info (12128): Elaborating entity "display_hexadecimal" for hierarchy "display_hexadecimal:hexSeg" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv Line: 11
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:fpgaAlu|divisor:aluDiv|Div0" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:fpgaAlu|divisor:aluDiv|Mod0" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 32
Info (12130): Elaborated megafunction instantiation "alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 31
Info (12133): Instantiated megafunction "alu:fpgaAlu|divisor:aluDiv|lpm_divide:Div0" with the following parameter: File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 31
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf
    Info (12023): Found entity 1: lpm_divide_1am File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/lpm_divide_1am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf
    Info (12023): Found entity 1: alt_u_div_kse File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/alt_u_div_kse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0" File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 32
Info (12133): Instantiated megafunction "alu:fpgaAlu|divisor:aluDiv|lpm_divide:Mod0" with the following parameter: File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info (12023): Found entity 1: lpm_divide_42m File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/lpm_divide_42m.tdf Line: 25
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch fpgaMux:fpgaMuxi|result[1] has unsafe behavior File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sel[4] File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv Line: 4
Warning (13012): Latch fpgaMux:fpgaMuxi|result[2] has unsafe behavior File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sel[0] File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv Line: 4
Warning (13012): Latch fpgaMux:fpgaMuxi|result[0] has unsafe behavior File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sel[4] File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv Line: 4
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/output_files/ALU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 129 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Tue Sep 12 09:19:15 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/output_files/ALU.map.smsg.


