/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [26:0] _03_;
  wire [7:0] _04_;
  wire [8:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [24:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [26:0] celloutsig_0_32z;
  wire [19:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [31:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [22:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_5z ? celloutsig_0_17z : celloutsig_0_7z[1];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[8] | celloutsig_1_1z[5]) & (celloutsig_1_3z | celloutsig_1_1z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_8z[10] | celloutsig_0_12z) & (celloutsig_0_5z | celloutsig_0_10z[7]));
  assign celloutsig_0_53z = 1'h1 | ~(_01_);
  assign celloutsig_0_12z = celloutsig_0_0z[6] | celloutsig_0_6z[6];
  assign celloutsig_0_25z = celloutsig_0_4z | celloutsig_0_7z[0];
  assign celloutsig_0_4z = celloutsig_0_0z[4] ^ in_data[20];
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_8z[1];
  assign celloutsig_1_16z = celloutsig_1_6z[6] ^ celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_16z ^ celloutsig_1_9z;
  assign celloutsig_0_17z = ~(celloutsig_0_13z ^ celloutsig_0_12z);
  assign celloutsig_0_23z = ~(celloutsig_0_22z[2] ^ celloutsig_0_17z);
  reg [26:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 27'h0000000;
    else _17_ <= { celloutsig_0_39z[3:1], celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_26z };
  assign { _03_[26:23], _02_, _03_[21:16], _01_, _03_[14:0] } = _17_;
  reg [7:0] _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 8'h00;
    else _18_ <= { celloutsig_0_0z[3:0], celloutsig_0_7z };
  assign { _00_, _04_[6:0] } = _18_;
  assign celloutsig_0_26z = celloutsig_0_8z / { 1'h1, in_data[69:55], celloutsig_0_1z, 1'h1 };
  assign celloutsig_0_16z = 1'h1 && { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_19z[19:15], celloutsig_0_21z, celloutsig_0_7z } && { celloutsig_0_8z[16:8], celloutsig_0_21z };
  assign celloutsig_0_29z = { celloutsig_0_22z[5:1], celloutsig_0_20z } && { celloutsig_0_0z[8:1], celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[105:101] < in_data[127:123];
  assign celloutsig_1_5z = celloutsig_1_1z[5] & ~(celloutsig_1_0z);
  assign celloutsig_0_54z = { celloutsig_0_32z[15:9], celloutsig_0_39z, celloutsig_0_12z, celloutsig_0_39z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_4z } % { 1'h1, celloutsig_0_38z[13:1], celloutsig_0_26z };
  assign celloutsig_0_28z = { celloutsig_0_22z[3:1], celloutsig_0_1z } % { 1'h1, celloutsig_0_22z[2:0] };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z } * { in_data[121], celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z[14:13], 1'h1, celloutsig_0_6z[11:0], celloutsig_0_5z } * { celloutsig_0_6z[11:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, 2'h3, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_10z[6:1], 2'h3, celloutsig_0_6z[14:13], 1'h1, celloutsig_0_6z[11:0], celloutsig_0_16z, celloutsig_0_18z } * { in_data[61], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_4z, _00_, _04_[6:0], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } != celloutsig_1_1z[8:4];
  assign celloutsig_0_3z = { celloutsig_0_0z[7:5], celloutsig_0_1z, celloutsig_0_1z } != in_data[54:50];
  assign celloutsig_0_39z = ~ { celloutsig_0_8z[3:0], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[93:85] | in_data[69:61];
  assign celloutsig_1_2z = celloutsig_1_1z[11:0] | in_data[109:98];
  assign celloutsig_0_5z = celloutsig_0_0z[0] & celloutsig_0_3z;
  assign celloutsig_1_3z = ^ celloutsig_1_1z[12:10];
  assign celloutsig_0_1z = ^ celloutsig_0_0z[8:2];
  assign celloutsig_0_13z = ^ { celloutsig_0_6z[10:0], celloutsig_0_10z[7:1], 1'h1 };
  assign celloutsig_0_20z = { celloutsig_0_6z[9], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_15z } << { celloutsig_0_6z[6:5], celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[126:114] >>> in_data[116:104];
  assign celloutsig_0_7z = celloutsig_0_6z[7:4] >>> { in_data[42:41], celloutsig_0_5z, 1'h1 };
  assign celloutsig_1_11z = celloutsig_1_2z[8:0] >>> celloutsig_1_2z[11:3];
  assign celloutsig_0_21z = { 1'h1, celloutsig_0_15z, 1'h1 } >>> celloutsig_0_7z[2:0];
  assign celloutsig_0_22z = { celloutsig_0_6z[14:13], 1'h1, celloutsig_0_6z[11:7] } >>> { celloutsig_0_0z[8:2], 1'h1 };
  assign celloutsig_0_32z = { celloutsig_0_8z[7], celloutsig_0_19z, celloutsig_0_29z } ~^ { celloutsig_0_8z[17:6], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_38z = celloutsig_0_32z[22:3] ~^ { celloutsig_0_8z[15:14], celloutsig_0_26z };
  assign celloutsig_1_6z = in_data[173:165] ~^ celloutsig_1_1z[10:2];
  assign celloutsig_1_8z = { celloutsig_1_1z[12:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } ~^ { celloutsig_1_2z[5:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_18z = ~((celloutsig_1_11z[5] & celloutsig_1_2z[2]) | (celloutsig_1_14z[5] & celloutsig_1_4z));
  assign celloutsig_0_11z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_0z[1] & celloutsig_0_8z[16]));
  assign { celloutsig_0_6z[0], celloutsig_0_6z[1], celloutsig_0_6z[2], celloutsig_0_6z[14:13], celloutsig_0_6z[11:3] } = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[47:46], in_data[44:36] } | { celloutsig_0_0z[0], celloutsig_0_0z[1], celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z[8:3] };
  assign { celloutsig_0_10z[2:1], celloutsig_0_10z[7:3] } = { celloutsig_0_5z, celloutsig_0_5z, in_data[5:1] } | { celloutsig_0_8z[6:5], celloutsig_0_8z[11:7] };
  assign { _03_[22], _03_[15] } = { _02_, _01_ };
  assign _04_[7] = _00_;
  assign celloutsig_0_10z[0] = 1'h1;
  assign celloutsig_0_6z[12] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
