
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.66

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X1)
     1    0.95    0.01    0.06    0.06 ^ count[3]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _00_ (net)
                  0.01    0.00    0.06 ^ _25_/A (MUX2_X1)
     1    1.70    0.01    0.04    0.10 ^ _25_/Z (MUX2_X1)
                                         _08_ (net)
                  0.01    0.00    0.10 ^ _26_/A (INV_X1)
     1    2.73    0.00    0.01    0.10 v _26_/ZN (INV_X1)
                                         _09_ (net)
                  0.00    0.00    0.10 v _27_/B1 (AOI21_X2)
     1    1.14    0.01    0.02    0.12 ^ _27_/ZN (AOI21_X2)
                                         _01_ (net)
                  0.01    0.00    0.12 ^ count[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load_en (input port clocked by core_clock)
Endpoint: count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 ^ _24_/A (BUF_X4)
     4    7.68    0.01    0.02    0.22 ^ _24_/Z (BUF_X4)
                                         _07_ (net)
                  0.01    0.00    0.22 ^ _25_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.27 v _25_/Z (MUX2_X1)
                                         _08_ (net)
                  0.01    0.00    0.27 v _26_/A (INV_X1)
     1    3.13    0.01    0.02    0.29 ^ _26_/ZN (INV_X1)
                                         _09_ (net)
                  0.01    0.00    0.29 ^ _27_/B1 (AOI21_X2)
     1    1.06    0.01    0.01    0.30 v _27_/ZN (AOI21_X2)
                                         _01_ (net)
                  0.01    0.00    0.30 v count[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.30   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load_en (input port clocked by core_clock)
Endpoint: count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 ^ _24_/A (BUF_X4)
     4    7.68    0.01    0.02    0.22 ^ _24_/Z (BUF_X4)
                                         _07_ (net)
                  0.01    0.00    0.22 ^ _25_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.27 v _25_/Z (MUX2_X1)
                                         _08_ (net)
                  0.01    0.00    0.27 v _26_/A (INV_X1)
     1    3.13    0.01    0.02    0.29 ^ _26_/ZN (INV_X1)
                                         _09_ (net)
                  0.01    0.00    0.29 ^ _27_/B1 (AOI21_X2)
     1    1.06    0.01    0.01    0.30 v _27_/ZN (AOI21_X2)
                                         _01_ (net)
                  0.01    0.00    0.30 v count[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.30   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.41e-05   8.52e-07   3.15e-07   2.53e-05  65.1%
Combinational          7.80e-06   5.08e-06   6.38e-07   1.35e-05  34.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.19e-05   5.93e-06   9.52e-07   3.88e-05 100.0%
                          82.2%      15.3%       2.5%
