// Seed: 1014973694
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_5 id_2 (
      .id_0(1),
      .id_1(1)
  );
  logic  id_3;
  type_7 id_4 = id_2;
endmodule
