/*

Xilinx Vivado v2021.2 (64-bit) [Major: 2021, Minor: 2]
SW Build: 3367213 on Tue Oct 19 02:48:09 MDT 2021
IP Build: 3369179 on Thu Oct 21 08:25:16 MDT 2021

Process ID (PID): 25808
License: Customer
Mode: GUI Mode

Current time: 	Tue Jan 04 17:26:46 CST 2022
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 16

Screen size: 2560x1440
Screen resolution (DPI): 175
Available screens: 2
Default font: family=Dialog,name=Dialog,style=plain,size=21
Scale size: 37

Java version: 	11.0.11 64-bit
Java home: 	F:/IDE/Vivado/Vivado2021/Vivado/2021.2/tps/win64/jre11.0.11_9
Java executable: 	F:/IDE/Vivado/Vivado2021/Vivado/2021.2/tps/win64/jre11.0.11_9/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Xverify:none, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED, -XX:NewSize=60m, -XX:MaxNewSize=60m, -Xms256m, -Xmx3072m, -Xss5m]
Java initial memory (-Xms): 	256 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	XiangXinZhong
User home directory: C:/Users/XiangXinZhong
User working directory: F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: F:/IDE/Vivado/Vivado2021/Vivado
HDI_APPROOT: F:/IDE/Vivado/Vivado2021/Vivado/2021.2
RDI_DATADIR: F:/IDE/Vivado/Vivado2021/Vivado/2021.2/data
RDI_BINDIR: F:/IDE/Vivado/Vivado2021/Vivado/2021.2/bin

Vivado preferences file: C:/Users/XiangXinZhong/AppData/Roaming/Xilinx/Vivado/2021.2/vivado.xml
Vivado preferences directory: C:/Users/XiangXinZhong/AppData/Roaming/Xilinx/Vivado/2021.2/
Vivado layouts directory: C:/Users/XiangXinZhong/AppData/Roaming/Xilinx/Vivado/2021.2/data/layouts
PlanAhead jar file: 	F:/IDE/Vivado/Vivado2021/Vivado/2021.2/lib/classes/planAhead.jar
Vivado log file: 	F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/vivado.log
Vivado journal file: 	F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/vivado.jou
Engine tmp dir: 	F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/.Xil/Vivado-25808-LAPTOP-OUBT5GAU

Xilinx Environment Variables
----------------------------
XILINX: F:/IDE/Vivado/Vivado2021/Vivado/2021.2/ids_lite/ISE
XILINX_DSP: F:/IDE/Vivado/Vivado2021/Vivado/2021.2/ids_lite/ISE
XILINX_HLS: F:/IDE/Vivado/Vivado2021/Vitis_HLS/2021.2
XILINX_PLANAHEAD: F:/IDE/Vivado/Vivado2021/Vivado/2021.2
XILINX_VIVADO: F:/IDE/Vivado/Vivado2021/Vivado/2021.2
XILINX_VIVADO_HLS: F:/IDE/Vivado/Vivado2021/Vivado/2021.2


GUI allocated memory:	321 MB
GUI max memory:		3,072 MB
Engine allocated memory: 1,264 MB

Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: F:\IDE\Vivado\HardwareDesign\step_into_mips-lab_4\lab_4\lab_4\lab_4.xpr. Version: Vivado v2021.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 98 MB (+100134kb) [00:00:10]
// [Engine Memory]: 1,264 MB (+1174374kb) [00:00:10]
// WARNING: HEventQueue.dispatchEvent() is taking  2718 ms.
// Tcl Message: open_project F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/IDE/Vivado/Vivado2021/Vivado/2021.2/data/ip'. 
// [GUI Memory]: 127 MB (+25608kb) [00:00:13]
// HMemoryUtils.trashcanNow. Engine heap size: 1,264 MB. GUI used memory: 75 MB. Current time: 1/4/22, 5:26:50 PM CST
// Tcl Message: open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.781 ; gain = 0.000 
// Project name: lab_4; location: F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4; part: xc7a100tfgg484-1
dismissDialog("Open Project"); // bA
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// WARNING: HEventQueue.dispatchEvent() is taking  1912 ms.
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 163 MB (+30987kb) [00:00:23]
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Text Editor]", 6, true); // B - Node
selectComboBox(PAResourceQtoS.SettingsEditorPage_USE_THIS_DROP_DOWN_LIST_BOX_TO_SELECT, "Custom Editor...", 10); // v
setText(PAResourceQtoS.SettingsEditorPage_ENTER_COMMAND_LINE_FOR_CUSTOM, "F:/IDE/VSCode/Code.exe [file name] -[line number]"); // aa
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Custom Editor Definition"); // x
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Settings"); // d
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top (top.v)]", 2); // D
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // cm
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "decode_field"); // aa
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, "Choose Location...", 1); // e
setFolderChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // F
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 27 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // I
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 173 MB (+1624kb) [00:07:46]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 946 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, decode_field.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, decode_field.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, decode_field.sv]", 3, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv" -0'
dismissDialog("Opening Editor"); // bA
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aL
selectTab((HResource) null, (HResource) null, "Messages", 1); // aL
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, datapath.v]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, datapath.v]", 2, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v" -0'
dismissDialog("Opening Editor"); // bA
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, decode_field.sv]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, decode_field.sv]", 3, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv" -0'
dismissDialog("Opening Editor"); // bA
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, datapath.v]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, datapath.v]", 2, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v" -0'
dismissDialog("Opening Editor"); // bA
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 98 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, adder.v]", 2, false); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top (top.v), mips : mips (mips.v)]", 13); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top (top.v), mips : mips (mips.v), c : controller (controller.v)]", 14); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top (top.v), mips : mips (mips.v), dp : datapath (datapath.v)]", 20); // D
// RDIResource.RDIViews_PROPERTIES: Source File Properties: close view
// Elapsed time: 11 seconds
maximizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aA
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, adder.v]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, adder.v]", 2, false, false, false, false, false, true); // D - Double Click
selectButton(PAResourceOtoP.OpenFileAction_OPEN_DIRECTORY, "Open Directory"); // a
dismissDialog("Unable to Open File"); // ag
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, adder.v]", 2, false); // D
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 100 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // n
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'testbench' 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj testbench_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: Built simulation snapshot testbench_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.781 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 17 seconds
unMaximizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aA
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,264 MB. GUI used memory: 109 MB. Current time: 1/4/22, 5:48:26 PM CST
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// WARNING: HEventQueue.dispatchEvent() is taking  1096 ms.
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source testbench.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.781 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1253.781 ; gain = 0.000 
// 'd' command handler elapsed time: 19 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // D
// TclEventType: WAVEFORM_CLOSE_WCFG
// RDIResource.RDIViews_WAVEFORM_VIEWER: Untitled 1: close view
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 1"); // w
selectTab((HResource) null, (HResource) null, "Sources", 1); // aL
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 324 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // j
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - testbench", "DesignTask.SIMULATION");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: SIMULATION_CLOSE_SIMULATION
dismissDialog("Confirm Close"); // A
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bA
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg484-1 Top: top 
// TclEventType: ELABORATE_START
// HMemoryUtils.trashcanNow. Engine heap size: 1,662 MB. GUI used memory: 107 MB. Current time: 1/4/22, 5:54:17 PM CST
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,831 MB (+528191kb) [00:27:45]
// HMemoryUtils.trashcanNow. Engine heap size: 1,831 MB. GUI used memory: 107 MB. Current time: 1/4/22, 5:54:22 PM CST
// [Engine Memory]: 1,929 MB (+6548kb) [00:27:46]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1070 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7a100tfgg484-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.605 ; gain = 338.992 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v:23] INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:23] INFO: [Synth 8-6157] synthesizing module 'hazard' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6157] synthesizing module 'pc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] INFO: [Synth 8-6157] synthesizing module 'adder' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenrc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux3' (17#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] INFO: [Synth 8-6157] synthesizing module 'alu' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] INFO: [Synth 8-226] default block is never used [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:35] INFO: [Synth 8-6155] done synthesizing module 'alu' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1916.535 ; gain = 401.922 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1916.535 ; gain = 401.922 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1916.535 ; gain = 401.922 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'imem' INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.dcp' for cell 'dmem' 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1918.113 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2021.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.000 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2131.434 ; gain = 616.820 
// Tcl Message: 65 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2131.434 ; gain = 877.652 
// 'el' command handler elapsed time: 14 seconds
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bA
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1, false, true); // m - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // F
// [GUI Memory]: 188 MB (+7145kb) [00:27:50]
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 1166, 128, 2084, 1042, false, false, false, true, false); // f - Popup Trigger
// Run Command: RDIResourceCommand.RDICommands_FIND
// Elapsed time: 19 seconds
setText(PAResourceTtoZ.TclFindDialog_RESULT_NAME, "branchD", true); // j
// Tcl Command: 'show_objects -name branchD [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]'
// TclEventType: SHOW_OBJECTS
// Tcl Message: show_objects -name branchD [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Find Cells"); // bA
dismissDialog("Find"); // g
// [GUI Memory]: 199 MB (+926kb) [00:42:36]
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 132 MB. Current time: 1/4/22, 6:24:22 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 127 MB. Current time: 1/4/22, 6:54:23 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 127 MB. Current time: 1/4/22, 7:24:23 PM CST
// Elapsed time: 6867 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aA
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "register"); // aa
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, "Choose Location...", 1); // e
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
dismissFolderChooser();
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, "Choose Location...", 1); // e
setFolderChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // F
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 42 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // I
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 12 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.234 ; gain = 36.645 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v:23] INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:23] INFO: [Synth 8-6157] synthesizing module 'hazard' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6157] synthesizing module 'pc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] INFO: [Synth 8-6157] synthesizing module 'adder' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenrc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: ERROR: [Synth 8-439] module 'decode_field' not found [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:127] ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:23] ERROR: [Synth 8-6156] failed synthesizing module 'mips' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mips.v:23] ERROR: [Synth 8-6156] failed synthesizing module 'top' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/top.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2227.125 ; gain = 72.535 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2227.125 ; gain = 72.535 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
dismissDialog("Reloading"); // bA
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Synth 8-439] module 'decode_field' not found [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]. ]", 5, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\IDE\Vivado\HardwareDesign\step_into_mips-lab_4\lab_4\rtl\datapath.v;-;;-;16;-;line;-;127;-;;-;16;-;"); // ah
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v" -127'
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/decode_field.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/decode_field.sv 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2252.992 ; gain = 18.863 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 125 MB. Current time: 1/4/22, 7:50:59 PM CST
// Engine heap size: 1,965 MB. GUI used memory: 126 MB. Current time: 1/4/22, 7:50:59 PM CST
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v:23] INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:23] INFO: [Synth 8-6157] synthesizing module 'hazard' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6157] synthesizing module 'pc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] INFO: [Synth 8-6157] synthesizing module 'adder' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenrc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux3' (17#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] INFO: [Synth 8-6157] synthesizing module 'alu' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] INFO: [Synth 8-226] default block is never used [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:35] INFO: [Synth 8-6155] done synthesizing module 'alu' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2253.004 ; gain = 18.875 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.102 ; gain = 25.973 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.102 ; gain = 25.973 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'imem' INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.dcp' for cell 'dmem' 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 102 MB. Current time: 1/4/22, 7:51:00 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2280.504 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2021.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.504 ; gain = 48.531 
dismissDialog("Reloading"); // bA
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 203 seconds
selectButton(RDIResource.AbstractSearchablePanel_SHOW_SEARCH, "Sources_search"); // w: TRUE
setText("PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE_SEARCH_FIELD", "register"); // OverlayTextField
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, register (register.v)]", 1, false); // D
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 4 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv 
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2280.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 124 MB. Current time: 1/4/22, 7:54:45 PM CST
// Engine heap size: 1,965 MB. GUI used memory: 125 MB. Current time: 1/4/22, 7:54:45 PM CST
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v:23] INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:23] INFO: [Synth 8-6157] synthesizing module 'hazard' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6157] synthesizing module 'pc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] INFO: [Synth 8-6157] synthesizing module 'adder' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenrc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux3' (17#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] INFO: [Synth 8-6157] synthesizing module 'alu' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] INFO: [Synth 8-226] default block is never used [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:35] INFO: [Synth 8-6155] done synthesizing module 'alu' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'imem' INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.dcp' for cell 'dmem' 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 145 MB. Current time: 1/4/22, 7:54:46 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2294.926 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2021.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.926 ; gain = 14.422 
dismissDialog("Reloading"); // bA
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 1375 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 1, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv" -0'
dismissDialog("Opening Editor"); // bA
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv" -0'
dismissDialog("Opening Editor"); // bA
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv" -0'
dismissDialog("Opening Editor"); // bA
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false, false, false, false, false, true); // D - Double Click
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv" -0'
dismissDialog("Opening Editor"); // bA
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, register.sv]", 2, false); // D
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 397 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // n
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// [GUI Memory]: 218 MB (+10029kb) [02:57:58]
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 128 MB. Current time: 1/4/22, 8:24:49 PM CST
// Elapsed time: 25 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "block"); // OverlayTextField
// Elapsed time: 642 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "block memory"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3, "Block Memory Generator", 0, true); // L - Node
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3, "Block Memory Generator", 0, true, false, false, false, false, true); // L - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// TclEventType: LOAD_FEATURE
dismissDialog("Customize IP"); // k
// Elapsed time: 11 seconds
selectComboBox("Memory Type (Memory_Type)", "True Dual Port RAM", 2); // E
// Elapsed time: 24 seconds
selectComboBox("Memory Type (Memory_Type)", "Dual Port ROM", 4); // E
// Elapsed time: 18 seconds
setText("Component Name", "inst_mem"); // B
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
setText("Defines the PortA Write Width(DINA)", "32", true); // B
setText("Write Depth", "32", true); // B
setText("Write Depth", "128", true); // B
// Elapsed time: 39 seconds
setText("Write Depth", "65535", true); // B
// Elapsed time: 22 seconds
selectCheckBox((HResource) null, "Primitives Output Register", false); // g: FALSE
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 5, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files]", 1); // D
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
dismissDialog("Customize IP"); // r
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 3); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bj
dismissDialog("Re-customize IP"); // r
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
dismissDialog("Add Sources"); // c
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // n
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "block memory"); // OverlayTextField
applyEnter(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, (String) null); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3, "Block Memory Generator", 0, true); // L - Node
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3, "Block Memory Generator", 0, true, false, false, false, false, true); // L - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
selectComboBox("Memory Type (Memory_Type)", "Dual Port ROM", 4); // E
selectCheckBox((HResource) null, "Byte Write Enable", true); // g: TRUE
selectComboBox("Interface Type (Interface_Type)", "AXI4", 1); // E
selectComboBox("Interface Type (Interface_Type)", "Native", 0); // E
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Power Estimation", 1); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, PAResourceEtoH.HACGCBasePanel_IP_SYMBOL, "IP Symbol", 0); // bj
selectComboBox("Memory Type (Memory_Type)", "Dual Port ROM", 4); // E
selectCheckBox((HResource) null, "Common Clock", false); // g: FALSE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
selectCheckBox((HResource) null, "Primitives Output Register", false); // g: FALSE
dismissDialog("Customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem, Synthesis]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// Elapsed time: 17 seconds
dismissDialog("Re-customize IP"); // r
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3, "Block Memory Generator", 0, true); // L - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 3, "Block Memory Generator", 0, true, false, false, false, false, true); // L - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
selectCheckBox((HResource) null, "Generate address interface with 32 bits", true); // g: TRUE
selectComboBox("Memory Type (Memory_Type)", "Dual Port ROM", 4); // E
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
selectCheckBox((HResource) null, "Primitives Output Register", false); // g: FALSE
selectCheckBox((HResource) null, "RSTA Pin (set/reset pin)", false); // g: FALSE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bj
selectCheckBox((HResource) null, "Primitives Output Register", false); // g: FALSE
selectCheckBox((HResource) null, "RSTB Pin (set/reset pin)", false); // g: FALSE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
// Elapsed time: 13 seconds
setText("Component Name", "inst_mem_dual"); // B
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Customize IP"); // r
// TclEventType: CREATE_IP_CORE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_mem_dual 
// Tcl Message: set_property -dict [list CONFIG.Component_Name {inst_mem_dual} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips inst_mem_dual] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem_dual'... 
dismissDialog("Customize IP"); // bA
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem_dual'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem_dual'... INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem_dual'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem_dual'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all inst_mem_dual] } 
// Tcl Message: export_ip_user_files -of_objects [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs inst_mem_dual_synth_1 -jobs 8 
// Tcl Message: [Tue Jan  4 20:41:12 2022] Launched inst_mem_dual_synth_1... Run output will be captured here: F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.runs/inst_mem_dual_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: RUN_STATUS_CHANGE
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual, inst_mem_dual_sim_netlist.v]", 19, false, false, false, false, false, true); // D - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual]", 12, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectCheckBox((HResource) null, "Load Init File", true); // g: TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a
dismissFileChooser();
dismissDialog("Re-customize IP"); // r
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bj
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a
dismissFileChooser();
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual, Simulation]", 6, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectCheckBox((HResource) null, "Load Init File", true); // g: TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 38 seconds
setFileChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/coe/mipstest.coe");
selectCheckBox((HResource) null, "Fill Remaining Memory Locations", true); // g: TRUE
selectCheckBox((HResource) null, "Fill Remaining Memory Locations", false); // g: FALSE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_EDIT, "Edit"); // a
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 4); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a
setFileChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/coe/mipstest.coe");
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem, Synthesis]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bj
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual]", 12, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// [GUI Memory]: 239 MB (+10295kb) [03:17:02]
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectCheckBox((HResource) null, "Load Init File", true); // g: TRUE
// Elapsed time: 37 seconds
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a
dismissFileChooser();
// Elapsed time: 188 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// [GUI Memory]: 253 MB (+2508kb) [03:20:56]
selectList(PAResourceAtoD.CustomizeErrorDialog_MESSAGES, "Validation failed for parameter 'Coe File(Coe_File)' with value 'F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/coe/mipstest.coe' for IP 'inst_mem_dual'. The Memory Initialization vector can contain between 1 to Write Depth A number of entires.", 0); // a
// Elapsed time: 57 seconds
selectButton(PAResourceAtoD.CustomizeErrorDialog_OK, "OK"); // a
dismissDialog("Error Found"); // I
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, inst_mem_dual, Simulation]", 6, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bj
setText("Write Depth", "128", true); // B
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 4); // bj
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bj
selectCheckBox((HResource) null, "Load Init File", true); // g: TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a
setFileChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/coe/mipstest.coe");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
// Tcl Message: set_property -dict [list CONFIG.Write_Depth_A {128} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/coe/mipstest.coe}] [get_ips inst_mem_dual] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/coe/mipstest.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/mipstest.coe' 
dismissDialog("Re-customize IP"); // bA
// [GUI Memory]: 267 MB (+659kb) [03:22:36]
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 25 seconds
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// Tcl Message: generate_target all [get_files  f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem_dual'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem_dual'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem_dual'... INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem_dual'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem_dual'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all inst_mem_dual] } 
// Tcl Message: export_ip_user_files -of_objects [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run inst_mem_dual_synth_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs inst_mem_dual_synth_1 -jobs 8 
// Tcl Message: [Tue Jan  4 20:49:40 2022] Launched inst_mem_dual_synth_1... Run output will be captured here: F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.runs/inst_mem_dual_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 76 seconds
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.254 ; gain = 12.660 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 190 MB. Current time: 1/4/22, 8:51:05 PM CST
// Engine heap size: 1,965 MB. GUI used memory: 191 MB. Current time: 1/4/22, 8:51:05 PM CST
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v:23] INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:23] INFO: [Synth 8-6157] synthesizing module 'hazard' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6157] synthesizing module 'pc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] INFO: [Synth 8-6157] synthesizing module 'adder' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenrc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux3' (17#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] INFO: [Synth 8-6157] synthesizing module 'alu' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] INFO: [Synth 8-226] default block is never used [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:35] INFO: [Synth 8-6155] done synthesizing module 'alu' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.672 ; gain = 36.078 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.535 ; gain = 59.941 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.535 ; gain = 59.941 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'imem' INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.dcp' for cell 'dmem' 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,965 MB. GUI used memory: 168 MB. Current time: 1/4/22, 8:51:06 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2433.695 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2021.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2433.695 ; gain = 129.102 
dismissDialog("Reloading"); // bA
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, register.v]", 2, false); // D
// [GUI Memory]: 282 MB (+1898kb) [03:24:35]
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 13 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, register (register.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, register.v]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, register.v]", 2, false, false, false, false, true, false); // D - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v 
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, decode_field.sv]", 2, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, decode_field.sv]", 2, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, decode_field.sv]", 2, false); // D
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/decode_field.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/decode_field.sv 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Non-module Files, decode_field.sv]", 2, false, false, false, false, true, false); // D - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv 
// Elapsed time: 18 seconds
setText("PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE_SEARCH_FIELD", (String) null); // OverlayTextField
maximizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aA
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testbench (testbench.v)]", 51, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testbench (testbench.v)]", 51, true, false, false, false, false, true); // D - Double Click - Node
// Launch External Editor: 'F:/IDE/VSCode/Code.exe "F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/sim/testbench.v" -23'
dismissDialog("Opening Editor"); // bA
// Elapsed time: 98 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a
selectButton("NEXT", "Next >"); // JButton
// Elapsed time: 68 seconds
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
// Elapsed time: 15 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "tb_inst_mem_dual"); // aa
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, "Choose Location...", 1); // e
// Elapsed time: 10 seconds
setFolderChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // F
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 102 seconds
dismissDialog("Add Sources"); // c
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/tb_inst_mem_dual.v w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/tb_inst_mem_dual.v 
dismissDialog("Add Simulation Sources"); // bA
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // I
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 274 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "fake_top"); // aa
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, "Choose Location...", 1); // e
setFolderChooser("F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // F
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 14 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/fake_top.v w ] 
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/fake_top.v 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // I
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 151 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2433.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2021.2 (64-bit)
# SW Build: 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build: 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Current time: Tue Jan 04 21:03:20 CST 2022
# Process ID (PID): 25808
# OS: Windows 10
# User: XiangXinZhong
# Project: lab_4
# Part: xc7a100tfgg484-1
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.NullPointerException (See F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/vivado_pid25808.debug)
*/
unMaximizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aA
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/controller.v:23] INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/datapath.v:23] INFO: [Synth 8-6157] synthesizing module 'hazard' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/hazard.v:23] INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/regfile.v:23] INFO: [Synth 8-6157] synthesizing module 'pc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/pc.v:23] INFO: [Synth 8-6157] synthesizing module 'adder' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/adder.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopenrc' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopenrc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (16#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/floprc.v:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux3' (17#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux3.v:23] INFO: [Synth 8-6157] synthesizing module 'alu' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] INFO: [Synth 8-226] default block is never used [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:35] INFO: [Synth 8-6155] done synthesizing module 'alu' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/alu.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/mux2.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (18#1) [F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/flopr.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2433.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2433.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2433.695 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'imem' INFO: [Project 1-454] Reading design checkpoint 'f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.dcp' for cell 'dmem' 
