{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692004727808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692004727808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 14 12:18:47 2023 " "Processing started: Mon Aug 14 12:18:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692004727808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004727808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_CRC_DO -c Test_CRC_DO " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_CRC_DO -c Test_CRC_DO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004727808 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1692004728175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Orgenizer-ab " "Found design unit 1: Data_Orgenizer-ab" {  } { { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692004734964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Orgenizer " "Found entity 1: Data_Orgenizer" {  } { { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692004734964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004734964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC8BIT-ab " "Found design unit 1: CRC8BIT-ab" {  } { { "../CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692004734965 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC8BIT " "Found entity 1: CRC8BIT" {  } { { "../CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692004734965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004734965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_crc/rom_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_crc/rom_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_crc-SYN " "Found design unit 1: rom_crc-SYN" {  } { { "ROM_CRC/ROM_CRC.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_CRC_DO/ROM_CRC/ROM_CRC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692004734967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_CRC " "Found entity 1: ROM_CRC" {  } { { "ROM_CRC/ROM_CRC.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_CRC_DO/ROM_CRC/ROM_CRC.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692004734967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004734967 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "main_clock Test_CRC_DO.vhdl(124) " "VHDL syntax error at Test_CRC_DO.vhdl(124): name used in construct must match previously specified name \"main_clock\"" {  } { { "Test_CRC_DO.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Test_CRC_DO/Test_CRC_DO.vhdl" 124 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692004734976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_crc_do.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file test_crc_do.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004734977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692004735090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 14 12:18:55 2023 " "Processing ended: Mon Aug 14 12:18:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692004735090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692004735090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692004735090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004735090 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692004735707 ""}
