INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task2/project_2/project_2.srcs/sources_1/new/task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task2/project_2/project_2.srcs/sim_1/new/tb_task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_task2
