#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Jan 16 20:01:13 2025
# Process ID: 31388
# Current directory: C:/Users/Samuel/risc_arty
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23412 C:\Users\Samuel\risc_arty\risc_arty.xpr
# Log file: C:/Users/Samuel/risc_arty/vivado.log
# Journal file: C:/Users/Samuel/risc_arty\vivado.jou
# Running On        :DESKTOP-OGK78OO
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency     :3700 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :68635 MB
# Swap memory       :4294 MB
# Total Virtual     :72930 MB
# Available Virtual :54341 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Samuel/risc_arty/risc_arty.xpr
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dem_bram
set_property -dict [list \
  CONFIG.Enable_32bit_Address {true} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Memory_Type {Single_Port_RAM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Write_Depth_A {64} \
] [get_ips dem_bram]
generate_target {instantiation_template} [get_files c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dem_bram/dem_bram.xci]
export_ip_user_files -of_objects  [get_files c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dem_bram/dem_bram.xci] -no_script -reset -force -quiet
remove_files  c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dem_bram/dem_bram.xci
file delete -force c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dem_bram
file delete -force c:/Users/Samuel/risc_arty/risc_arty.gen/sources_1/ip/dem_bram
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dmem_bram
set_property -dict [list \
  CONFIG.Enable_32bit_Address {true} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Write_Depth_A {64} \
] [get_ips dmem_bram]
generate_target {instantiation_template} [get_files c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dmem_bram/dmem_bram.xci]
generate_target all [get_files  c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dmem_bram/dmem_bram.xci]
catch { config_ip_cache -export [get_ips -all dmem_bram] }
export_ip_user_files -of_objects [get_files c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dmem_bram/dmem_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dmem_bram/dmem_bram.xci]
launch_runs dmem_bram_synth_1 -jobs 12
wait_on_run dmem_bram_synth_1
wait_on_run dmem_bram_synth_1
export_simulation -of_objects [get_files c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/dmem_bram/dmem_bram.xci] -directory C:/Users/Samuel/risc_arty/risc_arty.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Samuel/risc_arty/risc_arty.ip_user_files -ipstatic_source_dir C:/Users/Samuel/risc_arty/risc_arty.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/modelsim} {questa=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/questa} {riviera=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/riviera} {activehdl=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Samuel/risc_arty/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_arty/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
close_hw_manager
close_design
set_property CONFIG.Coe_File {c:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/instructions.coe} [get_ips imem_bram]
generate_target all [get_files  C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/imem_bram/imem_bram.xci]
catch { config_ip_cache -export [get_ips -all imem_bram] }
export_ip_user_files -of_objects [get_files C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/imem_bram/imem_bram.xci] -no_script -sync -force -quiet
reset_run imem_bram_synth_1
launch_runs imem_bram_synth_1 -jobs 12
wait_on_run imem_bram_synth_1
wait_on_run imem_bram_synth_1
export_simulation -of_objects [get_files C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/ip/imem_bram/imem_bram.xci] -directory C:/Users/Samuel/risc_arty/risc_arty.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Samuel/risc_arty/risc_arty.ip_user_files -ipstatic_source_dir C:/Users/Samuel/risc_arty/risc_arty.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/modelsim} {questa=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/questa} {riviera=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/riviera} {activehdl=C:/Users/Samuel/risc_arty/risc_arty.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Samuel/risc_arty/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/Samuel/risc_arty/risc_arty.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
close_hw_manager
