#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 22 12:47:26 2022
# Process ID: 1777353
# Current directory: /home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1
# Command line: vivado -log plasma_nn_wrapper_fixpt_fil.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source plasma_nn_wrapper_fixpt_fil.tcl -notrace
# Log file: /home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil.vdi
# Journal file: /home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source plasma_nn_wrapper_fixpt_fil.tcl -notrace
Command: link_design -top plasma_nn_wrapper_fixpt_fil -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.dcp' for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.dcp' for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2087.691 ; gain = 0.000 ; free physical = 1398 ; free virtual = 15328
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/filsrc/plasma_nn_wrapper_fixpt_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/filsrc/plasma_nn_wrapper_fixpt_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/filsrc/plasma_nn_wrapper_fixpt_fil.xdc:4]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/filsrc/plasma_nn_wrapper_fixpt_fil.xdc:4]
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/filsrc/plasma_nn_wrapper_fixpt_fil.xdc]
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo_clocks.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo_clocks.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.598 ; gain = 0.000 ; free physical = 926 ; free virtual = 14856
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances

12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2540.598 ; gain = 452.996 ; free physical = 926 ; free virtual = 14856
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2604.629 ; gain = 64.031 ; free physical = 904 ; free virtual = 14834

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 192e02d69

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2604.629 ; gain = 0.000 ; free physical = 875 ; free virtual = 14810

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f01f14a

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 750 ; free virtual = 14686
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21a2cf3ac

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 750 ; free virtual = 14683
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dc1426e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 750 ; free virtual = 14683
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Sweep, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1dc1426e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 750 ; free virtual = 14683
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1dc1426e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 750 ; free virtual = 14683
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dc1426e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 750 ; free virtual = 14683
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              21  |                                             19  |
|  Constant propagation         |               0  |               0  |                                             18  |
|  Sweep                        |               0  |              30  |                                             42  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             22  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 749 ; free virtual = 14682
Ending Logic Optimization Task | Checksum: 220c99c64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2689.613 ; gain = 0.000 ; free physical = 749 ; free virtual = 14682

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1e9e00ec0

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 754 ; free virtual = 14681
Ending Power Optimization Task | Checksum: 1e9e00ec0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3008.590 ; gain = 318.977 ; free physical = 761 ; free virtual = 14689

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e9e00ec0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 761 ; free virtual = 14689

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 761 ; free virtual = 14689
Ending Netlist Obfuscation Task | Checksum: 1b1c25050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 761 ; free virtual = 14689
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 759 ; free virtual = 14688
INFO: [Common 17-1381] The checkpoint '/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file plasma_nn_wrapper_fixpt_fil_drc_opted.rpt -pb plasma_nn_wrapper_fixpt_fil_drc_opted.pb -rpx plasma_nn_wrapper_fixpt_fil_drc_opted.rpx
Command: report_drc -file plasma_nn_wrapper_fixpt_fil_drc_opted.rpt -pb plasma_nn_wrapper_fixpt_fil_drc_opted.pb -rpx plasma_nn_wrapper_fixpt_fil_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 722 ; free virtual = 14659
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16ac8fdc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 722 ; free virtual = 14659
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 722 ; free virtual = 14659

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17a138e16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 695 ; free virtual = 14632

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb118ebd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 712 ; free virtual = 14644

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb118ebd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 712 ; free virtual = 14644
Phase 1 Placer Initialization | Checksum: 1bb118ebd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 712 ; free virtual = 14644

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d4058c05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 703 ; free virtual = 14635

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 96 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_5_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_18_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_18 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_1_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_10_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_15_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_13_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_13 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49]_0[0] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__5_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_4_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_1_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_8_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_4_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_2_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_18_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_18 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_8_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_14_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/A[0] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_16_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_16 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_12_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_6_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_10_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_7_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_7_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_16_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_16 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_11_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_11_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_12_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_17_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_17 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_13_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_13 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_14_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17]_4[0] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3__9_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][8] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][10] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][3] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_17 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][15] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_2_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_9_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_5_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_18_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_18 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49]_1[0] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__4_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_4_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_5_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_6_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_8_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_6_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_1_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_9_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_3_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_4_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_1_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_12_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_7_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_3_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_10_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_16_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_16 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_13_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_13 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_11_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_13_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_13 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_8_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_10_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_17_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_17 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_14_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_15_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_17_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_i_17 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_12_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_14_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_16_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_16 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_18_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_18 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_2_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_7_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_11_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_15_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][16] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][2] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_18 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][0] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_20 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][12] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][14] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][9] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][6] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_1_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_2_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_3_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_9_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][4] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_16 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][13] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][11] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[17][5] could not be optimized because driver u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp3_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_6_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_8_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_12_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_7_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_15_n_0 could not be optimized because driver u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_i_15 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 663 ; free virtual = 14597

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 120f49e2f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 666 ; free virtual = 14600
Phase 2.2 Global Placement Core | Checksum: 18c69b1e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 665 ; free virtual = 14599
Phase 2 Global Placement | Checksum: 18c69b1e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 665 ; free virtual = 14599

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d838df0d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 665 ; free virtual = 14599

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12dc7b9a1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 663 ; free virtual = 14598

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fe7dc894

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 663 ; free virtual = 14598

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 141d553f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 663 ; free virtual = 14598

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13f4cf93f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 657 ; free virtual = 14592

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f8649045

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 652 ; free virtual = 14587

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16732a0c3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 652 ; free virtual = 14587

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1455f2b9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 652 ; free virtual = 14587

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19ff80b35

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 646 ; free virtual = 14580
Phase 3 Detail Placement | Checksum: 19ff80b35

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 647 ; free virtual = 14581

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1696913b2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.225 | TNS=-634.115 |
Phase 1 Physical Synthesis Initialization | Checksum: 1187937ef

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 630 ; free virtual = 14564
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a826379e

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 631 ; free virtual = 14565
Phase 4.1.1.1 BUFG Insertion | Checksum: 1696913b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 631 ; free virtual = 14565
INFO: [Place 30-746] Post Placement Timing Summary WNS=-18.032. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ac92efa2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564
Phase 4.1 Post Commit Optimization | Checksum: 1ac92efa2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ac92efa2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ac92efa2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564
Phase 4.4 Final Placement Cleanup | Checksum: 19cb79f5a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19cb79f5a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564
Ending Placer Task | Checksum: 130cd6811

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 635 ; free virtual = 14564
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 654 ; free virtual = 14582
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 634 ; free virtual = 14575
INFO: [Common 17-1381] The checkpoint '/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file plasma_nn_wrapper_fixpt_fil_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 643 ; free virtual = 14579
INFO: [runtcl-4] Executing : report_utilization -file plasma_nn_wrapper_fixpt_fil_utilization_placed.rpt -pb plasma_nn_wrapper_fixpt_fil_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file plasma_nn_wrapper_fixpt_fil_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 645 ; free virtual = 14581
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 616 ; free virtual = 14552

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.032 | TNS=-627.239 |
Phase 1 Physical Synthesis Initialization | Checksum: 10d948b16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 614 ; free virtual = 14550
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.032 | TNS=-627.239 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10d948b16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 614 ; free virtual = 14550

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.032 | TNS=-627.239 |
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_dout[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0.  Re-placed instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.913 | TNS=-625.097 |
INFO: [Physopt 32-663] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_6_n_0.  Re-placed instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_6
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.911 | TNS=-625.061 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.909 | TNS=-625.061 |
INFO: [Physopt 32-663] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0.  Re-placed instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.896 | TNS=-625.709 |
INFO: [Physopt 32-663] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN.  Re-placed instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_replica
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.882 | TNS=-625.457 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.808 | TNS=-622.793 |
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_5__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.756 | TNS=-620.921 |
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17_n_0.  Re-placed instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.686 | TNS=-618.401 |
INFO: [Physopt 32-663] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9_n_0.  Re-placed instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.667 | TNS=-617.717 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17_n_0.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.656 | TNS=-617.321 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9_n_0.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.629 | TNS=-616.349 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.600 | TNS=-615.305 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_replica
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.598 | TNS=-615.233 |
INFO: [Physopt 32-663] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_10_n_0.  Re-placed instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_10
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.585 | TNS=-614.765 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_6__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___14_carry_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0].  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1
INFO: [Physopt 32-572] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1. Replicated 7 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.568 | TNS=-614.153 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49].  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_reg[49]
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.553 | TNS=-613.613 |
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[49]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[49]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.528 | TNS=-612.713 |
INFO: [Physopt 32-81] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1. Replicated 7 times.
INFO: [Physopt 32-735] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.493 | TNS=-611.453 |
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN.  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_reg[49]_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_dout[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_6__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___14_carry_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0].  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN.  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_reg[49]_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.493 | TNS=-611.453 |
Phase 3 Critical Path Optimization | Checksum: 10d948b16

Time (s): cpu = 00:01:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 615 ; free virtual = 14547

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.493 | TNS=-611.453 |
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_dout[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_6__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___14_carry_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0].  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1
INFO: [Physopt 32-572] Net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN.  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_reg[49]_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_dout[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN.  Did not re-place instance u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_15_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_6__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___14_carry_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0].  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[49][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN.  Did not re-place instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out_reg[49]_replica
INFO: [Physopt 32-702] Processed net u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out[49]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.493 | TNS=-611.453 |
Phase 4 Critical Path Optimization | Checksum: 10d948b16

Time (s): cpu = 00:01:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 613 ; free virtual = 14545
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 613 ; free virtual = 14545
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-17.493 | TNS=-611.453 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.539  |         15.786  |           25  |              0  |                    18  |           0  |           2  |  00:00:17  |
|  Total          |          0.539  |         15.786  |           25  |              0  |                    18  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 613 ; free virtual = 14545
Ending Physical Synthesis Task | Checksum: 19e8ba2dd

Time (s): cpu = 00:01:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 614 ; free virtual = 14545
INFO: [Common 17-83] Releasing license: Implementation
406 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 617 ; free virtual = 14548
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 592 ; free virtual = 14535
INFO: [Common 17-1381] The checkpoint '/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 59fa9ca9 ConstDB: 0 ShapeSum: a5d651c8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d3e53348

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 488 ; free virtual = 14422
Post Restoration Checksum: NetGraph: 574366bb NumContArr: 7ca1cc8d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d3e53348

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 493 ; free virtual = 14426

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d3e53348

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 458 ; free virtual = 14391

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d3e53348

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 458 ; free virtual = 14391
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2ad2c74c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 445 ; free virtual = 14378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.221| TNS=-601.388| WHS=-0.353 | THS=-42.929|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 200c0b6bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 445 ; free virtual = 14379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.221| TNS=-601.172| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2174991d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 445 ; free virtual = 14378
Phase 2 Router Initialization | Checksum: 208108da9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 445 ; free virtual = 14378

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00232992 %
  Global Horizontal Routing Utilization  = 0.00211291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7172
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7172
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8fa9ce36

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 441 ; free virtual = 14380

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.851| TNS=-656.970| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f9c7659f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 448 ; free virtual = 14381

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.939| TNS=-659.253| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dcf5a072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 441 ; free virtual = 14377
Phase 4 Rip-up And Reroute | Checksum: dcf5a072

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 441 ; free virtual = 14377

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 183509655

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 441 ; free virtual = 14378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.851| TNS=-656.970| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15014d23d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14370

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15014d23d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14370
Phase 5 Delay and Skew Optimization | Checksum: 15014d23d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14370

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 140e0500f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.794| TNS=-654.486| WHS=0.073  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a498e418

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14370
Phase 6 Post Hold Fix | Checksum: 1a498e418

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14370

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.53075 %
  Global Horizontal Routing Utilization  = 3.69092 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a2e22c01

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14370

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a2e22c01

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14369

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 112f7853b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 432 ; free virtual = 14369

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-18.794| TNS=-654.486| WHS=0.073  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 112f7853b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 14369
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 475 ; free virtual = 14412

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
425 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 475 ; free virtual = 14412
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3008.590 ; gain = 0.000 ; free physical = 457 ; free virtual = 14407
INFO: [Common 17-1381] The checkpoint '/home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file plasma_nn_wrapper_fixpt_fil_drc_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_drc_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_drc_routed.rpx
Command: report_drc -file plasma_nn_wrapper_fixpt_fil_drc_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_drc_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file plasma_nn_wrapper_fixpt_fil_methodology_drc_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_methodology_drc_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_methodology_drc_routed.rpx
Command: report_methodology -file plasma_nn_wrapper_fixpt_fil_methodology_drc_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_methodology_drc_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kimberlychan/Desktop/DNN_Generality/matlab/codegen0_H8_L2_wL18_LoopNone/codegen/plasma_nn_wrapper/fil/plasma_nn_wrapper_fixpt_fil/fpgaproj/plasma_nn_wrapper_fixpt_fil.runs/impl_1/plasma_nn_wrapper_fixpt_fil_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file plasma_nn_wrapper_fixpt_fil_power_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_power_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_power_routed.rpx
Command: report_power -file plasma_nn_wrapper_fixpt_fil_power_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_power_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
437 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file plasma_nn_wrapper_fixpt_fil_route_status.rpt -pb plasma_nn_wrapper_fixpt_fil_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_timing_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file plasma_nn_wrapper_fixpt_fil_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file plasma_nn_wrapper_fixpt_fil_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file plasma_nn_wrapper_fixpt_fil_bus_skew_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_bus_skew_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 22 12:48:42 2022...
