# RISCV-Pipelined-Processor-with-Hazard-Unit
An SystemVerilog implementation of a RISCV pipelined processor. The processor features a 5-stage pipeline architecture with integrated hazard detection and forwarding units to handle data and control hazards effectively.
