Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  1 01:07:45 2019
| Host         : WIN-24CL6JQ3LHK running 64-bit major release  (build 9200)
| Command      : report_methodology -file schema_methodology_drc_routed.rpt -pb schema_methodology_drc_routed.pb -rpx schema_methodology_drc_routed.rpx
| Design       : schema
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 69
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 8          |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 53         |
| TIMING-20 | Warning  | Non-clocked latch            | 8          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell counter1/D2/JK_trigger/current_state_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF1/JK_trigger/current_state_reg_P/PRE, counter1/TFF2/JK_trigger/current_state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell counter1/D2/JK_trigger/current_state_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF1/JK_trigger/current_state_reg_C/CLR, counter1/TFF1/JK_trigger/current_state_reg_LDC/CLR, counter1/TFF2/JK_trigger/current_state_reg_C/CLR, counter1/TFF2/JK_trigger/current_state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell counter1/D4/JK_trigger/current_state_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF3/JK_trigger/current_state_reg_P/PRE, counter1/TFF4/JK_trigger/current_state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell counter1/D4/JK_trigger/current_state_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF3/JK_trigger/current_state_reg_C/CLR, counter1/TFF3/JK_trigger/current_state_reg_LDC/CLR, counter1/TFF4/JK_trigger/current_state_reg_C/CLR, counter1/TFF4/JK_trigger/current_state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell counter1/D5/JK_trigger/current_state_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF5/JK_trigger/current_state_reg_P/PRE, counter1/TFF6/JK_trigger/current_state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell counter1/D5/JK_trigger/current_state_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF5/JK_trigger/current_state_reg_C/CLR, counter1/TFF5/JK_trigger/current_state_reg_LDC/CLR, counter1/TFF6/JK_trigger/current_state_reg_C/CLR, counter1/TFF6/JK_trigger/current_state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell counter1/D7/JK_trigger/current_state_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF7/JK_trigger/current_state_reg_P/PRE, counter1/TFF8/JK_trigger/current_state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell counter1/D7/JK_trigger/current_state_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) counter1/TFF7/JK_trigger/current_state_reg_C/CLR, counter1/TFF7/JK_trigger/current_state_reg_LDC/CLR, counter1/TFF8/JK_trigger/current_state_reg_C/CLR, counter1/TFF8/JK_trigger/current_state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin counter1/D2/JK_trigger/current_state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin counter1/D4/JK_trigger/current_state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin counter1/D5/JK_trigger/current_state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin counter1/D7/JK_trigger/current_state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF1/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF1/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF2/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF2/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF3/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF3/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF4/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF4/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF5/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF5/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF6/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF6/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF7/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF7/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF8/JK_trigger/current_state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin counter1/TFF8/JK_trigger/current_state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin div/i_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin div/temp_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch counter1/TFF1/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF1/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch counter1/TFF2/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF2/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch counter1/TFF3/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF3/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch counter1/TFF4/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF4/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch counter1/TFF5/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF5/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch counter1/TFF6/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF6/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch counter1/TFF7/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF7/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch counter1/TFF8/JK_trigger/current_state_reg_LDC cannot be properly analyzed as its control pin counter1/TFF8/JK_trigger/current_state_reg_LDC/G is not reached by a timing clock
Related violations: <none>


