// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=27,HLS_SYN_TPT=1,HLS_SYN_MEM=36,HLS_SYN_DSP=48,HLS_SYN_FF=20482,HLS_SYN_LUT=13872,HLS_VERSION=2019_2_1}" *)

module resonator_dds (
        ap_clk,
        ap_rst_n,
        res_in_TDATA,
        res_in_TVALID,
        res_in_TREADY,
        res_in_TLAST,
        res_in_TUSER,
        res_out_TDATA,
        res_out_TVALID,
        res_out_TREADY,
        res_out_TLAST,
        res_out_TUSER,
        generate_tlast,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        s_axi_clk,
        ap_rst_n_s_axi_clk
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 14;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [255:0] res_in_TDATA;
input   res_in_TVALID;
output   res_in_TREADY;
input  [0:0] res_in_TLAST;
input  [7:0] res_in_TUSER;
output  [255:0] res_out_TDATA;
output   res_out_TVALID;
input   res_out_TREADY;
output  [0:0] res_out_TLAST;
output  [7:0] res_out_TUSER;
input   generate_tlast;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   s_axi_clk;
input   ap_rst_n_s_axi_clk;

reg res_in_TREADY;

 reg    ap_rst_n_inv;
wire   [7:0] tones_address0;
reg    tones_ce0;
wire   [255:0] tones_q0;
reg   [7:0] cycle_V;
reg   [175:0] acc_phases_V;
wire   [7:0] accumulator_phases_V_address0;
reg    accumulator_phases_V_ce0;
wire   [175:0] accumulator_phases_V_q0;
wire   [7:0] accumulator_phases_V_address1;
reg    accumulator_phases_V_ce1;
reg    accumulator_phases_V_we1;
reg    res_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    res_out_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_rst_n_s_axi_clk_inv;
wire   [15:0] data_in_data_0_V_fu_413_p1;
reg   [15:0] data_in_data_0_V_reg_4003;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    regslice_forward_res_out_data_V_U_apdone_blk;
reg    ap_block_state28_pp0_stage0_iter27;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter1_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter2_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter3_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter4_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter5_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter6_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter7_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter8_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter9_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter10_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter11_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter12_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter13_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter14_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter15_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter16_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter17_reg;
reg   [15:0] data_in_data_0_V_reg_4003_pp0_iter18_reg;
reg   [15:0] data_in_data_1_V_reg_4008;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter1_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter2_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter3_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter4_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter5_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter6_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter7_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter8_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter9_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter10_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter11_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter12_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter13_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter14_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter15_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter16_reg;
reg   [15:0] data_in_data_1_V_reg_4008_pp0_iter17_reg;
reg  signed [15:0] data_in_data_1_V_reg_4008_pp0_iter18_reg;
reg   [15:0] data_in_data_2_V_reg_4013;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter1_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter2_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter3_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter4_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter5_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter6_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter7_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter8_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter9_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter10_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter11_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter12_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter13_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter14_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter15_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter16_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter17_reg;
reg   [15:0] data_in_data_2_V_reg_4013_pp0_iter18_reg;
reg   [15:0] data_in_data_3_V_reg_4018;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter1_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter2_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter3_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter4_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter5_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter6_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter7_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter8_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter9_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter10_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter11_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter12_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter13_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter14_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter15_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter16_reg;
reg   [15:0] data_in_data_3_V_reg_4018_pp0_iter17_reg;
reg  signed [15:0] data_in_data_3_V_reg_4018_pp0_iter18_reg;
reg   [15:0] data_in_data_4_V_reg_4023;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter1_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter2_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter3_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter4_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter5_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter6_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter7_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter8_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter9_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter10_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter11_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter12_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter13_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter14_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter15_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter16_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter17_reg;
reg   [15:0] data_in_data_4_V_reg_4023_pp0_iter18_reg;
reg   [15:0] data_in_data_5_V_reg_4028;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter1_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter2_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter3_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter4_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter5_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter6_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter7_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter8_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter9_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter10_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter11_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter12_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter13_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter14_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter15_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter16_reg;
reg   [15:0] data_in_data_5_V_reg_4028_pp0_iter17_reg;
reg  signed [15:0] data_in_data_5_V_reg_4028_pp0_iter18_reg;
reg   [15:0] data_in_data_6_V_reg_4033;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter1_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter2_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter3_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter4_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter5_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter6_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter7_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter8_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter9_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter10_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter11_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter12_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter13_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter14_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter15_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter16_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter17_reg;
reg   [15:0] data_in_data_6_V_reg_4033_pp0_iter18_reg;
reg   [15:0] data_in_data_7_V_reg_4038;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter1_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter2_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter3_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter4_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter5_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter6_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter7_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter8_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter9_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter10_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter11_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter12_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter13_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter14_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter15_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter16_reg;
reg   [15:0] data_in_data_7_V_reg_4038_pp0_iter17_reg;
reg  signed [15:0] data_in_data_7_V_reg_4038_pp0_iter18_reg;
reg   [15:0] data_in_data_8_V_reg_4043;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter1_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter2_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter3_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter4_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter5_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter6_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter7_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter8_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter9_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter10_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter11_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter12_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter13_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter14_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter15_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter16_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter17_reg;
reg   [15:0] data_in_data_8_V_reg_4043_pp0_iter18_reg;
reg   [15:0] data_in_data_9_V_reg_4048;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter1_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter2_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter3_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter4_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter5_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter6_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter7_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter8_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter9_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter10_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter11_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter12_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter13_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter14_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter15_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter16_reg;
reg   [15:0] data_in_data_9_V_reg_4048_pp0_iter17_reg;
reg  signed [15:0] data_in_data_9_V_reg_4048_pp0_iter18_reg;
reg   [15:0] data_in_data_10_V_reg_4053;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter1_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter2_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter3_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter4_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter5_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter6_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter7_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter8_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter9_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter10_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter11_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter12_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter13_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter14_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter15_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter16_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter17_reg;
reg   [15:0] data_in_data_10_V_reg_4053_pp0_iter18_reg;
reg   [15:0] tmp_reg_4058;
reg   [15:0] tmp_reg_4058_pp0_iter1_reg;
reg   [15:0] tmp_reg_4058_pp0_iter2_reg;
reg   [15:0] tmp_reg_4058_pp0_iter3_reg;
reg   [15:0] tmp_reg_4058_pp0_iter4_reg;
reg   [15:0] tmp_reg_4058_pp0_iter5_reg;
reg   [15:0] tmp_reg_4058_pp0_iter6_reg;
reg   [15:0] tmp_reg_4058_pp0_iter7_reg;
reg   [15:0] tmp_reg_4058_pp0_iter8_reg;
reg   [15:0] tmp_reg_4058_pp0_iter9_reg;
reg   [15:0] tmp_reg_4058_pp0_iter10_reg;
reg   [15:0] tmp_reg_4058_pp0_iter11_reg;
reg   [15:0] tmp_reg_4058_pp0_iter12_reg;
reg   [15:0] tmp_reg_4058_pp0_iter13_reg;
reg   [15:0] tmp_reg_4058_pp0_iter14_reg;
reg   [15:0] tmp_reg_4058_pp0_iter15_reg;
reg   [15:0] tmp_reg_4058_pp0_iter16_reg;
reg   [15:0] tmp_reg_4058_pp0_iter17_reg;
reg  signed [15:0] tmp_reg_4058_pp0_iter18_reg;
reg   [15:0] tmp_1_reg_4063;
reg   [15:0] tmp_1_reg_4063_pp0_iter1_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter2_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter3_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter4_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter5_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter6_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter7_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter8_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter9_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter10_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter11_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter12_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter13_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter14_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter15_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter16_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter17_reg;
reg   [15:0] tmp_1_reg_4063_pp0_iter18_reg;
reg   [15:0] tmp_2_reg_4068;
reg   [15:0] tmp_2_reg_4068_pp0_iter1_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter2_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter3_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter4_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter5_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter6_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter7_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter8_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter9_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter10_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter11_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter12_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter13_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter14_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter15_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter16_reg;
reg   [15:0] tmp_2_reg_4068_pp0_iter17_reg;
reg  signed [15:0] tmp_2_reg_4068_pp0_iter18_reg;
reg   [15:0] tmp_3_reg_4073;
reg   [15:0] tmp_3_reg_4073_pp0_iter1_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter2_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter3_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter4_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter5_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter6_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter7_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter8_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter9_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter10_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter11_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter12_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter13_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter14_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter15_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter16_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter17_reg;
reg   [15:0] tmp_3_reg_4073_pp0_iter18_reg;
reg   [15:0] tmp_4_reg_4078;
reg   [15:0] tmp_4_reg_4078_pp0_iter1_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter2_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter3_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter4_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter5_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter6_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter7_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter8_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter9_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter10_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter11_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter12_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter13_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter14_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter15_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter16_reg;
reg   [15:0] tmp_4_reg_4078_pp0_iter17_reg;
reg  signed [15:0] tmp_4_reg_4078_pp0_iter18_reg;
wire   [7:0] group_V_fu_571_p3;
reg   [7:0] group_V_reg_4083;
reg   [7:0] group_V_reg_4083_pp0_iter1_reg;
reg   [7:0] group_V_reg_4083_pp0_iter2_reg;
reg   [7:0] group_V_reg_4083_pp0_iter3_reg;
reg   [7:0] group_V_reg_4083_pp0_iter4_reg;
reg   [7:0] group_V_reg_4083_pp0_iter5_reg;
reg   [7:0] group_V_reg_4083_pp0_iter6_reg;
reg   [7:0] group_V_reg_4083_pp0_iter7_reg;
reg   [7:0] group_V_reg_4083_pp0_iter8_reg;
reg   [7:0] group_V_reg_4083_pp0_iter9_reg;
reg   [7:0] group_V_reg_4083_pp0_iter10_reg;
reg   [7:0] group_V_reg_4083_pp0_iter11_reg;
reg   [7:0] group_V_reg_4083_pp0_iter12_reg;
reg   [7:0] group_V_reg_4083_pp0_iter13_reg;
reg   [7:0] group_V_reg_4083_pp0_iter14_reg;
reg   [7:0] group_V_reg_4083_pp0_iter15_reg;
reg   [7:0] group_V_reg_4083_pp0_iter16_reg;
reg   [7:0] group_V_reg_4083_pp0_iter17_reg;
reg   [7:0] group_V_reg_4083_pp0_iter18_reg;
reg   [7:0] group_V_reg_4083_pp0_iter19_reg;
reg   [7:0] group_V_reg_4083_pp0_iter20_reg;
reg   [7:0] group_V_reg_4083_pp0_iter21_reg;
reg   [7:0] group_V_reg_4083_pp0_iter22_reg;
reg   [7:0] group_V_reg_4083_pp0_iter23_reg;
reg   [7:0] group_V_reg_4083_pp0_iter24_reg;
reg   [7:0] group_V_reg_4083_pp0_iter25_reg;
wire   [63:0] zext_ln544_fu_579_p1;
reg   [63:0] zext_ln544_reg_4090;
reg   [15:0] tmp_5_reg_4105;
reg   [15:0] tmp_5_reg_4105_pp0_iter2_reg;
reg   [15:0] tmp_5_reg_4105_pp0_iter3_reg;
wire   [15:0] trunc_ln703_fu_606_p1;
reg   [15:0] trunc_ln703_reg_4110;
reg   [15:0] trunc_ln703_reg_4110_pp0_iter2_reg;
reg   [15:0] trunc_ln703_reg_4110_pp0_iter3_reg;
reg   [15:0] tmp_11_reg_4115;
reg   [15:0] tmp_11_reg_4115_pp0_iter2_reg;
reg   [15:0] tmp_11_reg_4115_pp0_iter3_reg;
reg   [15:0] tmp_12_reg_4120;
reg   [15:0] tmp_12_reg_4120_pp0_iter2_reg;
reg   [15:0] tmp_12_reg_4120_pp0_iter3_reg;
reg   [15:0] tmp_18_reg_4125;
reg   [15:0] tmp_18_reg_4125_pp0_iter2_reg;
reg   [15:0] tmp_18_reg_4125_pp0_iter3_reg;
reg   [15:0] tmp_19_reg_4130;
reg   [15:0] tmp_19_reg_4130_pp0_iter2_reg;
reg   [15:0] tmp_19_reg_4130_pp0_iter3_reg;
reg   [15:0] tmp_31_reg_4135;
reg   [15:0] tmp_31_reg_4135_pp0_iter2_reg;
reg   [15:0] tmp_31_reg_4135_pp0_iter3_reg;
reg   [15:0] tmp_32_reg_4140;
reg   [15:0] tmp_32_reg_4140_pp0_iter2_reg;
reg   [15:0] tmp_32_reg_4140_pp0_iter3_reg;
reg   [15:0] tmp_37_reg_4145;
reg   [15:0] tmp_37_reg_4145_pp0_iter2_reg;
reg   [15:0] tmp_37_reg_4145_pp0_iter3_reg;
reg   [15:0] tmp_38_reg_4150;
reg   [15:0] tmp_38_reg_4150_pp0_iter2_reg;
reg   [15:0] tmp_38_reg_4150_pp0_iter3_reg;
reg   [15:0] tmp_43_reg_4155;
reg   [15:0] tmp_43_reg_4155_pp0_iter2_reg;
reg   [15:0] tmp_43_reg_4155_pp0_iter3_reg;
reg   [15:0] tmp_44_reg_4160;
reg   [15:0] tmp_44_reg_4160_pp0_iter2_reg;
reg   [15:0] tmp_44_reg_4160_pp0_iter3_reg;
reg   [15:0] tmp_49_reg_4165;
reg   [15:0] tmp_49_reg_4165_pp0_iter2_reg;
reg   [15:0] tmp_49_reg_4165_pp0_iter3_reg;
reg   [15:0] tmp_50_reg_4170;
reg   [15:0] tmp_50_reg_4170_pp0_iter2_reg;
reg   [15:0] tmp_50_reg_4170_pp0_iter3_reg;
reg   [15:0] tmp_55_reg_4175;
reg   [15:0] tmp_55_reg_4175_pp0_iter2_reg;
reg   [15:0] tmp_55_reg_4175_pp0_iter3_reg;
reg   [15:0] tmp_56_reg_4180;
reg   [15:0] tmp_56_reg_4180_pp0_iter2_reg;
reg   [15:0] tmp_56_reg_4180_pp0_iter3_reg;
wire   [7:0] add_ln214_fu_750_p2;
reg   [7:0] add_ln214_reg_4185;
wire   [21:0] trunc_ln1265_fu_764_p1;
reg   [21:0] trunc_ln1265_reg_4190;
reg   [21:0] tmp_10_reg_4196;
reg   [21:0] tmp_17_reg_4202;
reg   [21:0] tmp_23_reg_4208;
reg   [21:0] tmp_24_reg_4214;
reg   [21:0] tmp_25_reg_4220;
reg   [21:0] tmp_26_reg_4226;
reg   [21:0] tmp_27_reg_4232;
wire   [21:0] add_ln703_fu_845_p2;
reg   [21:0] add_ln703_reg_4238;
wire   [21:0] add_ln703_2_fu_869_p2;
reg   [21:0] add_ln703_2_reg_4243;
wire   [21:0] add_ln703_4_fu_893_p2;
reg   [21:0] add_ln703_4_reg_4248;
wire   [21:0] add_ln703_6_fu_917_p2;
reg   [21:0] add_ln703_6_reg_4253;
wire   [21:0] add_ln703_8_fu_941_p2;
reg   [21:0] add_ln703_8_reg_4258;
wire   [21:0] add_ln703_10_fu_965_p2;
reg   [21:0] add_ln703_10_reg_4263;
wire   [21:0] add_ln703_12_fu_989_p2;
reg   [21:0] add_ln703_12_reg_4268;
wire   [21:0] add_ln703_14_fu_1013_p2;
reg   [21:0] add_ln703_14_reg_4273;
reg   [15:0] ddsv_i_V_reg_4278;
reg  signed [15:0] ddsv_q_V_reg_4283;
reg   [15:0] ddsv_i_V_0_1_reg_4288;
reg  signed [15:0] ddsv_q_V_0_1_reg_4293;
reg   [15:0] ddsv_i_V_0_2_reg_4298;
reg  signed [15:0] ddsv_q_V_0_2_reg_4303;
reg   [15:0] ddsv_i_V_0_3_reg_4308;
reg  signed [15:0] ddsv_q_V_0_3_reg_4313;
reg   [15:0] ddsv_i_V_0_4_reg_4318;
reg  signed [15:0] ddsv_q_V_0_4_reg_4323;
reg   [15:0] ddsv_i_V_0_5_reg_4328;
reg  signed [15:0] ddsv_q_V_0_5_reg_4333;
reg   [15:0] ddsv_i_V_0_6_reg_4338;
reg  signed [15:0] ddsv_q_V_0_6_reg_4343;
reg   [15:0] ddsv_i_V_0_7_reg_4348;
reg  signed [15:0] ddsv_q_V_0_7_reg_4353;
wire  signed [31:0] sext_ln1116_fu_1120_p1;
wire  signed [31:0] sext_ln1118_fu_1123_p1;
wire  signed [31:0] sext_ln1116_1_fu_1126_p1;
reg  signed [31:0] sext_ln1116_1_reg_4370;
wire  signed [31:0] sext_ln1118_1_fu_1129_p1;
reg  signed [31:0] sext_ln1118_1_reg_4376;
wire  signed [31:0] sext_ln1116_2_fu_1132_p1;
wire  signed [31:0] sext_ln1118_8_fu_1135_p1;
wire  signed [31:0] sext_ln1116_3_fu_1138_p1;
reg  signed [31:0] sext_ln1116_3_reg_4394;
wire  signed [31:0] sext_ln1118_9_fu_1141_p1;
reg  signed [31:0] sext_ln1118_9_reg_4400;
wire  signed [31:0] sext_ln1116_4_fu_1144_p1;
wire  signed [31:0] sext_ln1118_2_fu_1147_p1;
wire  signed [31:0] sext_ln1116_5_fu_1150_p1;
reg  signed [31:0] sext_ln1116_5_reg_4418;
wire  signed [31:0] sext_ln1118_10_fu_1153_p1;
reg  signed [31:0] sext_ln1118_10_reg_4424;
wire  signed [31:0] sext_ln1116_6_fu_1156_p1;
wire  signed [31:0] sext_ln1118_3_fu_1159_p1;
wire  signed [31:0] sext_ln1116_7_fu_1162_p1;
reg  signed [31:0] sext_ln1116_7_reg_4442;
wire  signed [31:0] sext_ln1118_11_fu_1165_p1;
reg  signed [31:0] sext_ln1118_11_reg_4448;
wire  signed [31:0] sext_ln1116_8_fu_1168_p1;
wire  signed [31:0] sext_ln1118_4_fu_1171_p1;
wire  signed [31:0] sext_ln1116_9_fu_1174_p1;
reg  signed [31:0] sext_ln1116_9_reg_4466;
wire  signed [31:0] sext_ln1118_12_fu_1177_p1;
reg  signed [31:0] sext_ln1118_12_reg_4472;
wire  signed [31:0] sext_ln1116_10_fu_1180_p1;
wire  signed [31:0] sext_ln1118_5_fu_1183_p1;
wire  signed [31:0] sext_ln1116_11_fu_1186_p1;
reg  signed [31:0] sext_ln1116_11_reg_4490;
wire  signed [31:0] sext_ln1118_13_fu_1189_p1;
reg  signed [31:0] sext_ln1118_13_reg_4496;
wire  signed [31:0] sext_ln1116_12_fu_1192_p1;
wire  signed [31:0] sext_ln1118_6_fu_1195_p1;
wire  signed [31:0] sext_ln1116_13_fu_1198_p1;
reg  signed [31:0] sext_ln1116_13_reg_4514;
wire  signed [31:0] sext_ln1118_14_fu_1201_p1;
reg  signed [31:0] sext_ln1118_14_reg_4520;
wire  signed [31:0] sext_ln1116_14_fu_1204_p1;
wire  signed [31:0] sext_ln1118_7_fu_1207_p1;
wire  signed [31:0] sext_ln1116_15_fu_1210_p1;
reg  signed [31:0] sext_ln1116_15_reg_4538;
wire  signed [31:0] sext_ln1118_15_fu_1213_p1;
reg  signed [31:0] sext_ln1118_15_reg_4544;
wire  signed [31:0] grp_fu_3811_p2;
reg  signed [31:0] mul_ln1118_reg_4550;
wire  signed [31:0] grp_fu_3817_p2;
reg  signed [31:0] mul_ln1118_2_reg_4555;
wire  signed [31:0] grp_fu_3823_p2;
reg  signed [31:0] mul_ln1118_3_reg_4561;
wire  signed [31:0] grp_fu_3829_p2;
reg  signed [31:0] mul_ln1118_4_reg_4567;
wire  signed [31:0] grp_fu_3835_p2;
reg  signed [31:0] mul_ln1118_6_reg_4572;
wire  signed [31:0] grp_fu_3841_p2;
reg  signed [31:0] mul_ln1118_7_reg_4578;
wire  signed [31:0] grp_fu_3847_p2;
reg  signed [31:0] mul_ln1118_8_reg_4584;
wire  signed [31:0] grp_fu_3853_p2;
reg  signed [31:0] mul_ln1118_10_reg_4589;
wire  signed [31:0] grp_fu_3859_p2;
reg  signed [31:0] mul_ln1118_11_reg_4595;
wire  signed [31:0] grp_fu_3865_p2;
reg  signed [31:0] mul_ln1118_12_reg_4601;
wire  signed [31:0] grp_fu_3871_p2;
reg  signed [31:0] mul_ln1118_14_reg_4606;
wire  signed [31:0] grp_fu_3877_p2;
reg  signed [31:0] mul_ln1118_15_reg_4612;
wire  signed [31:0] grp_fu_3883_p2;
reg  signed [31:0] mul_ln1118_16_reg_4618;
wire  signed [31:0] grp_fu_3889_p2;
reg  signed [31:0] mul_ln1118_18_reg_4623;
wire  signed [31:0] grp_fu_3895_p2;
reg  signed [31:0] mul_ln1118_19_reg_4629;
wire  signed [31:0] grp_fu_3901_p2;
reg  signed [31:0] mul_ln1118_20_reg_4635;
wire  signed [31:0] grp_fu_3907_p2;
reg  signed [31:0] mul_ln1118_22_reg_4640;
wire  signed [31:0] grp_fu_3913_p2;
reg  signed [31:0] mul_ln1118_23_reg_4646;
wire  signed [31:0] grp_fu_3919_p2;
reg  signed [31:0] mul_ln1118_24_reg_4652;
wire  signed [31:0] grp_fu_3925_p2;
reg  signed [31:0] mul_ln1118_26_reg_4657;
wire  signed [31:0] grp_fu_3931_p2;
reg  signed [31:0] mul_ln1118_27_reg_4663;
wire  signed [31:0] grp_fu_3937_p2;
reg  signed [31:0] mul_ln1118_28_reg_4669;
wire  signed [31:0] grp_fu_3943_p2;
reg  signed [31:0] mul_ln1118_30_reg_4674;
wire  signed [31:0] grp_fu_3949_p2;
reg  signed [31:0] mul_ln1118_31_reg_4680;
wire  signed [31:0] grp_fu_3955_p3;
reg  signed [31:0] sub_ln1193_reg_4686;
reg    ap_enable_reg_pp0_iter22;
reg  signed [31:0] sub_ln1193_reg_4686_pp0_iter23_reg;
reg   [0:0] tmp_6_reg_4695;
reg   [0:0] tmp_6_reg_4695_pp0_iter23_reg;
reg   [0:0] tmp_6_reg_4695_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_fu_1229_p2;
reg   [31:0] add_ln1192_reg_4701;
reg   [31:0] add_ln1192_reg_4701_pp0_iter23_reg;
wire   [32:0] add_ln1192_1_fu_1233_p2;
reg   [32:0] add_ln1192_1_reg_4709;
reg   [32:0] add_ln1192_1_reg_4709_pp0_iter23_reg;
reg   [0:0] tmp_16_reg_4714;
reg   [0:0] tmp_16_reg_4714_pp0_iter23_reg;
reg   [0:0] tmp_16_reg_4714_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3961_p3;
reg  signed [31:0] sub_ln1193_1_reg_4720;
reg  signed [31:0] sub_ln1193_1_reg_4720_pp0_iter23_reg;
reg   [0:0] tmp_34_reg_4729;
reg   [0:0] tmp_34_reg_4729_pp0_iter23_reg;
reg   [0:0] tmp_34_reg_4729_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_2_fu_1260_p2;
reg   [31:0] add_ln1192_2_reg_4735;
reg   [31:0] add_ln1192_2_reg_4735_pp0_iter23_reg;
wire   [32:0] add_ln1192_3_fu_1264_p2;
reg   [32:0] add_ln1192_3_reg_4743;
reg   [32:0] add_ln1192_3_reg_4743_pp0_iter23_reg;
reg   [0:0] tmp_46_reg_4748;
reg   [0:0] tmp_46_reg_4748_pp0_iter23_reg;
reg   [0:0] tmp_46_reg_4748_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3967_p3;
reg  signed [31:0] sub_ln1193_2_reg_4754;
reg  signed [31:0] sub_ln1193_2_reg_4754_pp0_iter23_reg;
reg   [0:0] tmp_58_reg_4763;
reg   [0:0] tmp_58_reg_4763_pp0_iter23_reg;
reg   [0:0] tmp_58_reg_4763_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_4_fu_1291_p2;
reg   [31:0] add_ln1192_4_reg_4769;
reg   [31:0] add_ln1192_4_reg_4769_pp0_iter23_reg;
wire   [32:0] add_ln1192_5_fu_1295_p2;
reg   [32:0] add_ln1192_5_reg_4777;
reg   [32:0] add_ln1192_5_reg_4777_pp0_iter23_reg;
reg   [0:0] tmp_64_reg_4782;
reg   [0:0] tmp_64_reg_4782_pp0_iter23_reg;
reg   [0:0] tmp_64_reg_4782_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3973_p3;
reg  signed [31:0] sub_ln1193_3_reg_4788;
reg  signed [31:0] sub_ln1193_3_reg_4788_pp0_iter23_reg;
reg   [0:0] tmp_68_reg_4797;
reg   [0:0] tmp_68_reg_4797_pp0_iter23_reg;
reg   [0:0] tmp_68_reg_4797_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_6_fu_1322_p2;
reg   [31:0] add_ln1192_6_reg_4803;
reg   [31:0] add_ln1192_6_reg_4803_pp0_iter23_reg;
wire   [32:0] add_ln1192_7_fu_1326_p2;
reg   [32:0] add_ln1192_7_reg_4811;
reg   [32:0] add_ln1192_7_reg_4811_pp0_iter23_reg;
reg   [0:0] tmp_72_reg_4816;
reg   [0:0] tmp_72_reg_4816_pp0_iter23_reg;
reg   [0:0] tmp_72_reg_4816_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3979_p3;
reg  signed [31:0] sub_ln1193_4_reg_4822;
reg  signed [31:0] sub_ln1193_4_reg_4822_pp0_iter23_reg;
reg   [0:0] tmp_76_reg_4831;
reg   [0:0] tmp_76_reg_4831_pp0_iter23_reg;
reg   [0:0] tmp_76_reg_4831_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_8_fu_1353_p2;
reg   [31:0] add_ln1192_8_reg_4837;
reg   [31:0] add_ln1192_8_reg_4837_pp0_iter23_reg;
wire   [32:0] add_ln1192_9_fu_1357_p2;
reg   [32:0] add_ln1192_9_reg_4845;
reg   [32:0] add_ln1192_9_reg_4845_pp0_iter23_reg;
reg   [0:0] tmp_80_reg_4850;
reg   [0:0] tmp_80_reg_4850_pp0_iter23_reg;
reg   [0:0] tmp_80_reg_4850_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3985_p3;
reg  signed [31:0] sub_ln1193_5_reg_4856;
reg  signed [31:0] sub_ln1193_5_reg_4856_pp0_iter23_reg;
reg   [0:0] tmp_84_reg_4865;
reg   [0:0] tmp_84_reg_4865_pp0_iter23_reg;
reg   [0:0] tmp_84_reg_4865_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_10_fu_1384_p2;
reg   [31:0] add_ln1192_10_reg_4871;
reg   [31:0] add_ln1192_10_reg_4871_pp0_iter23_reg;
wire   [32:0] add_ln1192_11_fu_1388_p2;
reg   [32:0] add_ln1192_11_reg_4879;
reg   [32:0] add_ln1192_11_reg_4879_pp0_iter23_reg;
reg   [0:0] tmp_88_reg_4884;
reg   [0:0] tmp_88_reg_4884_pp0_iter23_reg;
reg   [0:0] tmp_88_reg_4884_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3991_p3;
reg  signed [31:0] sub_ln1193_6_reg_4890;
reg  signed [31:0] sub_ln1193_6_reg_4890_pp0_iter23_reg;
reg   [0:0] tmp_92_reg_4899;
reg   [0:0] tmp_92_reg_4899_pp0_iter23_reg;
reg   [0:0] tmp_92_reg_4899_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_12_fu_1415_p2;
reg   [31:0] add_ln1192_12_reg_4905;
reg   [31:0] add_ln1192_12_reg_4905_pp0_iter23_reg;
wire   [32:0] add_ln1192_13_fu_1419_p2;
reg   [32:0] add_ln1192_13_reg_4913;
reg   [32:0] add_ln1192_13_reg_4913_pp0_iter23_reg;
reg   [0:0] tmp_96_reg_4918;
reg   [0:0] tmp_96_reg_4918_pp0_iter23_reg;
reg   [0:0] tmp_96_reg_4918_pp0_iter24_reg;
wire  signed [31:0] grp_fu_3997_p3;
reg  signed [31:0] sub_ln1193_7_reg_4924;
reg  signed [31:0] sub_ln1193_7_reg_4924_pp0_iter23_reg;
reg   [0:0] tmp_100_reg_4933;
reg   [0:0] tmp_100_reg_4933_pp0_iter23_reg;
reg   [0:0] tmp_100_reg_4933_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [31:0] add_ln1192_14_fu_1446_p2;
reg   [31:0] add_ln1192_14_reg_4939;
reg   [31:0] add_ln1192_14_reg_4939_pp0_iter23_reg;
wire   [32:0] add_ln1192_15_fu_1450_p2;
reg   [32:0] add_ln1192_15_reg_4947;
reg   [32:0] add_ln1192_15_reg_4947_pp0_iter23_reg;
reg   [0:0] tmp_104_reg_4952;
reg   [0:0] tmp_104_reg_4952_pp0_iter23_reg;
reg   [0:0] tmp_104_reg_4952_pp0_iter24_reg;
wire   [0:0] icmp_ln412_fu_1497_p2;
reg   [0:0] icmp_ln412_reg_4958;
wire   [0:0] icmp_ln412_1_fu_1536_p2;
reg   [0:0] icmp_ln412_1_reg_4963;
wire   [0:0] icmp_ln412_2_fu_1575_p2;
reg   [0:0] icmp_ln412_2_reg_4968;
wire   [0:0] icmp_ln412_3_fu_1614_p2;
reg   [0:0] icmp_ln412_3_reg_4973;
wire   [0:0] icmp_ln412_4_fu_1653_p2;
reg   [0:0] icmp_ln412_4_reg_4978;
wire   [0:0] icmp_ln412_5_fu_1692_p2;
reg   [0:0] icmp_ln412_5_reg_4983;
wire   [0:0] icmp_ln412_6_fu_1731_p2;
reg   [0:0] icmp_ln412_6_reg_4988;
wire   [0:0] icmp_ln412_7_fu_1770_p2;
reg   [0:0] icmp_ln412_7_reg_4993;
wire   [0:0] icmp_ln412_8_fu_1809_p2;
reg   [0:0] icmp_ln412_8_reg_4998;
wire   [0:0] icmp_ln412_9_fu_1848_p2;
reg   [0:0] icmp_ln412_9_reg_5003;
wire   [0:0] icmp_ln412_10_fu_1887_p2;
reg   [0:0] icmp_ln412_10_reg_5008;
wire   [0:0] icmp_ln412_11_fu_1926_p2;
reg   [0:0] icmp_ln412_11_reg_5013;
wire   [0:0] icmp_ln412_12_fu_1965_p2;
reg   [0:0] icmp_ln412_12_reg_5018;
wire   [0:0] icmp_ln412_13_fu_2004_p2;
reg   [0:0] icmp_ln412_13_reg_5023;
wire   [0:0] icmp_ln412_14_fu_2043_p2;
reg   [0:0] icmp_ln412_14_reg_5028;
wire   [0:0] icmp_ln412_15_fu_2082_p2;
reg   [0:0] icmp_ln412_15_reg_5033;
wire   [15:0] add_ln415_fu_2117_p2;
reg   [15:0] add_ln415_reg_5038;
reg   [15:0] add_ln415_reg_5038_pp0_iter25_reg;
reg   [0:0] tmp_14_reg_5044;
wire   [14:0] trunc_ln790_fu_2131_p1;
reg   [14:0] trunc_ln790_reg_5050;
wire   [15:0] add_ln415_1_fu_2160_p2;
reg   [15:0] add_ln415_1_reg_5055;
reg   [15:0] add_ln415_1_reg_5055_pp0_iter25_reg;
reg   [0:0] tmp_30_reg_5061;
wire   [14:0] trunc_ln790_1_fu_2174_p1;
reg   [14:0] trunc_ln790_1_reg_5067;
wire   [15:0] add_ln415_2_fu_2207_p2;
reg   [15:0] add_ln415_2_reg_5072;
reg   [15:0] add_ln415_2_reg_5072_pp0_iter25_reg;
reg   [0:0] tmp_42_reg_5078;
wire   [14:0] trunc_ln790_2_fu_2221_p1;
reg   [14:0] trunc_ln790_2_reg_5084;
wire   [15:0] add_ln415_3_fu_2250_p2;
reg   [15:0] add_ln415_3_reg_5089;
reg   [15:0] add_ln415_3_reg_5089_pp0_iter25_reg;
reg   [0:0] tmp_54_reg_5095;
wire   [14:0] trunc_ln790_3_fu_2264_p1;
reg   [14:0] trunc_ln790_3_reg_5101;
wire   [15:0] add_ln415_4_fu_2297_p2;
reg   [15:0] add_ln415_4_reg_5106;
reg   [15:0] add_ln415_4_reg_5106_pp0_iter25_reg;
reg   [0:0] tmp_63_reg_5112;
wire   [14:0] trunc_ln790_4_fu_2311_p1;
reg   [14:0] trunc_ln790_4_reg_5118;
wire   [15:0] add_ln415_5_fu_2340_p2;
reg   [15:0] add_ln415_5_reg_5123;
reg   [15:0] add_ln415_5_reg_5123_pp0_iter25_reg;
reg   [0:0] tmp_67_reg_5129;
wire   [14:0] trunc_ln790_5_fu_2354_p1;
reg   [14:0] trunc_ln790_5_reg_5135;
wire   [15:0] add_ln415_6_fu_2387_p2;
reg   [15:0] add_ln415_6_reg_5140;
reg   [15:0] add_ln415_6_reg_5140_pp0_iter25_reg;
reg   [0:0] tmp_71_reg_5146;
wire   [14:0] trunc_ln790_6_fu_2401_p1;
reg   [14:0] trunc_ln790_6_reg_5152;
wire   [15:0] add_ln415_7_fu_2430_p2;
reg   [15:0] add_ln415_7_reg_5157;
reg   [15:0] add_ln415_7_reg_5157_pp0_iter25_reg;
reg   [0:0] tmp_75_reg_5163;
wire   [14:0] trunc_ln790_7_fu_2444_p1;
reg   [14:0] trunc_ln790_7_reg_5169;
wire   [15:0] add_ln415_8_fu_2477_p2;
reg   [15:0] add_ln415_8_reg_5174;
reg   [15:0] add_ln415_8_reg_5174_pp0_iter25_reg;
reg   [0:0] tmp_79_reg_5180;
wire   [14:0] trunc_ln790_8_fu_2491_p1;
reg   [14:0] trunc_ln790_8_reg_5186;
wire   [15:0] add_ln415_9_fu_2520_p2;
reg   [15:0] add_ln415_9_reg_5191;
reg   [15:0] add_ln415_9_reg_5191_pp0_iter25_reg;
reg   [0:0] tmp_83_reg_5197;
wire   [14:0] trunc_ln790_9_fu_2534_p1;
reg   [14:0] trunc_ln790_9_reg_5203;
wire   [15:0] add_ln415_10_fu_2567_p2;
reg   [15:0] add_ln415_10_reg_5208;
reg   [15:0] add_ln415_10_reg_5208_pp0_iter25_reg;
reg   [0:0] tmp_87_reg_5214;
wire   [14:0] trunc_ln790_10_fu_2581_p1;
reg   [14:0] trunc_ln790_10_reg_5220;
wire   [15:0] add_ln415_11_fu_2610_p2;
reg   [15:0] add_ln415_11_reg_5225;
reg   [15:0] add_ln415_11_reg_5225_pp0_iter25_reg;
reg   [0:0] tmp_91_reg_5231;
wire   [14:0] trunc_ln790_11_fu_2624_p1;
reg   [14:0] trunc_ln790_11_reg_5237;
wire   [15:0] add_ln415_12_fu_2657_p2;
reg   [15:0] add_ln415_12_reg_5242;
reg   [15:0] add_ln415_12_reg_5242_pp0_iter25_reg;
reg   [0:0] tmp_95_reg_5248;
wire   [14:0] trunc_ln790_12_fu_2671_p1;
reg   [14:0] trunc_ln790_12_reg_5254;
wire   [15:0] add_ln415_13_fu_2700_p2;
reg   [15:0] add_ln415_13_reg_5259;
reg   [15:0] add_ln415_13_reg_5259_pp0_iter25_reg;
reg   [0:0] tmp_99_reg_5265;
wire   [14:0] trunc_ln790_13_fu_2714_p1;
reg   [14:0] trunc_ln790_13_reg_5271;
wire   [15:0] add_ln415_14_fu_2747_p2;
reg   [15:0] add_ln415_14_reg_5276;
reg   [15:0] add_ln415_14_reg_5276_pp0_iter25_reg;
reg   [0:0] tmp_103_reg_5282;
wire   [14:0] trunc_ln790_14_fu_2761_p1;
reg   [14:0] trunc_ln790_14_reg_5288;
wire   [15:0] add_ln415_15_fu_2790_p2;
reg   [15:0] add_ln415_15_reg_5293;
reg   [15:0] add_ln415_15_reg_5293_pp0_iter25_reg;
reg   [0:0] tmp_107_reg_5299;
wire   [14:0] trunc_ln790_15_fu_2804_p1;
reg   [14:0] trunc_ln790_15_reg_5305;
wire   [0:0] and_ln746_fu_2813_p2;
reg   [0:0] and_ln746_reg_5310;
wire   [0:0] and_ln783_1_fu_2828_p2;
reg   [0:0] and_ln783_1_reg_5316;
wire   [0:0] and_ln746_1_fu_2838_p2;
reg   [0:0] and_ln746_1_reg_5323;
wire   [0:0] and_ln783_3_fu_2853_p2;
reg   [0:0] and_ln783_3_reg_5329;
wire   [0:0] and_ln746_2_fu_2863_p2;
reg   [0:0] and_ln746_2_reg_5336;
wire   [0:0] and_ln783_5_fu_2878_p2;
reg   [0:0] and_ln783_5_reg_5342;
wire   [0:0] and_ln746_3_fu_2888_p2;
reg   [0:0] and_ln746_3_reg_5349;
wire   [0:0] and_ln783_7_fu_2903_p2;
reg   [0:0] and_ln783_7_reg_5355;
wire   [0:0] and_ln746_4_fu_2913_p2;
reg   [0:0] and_ln746_4_reg_5362;
wire   [0:0] and_ln783_9_fu_2928_p2;
reg   [0:0] and_ln783_9_reg_5368;
wire   [0:0] and_ln746_5_fu_2938_p2;
reg   [0:0] and_ln746_5_reg_5375;
wire   [0:0] and_ln783_11_fu_2953_p2;
reg   [0:0] and_ln783_11_reg_5381;
wire   [0:0] and_ln746_6_fu_2963_p2;
reg   [0:0] and_ln746_6_reg_5388;
wire   [0:0] and_ln783_13_fu_2978_p2;
reg   [0:0] and_ln783_13_reg_5394;
wire   [0:0] and_ln746_7_fu_2988_p2;
reg   [0:0] and_ln746_7_reg_5401;
wire   [0:0] and_ln783_15_fu_3003_p2;
reg   [0:0] and_ln783_15_reg_5407;
wire   [0:0] and_ln746_8_fu_3013_p2;
reg   [0:0] and_ln746_8_reg_5414;
wire   [0:0] and_ln783_17_fu_3028_p2;
reg   [0:0] and_ln783_17_reg_5420;
wire   [0:0] and_ln746_9_fu_3038_p2;
reg   [0:0] and_ln746_9_reg_5427;
wire   [0:0] and_ln783_19_fu_3053_p2;
reg   [0:0] and_ln783_19_reg_5433;
wire   [0:0] and_ln746_10_fu_3063_p2;
reg   [0:0] and_ln746_10_reg_5440;
wire   [0:0] and_ln783_21_fu_3078_p2;
reg   [0:0] and_ln783_21_reg_5446;
wire   [0:0] and_ln746_11_fu_3088_p2;
reg   [0:0] and_ln746_11_reg_5453;
wire   [0:0] and_ln783_23_fu_3103_p2;
reg   [0:0] and_ln783_23_reg_5459;
wire   [0:0] and_ln746_12_fu_3113_p2;
reg   [0:0] and_ln746_12_reg_5466;
wire   [0:0] and_ln783_25_fu_3128_p2;
reg   [0:0] and_ln783_25_reg_5472;
wire   [0:0] and_ln746_13_fu_3138_p2;
reg   [0:0] and_ln746_13_reg_5479;
wire   [0:0] and_ln783_27_fu_3153_p2;
reg   [0:0] and_ln783_27_reg_5485;
wire   [0:0] and_ln746_14_fu_3163_p2;
reg   [0:0] and_ln746_14_reg_5492;
wire   [0:0] and_ln783_29_fu_3178_p2;
reg   [0:0] and_ln783_29_reg_5498;
wire   [0:0] and_ln746_15_fu_3188_p2;
reg   [0:0] and_ln746_15_reg_5505;
wire   [0:0] and_ln783_31_fu_3203_p2;
reg   [0:0] and_ln783_31_reg_5511;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
wire    grp_phase_to_sincos_wLUT_fu_333_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_333_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_333_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_333_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_333_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_333_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_333_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call55;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call55;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call55;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call55;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call55;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call55;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call55;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call55;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call55;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call55;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call55;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call55;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call55;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call55;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call55;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call55;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call55;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call55;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call55;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call55;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call55;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call55;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call55;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call55;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call55;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call55;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call55;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call55;
reg    ap_block_pp0_stage0_11001_ignoreCallOp124;
wire    grp_phase_to_sincos_wLUT_fu_342_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_342_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_342_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_342_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_342_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_342_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_342_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call129;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call129;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call129;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call129;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call129;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call129;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call129;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call129;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call129;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call129;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call129;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call129;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call129;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call129;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call129;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call129;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call129;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call129;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call129;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call129;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call129;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call129;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call129;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call129;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call129;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call129;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call129;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call129;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire    grp_phase_to_sincos_wLUT_fu_351_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_351_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_351_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_351_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_351_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_351_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_351_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call203;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call203;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call203;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call203;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call203;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call203;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call203;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call203;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call203;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call203;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call203;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call203;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call203;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call203;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call203;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call203;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call203;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call203;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call203;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call203;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call203;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call203;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call203;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call203;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call203;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call203;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call203;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call203;
reg    ap_block_pp0_stage0_11001_ignoreCallOp126;
wire    grp_phase_to_sincos_wLUT_fu_360_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_360_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_360_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_360_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_360_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_360_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_360_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call277;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call277;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call277;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call277;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call277;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call277;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call277;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call277;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call277;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call277;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call277;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call277;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call277;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call277;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call277;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call277;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call277;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call277;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call277;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call277;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call277;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call277;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call277;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call277;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call277;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call277;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call277;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call277;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
wire    grp_phase_to_sincos_wLUT_fu_369_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_369_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_369_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_369_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_369_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_369_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_369_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call351;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call351;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call351;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call351;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call351;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call351;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call351;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call351;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call351;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call351;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call351;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call351;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call351;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call351;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call351;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call351;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call351;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call351;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call351;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call351;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call351;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call351;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call351;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call351;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call351;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call351;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call351;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call351;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire    grp_phase_to_sincos_wLUT_fu_378_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_378_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_378_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_378_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_378_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_378_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_378_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call425;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call425;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call425;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call425;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call425;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call425;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call425;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call425;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call425;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call425;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call425;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call425;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call425;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call425;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call425;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call425;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call425;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call425;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call425;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call425;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call425;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call425;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call425;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call425;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call425;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call425;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call425;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call425;
reg    ap_block_pp0_stage0_11001_ignoreCallOp129;
wire    grp_phase_to_sincos_wLUT_fu_387_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_387_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_387_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_387_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_387_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_387_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_387_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call499;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call499;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call499;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call499;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call499;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call499;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call499;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call499;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call499;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call499;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call499;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call499;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call499;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call499;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call499;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call499;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call499;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call499;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call499;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call499;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call499;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call499;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call499;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call499;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call499;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call499;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call499;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call499;
reg    ap_block_pp0_stage0_11001_ignoreCallOp130;
wire    grp_phase_to_sincos_wLUT_fu_396_ap_start;
wire    grp_phase_to_sincos_wLUT_fu_396_ap_done;
wire    grp_phase_to_sincos_wLUT_fu_396_ap_idle;
wire    grp_phase_to_sincos_wLUT_fu_396_ap_ready;
reg    grp_phase_to_sincos_wLUT_fu_396_ap_ce;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_396_ap_return_0;
wire   [15:0] grp_phase_to_sincos_wLUT_fu_396_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call574;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call574;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call574;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call574;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call574;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call574;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call574;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call574;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call574;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call574;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call574;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call574;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call574;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call574;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call574;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call574;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call574;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call574;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call574;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call574;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call574;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call574;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call574;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call574;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call574;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call574;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call574;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call574;
reg    ap_block_pp0_stage0_11001_ignoreCallOp131;
reg    grp_phase_to_sincos_wLUT_fu_333_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_342_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_351_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_360_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_369_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_378_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_387_ap_start_reg;
reg    grp_phase_to_sincos_wLUT_fu_396_ap_start_reg;
wire   [63:0] zext_ln544_1_fu_755_p1;
wire   [7:0] add_ln700_fu_584_p2;
wire   [175:0] tmp_28_fu_1030_p9;
reg   [175:0] ap_sig_allocacmp_acc_phases_V_load;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] group_V_fu_571_p0;
wire   [21:0] shl_ln_fu_838_p3;
wire   [21:0] shl_ln703_1_fu_850_p3;
wire   [21:0] shl_ln703_2_fu_862_p3;
wire   [21:0] shl_ln703_3_fu_874_p3;
wire   [21:0] shl_ln703_4_fu_886_p3;
wire   [21:0] shl_ln703_5_fu_898_p3;
wire   [21:0] shl_ln703_6_fu_910_p3;
wire   [21:0] shl_ln703_7_fu_922_p3;
wire   [21:0] shl_ln703_8_fu_934_p3;
wire   [21:0] shl_ln703_9_fu_946_p3;
wire   [21:0] shl_ln703_s_fu_958_p3;
wire   [21:0] shl_ln703_10_fu_970_p3;
wire   [21:0] shl_ln703_11_fu_982_p3;
wire   [21:0] shl_ln703_12_fu_994_p3;
wire   [21:0] shl_ln703_13_fu_1006_p3;
wire   [21:0] shl_ln703_14_fu_1018_p3;
wire   [21:0] add_ln703_15_fu_1025_p2;
wire   [21:0] add_ln703_13_fu_1001_p2;
wire   [21:0] add_ln703_11_fu_977_p2;
wire   [21:0] add_ln703_9_fu_953_p2;
wire   [21:0] add_ln703_7_fu_929_p2;
wire   [21:0] add_ln703_5_fu_905_p2;
wire   [21:0] add_ln703_3_fu_881_p2;
wire   [21:0] add_ln703_1_fu_857_p2;
wire  signed [32:0] sext_ln703_1_fu_1226_p1;
wire  signed [32:0] sext_ln703_fu_1223_p1;
wire  signed [32:0] sext_ln703_3_fu_1257_p1;
wire  signed [32:0] sext_ln703_2_fu_1254_p1;
wire  signed [32:0] sext_ln703_5_fu_1288_p1;
wire  signed [32:0] sext_ln703_4_fu_1285_p1;
wire  signed [32:0] sext_ln703_7_fu_1319_p1;
wire  signed [32:0] sext_ln703_6_fu_1316_p1;
wire  signed [32:0] sext_ln703_9_fu_1350_p1;
wire  signed [32:0] sext_ln703_8_fu_1347_p1;
wire  signed [32:0] sext_ln703_11_fu_1381_p1;
wire  signed [32:0] sext_ln703_10_fu_1378_p1;
wire  signed [32:0] sext_ln703_13_fu_1412_p1;
wire  signed [32:0] sext_ln703_12_fu_1409_p1;
wire  signed [32:0] sext_ln703_15_fu_1443_p1;
wire  signed [32:0] sext_ln703_14_fu_1440_p1;
wire   [0:0] trunc_ln412_fu_1471_p1;
wire   [0:0] tmp_7_fu_1464_p3;
wire   [14:0] tmp_8_fu_1480_p4;
wire   [0:0] or_ln412_15_fu_1474_p2;
wire   [15:0] or_ln_fu_1489_p3;
wire   [0:0] trunc_ln412_1_fu_1510_p1;
wire   [0:0] tmp_21_fu_1503_p3;
wire   [14:0] tmp_s_fu_1519_p4;
wire   [0:0] or_ln412_fu_1513_p2;
wire   [15:0] or_ln412_1_fu_1528_p3;
wire   [0:0] trunc_ln412_2_fu_1549_p1;
wire   [0:0] tmp_36_fu_1542_p3;
wire   [14:0] tmp_13_fu_1558_p4;
wire   [0:0] or_ln412_16_fu_1552_p2;
wire   [15:0] or_ln412_2_fu_1567_p3;
wire   [0:0] trunc_ln412_3_fu_1588_p1;
wire   [0:0] tmp_48_fu_1581_p3;
wire   [14:0] tmp_15_fu_1597_p4;
wire   [0:0] or_ln412_17_fu_1591_p2;
wire   [15:0] or_ln412_3_fu_1606_p3;
wire   [0:0] trunc_ln412_4_fu_1627_p1;
wire   [0:0] tmp_60_fu_1620_p3;
wire   [14:0] tmp_20_fu_1636_p4;
wire   [0:0] or_ln412_18_fu_1630_p2;
wire   [15:0] or_ln412_4_fu_1645_p3;
wire   [0:0] trunc_ln412_5_fu_1666_p1;
wire   [0:0] tmp_65_fu_1659_p3;
wire   [14:0] tmp_22_fu_1675_p4;
wire   [0:0] or_ln412_19_fu_1669_p2;
wire   [15:0] or_ln412_5_fu_1684_p3;
wire   [0:0] trunc_ln412_6_fu_1705_p1;
wire   [0:0] tmp_69_fu_1698_p3;
wire   [14:0] tmp_33_fu_1714_p4;
wire   [0:0] or_ln412_20_fu_1708_p2;
wire   [15:0] or_ln412_6_fu_1723_p3;
wire   [0:0] trunc_ln412_7_fu_1744_p1;
wire   [0:0] tmp_73_fu_1737_p3;
wire   [14:0] tmp_35_fu_1753_p4;
wire   [0:0] or_ln412_21_fu_1747_p2;
wire   [15:0] or_ln412_7_fu_1762_p3;
wire   [0:0] trunc_ln412_8_fu_1783_p1;
wire   [0:0] tmp_77_fu_1776_p3;
wire   [14:0] tmp_39_fu_1792_p4;
wire   [0:0] or_ln412_22_fu_1786_p2;
wire   [15:0] or_ln412_8_fu_1801_p3;
wire   [0:0] trunc_ln412_9_fu_1822_p1;
wire   [0:0] tmp_81_fu_1815_p3;
wire   [14:0] tmp_41_fu_1831_p4;
wire   [0:0] or_ln412_23_fu_1825_p2;
wire   [15:0] or_ln412_9_fu_1840_p3;
wire   [0:0] trunc_ln412_10_fu_1861_p1;
wire   [0:0] tmp_85_fu_1854_p3;
wire   [14:0] tmp_45_fu_1870_p4;
wire   [0:0] or_ln412_24_fu_1864_p2;
wire   [15:0] or_ln412_s_fu_1879_p3;
wire   [0:0] trunc_ln412_11_fu_1900_p1;
wire   [0:0] tmp_89_fu_1893_p3;
wire   [14:0] tmp_47_fu_1909_p4;
wire   [0:0] or_ln412_25_fu_1903_p2;
wire   [15:0] or_ln412_10_fu_1918_p3;
wire   [0:0] trunc_ln412_12_fu_1939_p1;
wire   [0:0] tmp_93_fu_1932_p3;
wire   [14:0] tmp_51_fu_1948_p4;
wire   [0:0] or_ln412_26_fu_1942_p2;
wire   [15:0] or_ln412_11_fu_1957_p3;
wire   [0:0] trunc_ln412_13_fu_1978_p1;
wire   [0:0] tmp_97_fu_1971_p3;
wire   [14:0] tmp_53_fu_1987_p4;
wire   [0:0] or_ln412_27_fu_1981_p2;
wire   [15:0] or_ln412_12_fu_1996_p3;
wire   [0:0] trunc_ln412_14_fu_2017_p1;
wire   [0:0] tmp_101_fu_2010_p3;
wire   [14:0] tmp_57_fu_2026_p4;
wire   [0:0] or_ln412_28_fu_2020_p2;
wire   [15:0] or_ln412_13_fu_2035_p3;
wire   [0:0] trunc_ln412_15_fu_2056_p1;
wire   [0:0] tmp_105_fu_2049_p3;
wire   [14:0] tmp_59_fu_2065_p4;
wire   [0:0] or_ln412_29_fu_2059_p2;
wire   [15:0] or_ln412_14_fu_2074_p3;
wire   [14:0] trunc_ln_fu_2088_p4;
wire   [0:0] tmp_9_fu_2101_p3;
wire   [0:0] and_ln415_fu_2108_p2;
wire  signed [15:0] sext_ln708_fu_2097_p1;
wire   [15:0] zext_ln415_fu_2113_p1;
wire   [0:0] tmp_29_fu_2144_p3;
wire   [0:0] and_ln415_1_fu_2151_p2;
wire   [15:0] trunc_ln708_1_fu_2135_p4;
wire   [15:0] zext_ln415_1_fu_2156_p1;
wire   [14:0] trunc_ln708_2_fu_2178_p4;
wire   [0:0] tmp_40_fu_2191_p3;
wire   [0:0] and_ln415_8_fu_2198_p2;
wire  signed [15:0] sext_ln708_1_fu_2187_p1;
wire   [15:0] zext_ln415_2_fu_2203_p1;
wire   [0:0] tmp_52_fu_2234_p3;
wire   [0:0] and_ln415_9_fu_2241_p2;
wire   [15:0] trunc_ln708_3_fu_2225_p4;
wire   [15:0] zext_ln415_3_fu_2246_p1;
wire   [14:0] trunc_ln708_4_fu_2268_p4;
wire   [0:0] tmp_62_fu_2281_p3;
wire   [0:0] and_ln415_2_fu_2288_p2;
wire  signed [15:0] sext_ln708_2_fu_2277_p1;
wire   [15:0] zext_ln415_4_fu_2293_p1;
wire   [0:0] tmp_66_fu_2324_p3;
wire   [0:0] and_ln415_10_fu_2331_p2;
wire   [15:0] trunc_ln708_5_fu_2315_p4;
wire   [15:0] zext_ln415_5_fu_2336_p1;
wire   [14:0] trunc_ln708_6_fu_2358_p4;
wire   [0:0] tmp_70_fu_2371_p3;
wire   [0:0] and_ln415_3_fu_2378_p2;
wire  signed [15:0] sext_ln708_3_fu_2367_p1;
wire   [15:0] zext_ln415_6_fu_2383_p1;
wire   [0:0] tmp_74_fu_2414_p3;
wire   [0:0] and_ln415_11_fu_2421_p2;
wire   [15:0] trunc_ln708_7_fu_2405_p4;
wire   [15:0] zext_ln415_7_fu_2426_p1;
wire   [14:0] trunc_ln708_8_fu_2448_p4;
wire   [0:0] tmp_78_fu_2461_p3;
wire   [0:0] and_ln415_4_fu_2468_p2;
wire  signed [15:0] sext_ln708_4_fu_2457_p1;
wire   [15:0] zext_ln415_8_fu_2473_p1;
wire   [0:0] tmp_82_fu_2504_p3;
wire   [0:0] and_ln415_12_fu_2511_p2;
wire   [15:0] trunc_ln708_9_fu_2495_p4;
wire   [15:0] zext_ln415_9_fu_2516_p1;
wire   [14:0] trunc_ln708_s_fu_2538_p4;
wire   [0:0] tmp_86_fu_2551_p3;
wire   [0:0] and_ln415_5_fu_2558_p2;
wire  signed [15:0] sext_ln708_5_fu_2547_p1;
wire   [15:0] zext_ln415_10_fu_2563_p1;
wire   [0:0] tmp_90_fu_2594_p3;
wire   [0:0] and_ln415_13_fu_2601_p2;
wire   [15:0] trunc_ln708_10_fu_2585_p4;
wire   [15:0] zext_ln415_11_fu_2606_p1;
wire   [14:0] trunc_ln708_11_fu_2628_p4;
wire   [0:0] tmp_94_fu_2641_p3;
wire   [0:0] and_ln415_6_fu_2648_p2;
wire  signed [15:0] sext_ln708_6_fu_2637_p1;
wire   [15:0] zext_ln415_12_fu_2653_p1;
wire   [0:0] tmp_98_fu_2684_p3;
wire   [0:0] and_ln415_14_fu_2691_p2;
wire   [15:0] trunc_ln708_12_fu_2675_p4;
wire   [15:0] zext_ln415_13_fu_2696_p1;
wire   [14:0] trunc_ln708_13_fu_2718_p4;
wire   [0:0] tmp_102_fu_2731_p3;
wire   [0:0] and_ln415_7_fu_2738_p2;
wire  signed [15:0] sext_ln708_7_fu_2727_p1;
wire   [15:0] zext_ln415_14_fu_2743_p1;
wire   [0:0] tmp_106_fu_2774_p3;
wire   [0:0] and_ln415_15_fu_2781_p2;
wire   [15:0] trunc_ln708_14_fu_2765_p4;
wire   [15:0] zext_ln415_15_fu_2786_p1;
wire   [0:0] xor_ln785_fu_2808_p2;
wire   [0:0] icmp_ln790_fu_2818_p2;
wire   [0:0] and_ln783_fu_2823_p2;
wire   [0:0] xor_ln785_1_fu_2833_p2;
wire   [0:0] icmp_ln790_1_fu_2843_p2;
wire   [0:0] and_ln783_2_fu_2848_p2;
wire   [0:0] xor_ln785_8_fu_2858_p2;
wire   [0:0] icmp_ln790_8_fu_2868_p2;
wire   [0:0] and_ln783_4_fu_2873_p2;
wire   [0:0] xor_ln785_9_fu_2883_p2;
wire   [0:0] icmp_ln790_9_fu_2893_p2;
wire   [0:0] and_ln783_6_fu_2898_p2;
wire   [0:0] xor_ln785_2_fu_2908_p2;
wire   [0:0] icmp_ln790_2_fu_2918_p2;
wire   [0:0] and_ln783_8_fu_2923_p2;
wire   [0:0] xor_ln785_10_fu_2933_p2;
wire   [0:0] icmp_ln790_10_fu_2943_p2;
wire   [0:0] and_ln783_10_fu_2948_p2;
wire   [0:0] xor_ln785_3_fu_2958_p2;
wire   [0:0] icmp_ln790_3_fu_2968_p2;
wire   [0:0] and_ln783_12_fu_2973_p2;
wire   [0:0] xor_ln785_11_fu_2983_p2;
wire   [0:0] icmp_ln790_11_fu_2993_p2;
wire   [0:0] and_ln783_14_fu_2998_p2;
wire   [0:0] xor_ln785_4_fu_3008_p2;
wire   [0:0] icmp_ln790_4_fu_3018_p2;
wire   [0:0] and_ln783_16_fu_3023_p2;
wire   [0:0] xor_ln785_12_fu_3033_p2;
wire   [0:0] icmp_ln790_12_fu_3043_p2;
wire   [0:0] and_ln783_18_fu_3048_p2;
wire   [0:0] xor_ln785_5_fu_3058_p2;
wire   [0:0] icmp_ln790_5_fu_3068_p2;
wire   [0:0] and_ln783_20_fu_3073_p2;
wire   [0:0] xor_ln785_13_fu_3083_p2;
wire   [0:0] icmp_ln790_13_fu_3093_p2;
wire   [0:0] and_ln783_22_fu_3098_p2;
wire   [0:0] xor_ln785_6_fu_3108_p2;
wire   [0:0] icmp_ln790_6_fu_3118_p2;
wire   [0:0] and_ln783_24_fu_3123_p2;
wire   [0:0] xor_ln785_14_fu_3133_p2;
wire   [0:0] icmp_ln790_14_fu_3143_p2;
wire   [0:0] and_ln783_26_fu_3148_p2;
wire   [0:0] xor_ln785_7_fu_3158_p2;
wire   [0:0] icmp_ln790_7_fu_3168_p2;
wire   [0:0] and_ln783_28_fu_3173_p2;
wire   [0:0] xor_ln785_15_fu_3183_p2;
wire   [0:0] icmp_ln790_15_fu_3193_p2;
wire   [0:0] and_ln783_30_fu_3198_p2;
wire   [0:0] xor_ln340_fu_3212_p2;
wire   [0:0] or_ln340_fu_3208_p2;
wire   [0:0] or_ln340_1_fu_3217_p2;
wire   [15:0] select_ln340_fu_3222_p3;
wire   [15:0] select_ln388_fu_3229_p3;
wire   [0:0] xor_ln340_1_fu_3247_p2;
wire   [0:0] or_ln340_2_fu_3243_p2;
wire   [0:0] or_ln340_3_fu_3252_p2;
wire   [15:0] select_ln340_1_fu_3257_p3;
wire   [15:0] select_ln388_1_fu_3264_p3;
wire   [0:0] xor_ln340_8_fu_3282_p2;
wire   [0:0] or_ln340_8_fu_3278_p2;
wire   [0:0] or_ln340_9_fu_3287_p2;
wire   [15:0] select_ln340_8_fu_3292_p3;
wire   [15:0] select_ln388_8_fu_3299_p3;
wire   [0:0] xor_ln340_9_fu_3317_p2;
wire   [0:0] or_ln340_10_fu_3313_p2;
wire   [0:0] or_ln340_11_fu_3322_p2;
wire   [15:0] select_ln340_9_fu_3327_p3;
wire   [15:0] select_ln388_9_fu_3334_p3;
wire   [0:0] xor_ln340_2_fu_3352_p2;
wire   [0:0] or_ln340_12_fu_3348_p2;
wire   [0:0] or_ln340_13_fu_3357_p2;
wire   [15:0] select_ln340_2_fu_3362_p3;
wire   [15:0] select_ln388_2_fu_3369_p3;
wire   [0:0] xor_ln340_10_fu_3387_p2;
wire   [0:0] or_ln340_14_fu_3383_p2;
wire   [0:0] or_ln340_15_fu_3392_p2;
wire   [15:0] select_ln340_10_fu_3397_p3;
wire   [15:0] select_ln388_10_fu_3404_p3;
wire   [0:0] xor_ln340_3_fu_3422_p2;
wire   [0:0] or_ln340_16_fu_3418_p2;
wire   [0:0] or_ln340_17_fu_3427_p2;
wire   [15:0] select_ln340_3_fu_3432_p3;
wire   [15:0] select_ln388_3_fu_3439_p3;
wire   [0:0] xor_ln340_11_fu_3457_p2;
wire   [0:0] or_ln340_18_fu_3453_p2;
wire   [0:0] or_ln340_19_fu_3462_p2;
wire   [15:0] select_ln340_11_fu_3467_p3;
wire   [15:0] select_ln388_11_fu_3474_p3;
wire   [0:0] xor_ln340_4_fu_3492_p2;
wire   [0:0] or_ln340_4_fu_3488_p2;
wire   [0:0] or_ln340_20_fu_3497_p2;
wire   [15:0] select_ln340_4_fu_3502_p3;
wire   [15:0] select_ln388_4_fu_3509_p3;
wire   [0:0] xor_ln340_12_fu_3527_p2;
wire   [0:0] or_ln340_21_fu_3523_p2;
wire   [0:0] or_ln340_22_fu_3532_p2;
wire   [15:0] select_ln340_12_fu_3537_p3;
wire   [15:0] select_ln388_12_fu_3544_p3;
wire   [0:0] xor_ln340_5_fu_3562_p2;
wire   [0:0] or_ln340_5_fu_3558_p2;
wire   [0:0] or_ln340_23_fu_3567_p2;
wire   [15:0] select_ln340_5_fu_3572_p3;
wire   [15:0] select_ln388_5_fu_3579_p3;
wire   [0:0] xor_ln340_13_fu_3597_p2;
wire   [0:0] or_ln340_24_fu_3593_p2;
wire   [0:0] or_ln340_25_fu_3602_p2;
wire   [15:0] select_ln340_13_fu_3607_p3;
wire   [15:0] select_ln388_13_fu_3614_p3;
wire   [0:0] xor_ln340_6_fu_3632_p2;
wire   [0:0] or_ln340_6_fu_3628_p2;
wire   [0:0] or_ln340_26_fu_3637_p2;
wire   [15:0] select_ln340_6_fu_3642_p3;
wire   [15:0] select_ln388_6_fu_3649_p3;
wire   [0:0] xor_ln340_14_fu_3667_p2;
wire   [0:0] or_ln340_27_fu_3663_p2;
wire   [0:0] or_ln340_28_fu_3672_p2;
wire   [15:0] select_ln340_14_fu_3677_p3;
wire   [15:0] select_ln388_14_fu_3684_p3;
wire   [0:0] xor_ln340_7_fu_3702_p2;
wire   [0:0] or_ln340_7_fu_3698_p2;
wire   [0:0] or_ln340_29_fu_3707_p2;
wire   [15:0] select_ln340_7_fu_3712_p3;
wire   [15:0] select_ln388_7_fu_3719_p3;
wire   [0:0] xor_ln340_15_fu_3737_p2;
wire   [0:0] or_ln340_30_fu_3733_p2;
wire   [0:0] or_ln340_31_fu_3742_p2;
wire   [15:0] select_ln340_15_fu_3747_p3;
wire   [15:0] select_ln388_15_fu_3754_p3;
wire   [15:0] select_ln340_31_fu_3760_p3;
wire   [15:0] select_ln340_30_fu_3725_p3;
wire   [15:0] select_ln340_29_fu_3690_p3;
wire   [15:0] select_ln340_28_fu_3655_p3;
wire   [15:0] select_ln340_27_fu_3620_p3;
wire   [15:0] data_out_data_10_V_fu_3585_p3;
wire   [15:0] data_out_data_9_V_fu_3550_p3;
wire   [15:0] data_out_data_8_V_fu_3515_p3;
wire   [15:0] data_out_data_7_V_fu_3480_p3;
wire   [15:0] data_out_data_6_V_fu_3445_p3;
wire   [15:0] data_out_data_5_V_fu_3410_p3;
wire   [15:0] data_out_data_4_V_fu_3375_p3;
wire   [15:0] data_out_data_3_V_fu_3340_p3;
wire   [15:0] data_out_data_2_V_fu_3305_p3;
wire   [15:0] data_out_data_1_V_fu_3270_p3;
wire   [15:0] data_out_data_0_V_fu_3235_p3;
wire  signed [15:0] grp_fu_3811_p0;
wire  signed [15:0] grp_fu_3811_p1;
wire  signed [15:0] grp_fu_3817_p0;
wire  signed [15:0] grp_fu_3823_p1;
wire  signed [15:0] grp_fu_3829_p0;
wire  signed [15:0] grp_fu_3829_p1;
wire  signed [15:0] grp_fu_3835_p0;
wire  signed [15:0] grp_fu_3841_p1;
wire  signed [15:0] grp_fu_3847_p0;
wire  signed [15:0] grp_fu_3847_p1;
wire  signed [15:0] grp_fu_3853_p0;
wire  signed [15:0] grp_fu_3859_p1;
wire  signed [15:0] grp_fu_3865_p0;
wire  signed [15:0] grp_fu_3865_p1;
wire  signed [15:0] grp_fu_3871_p0;
wire  signed [15:0] grp_fu_3877_p1;
wire  signed [15:0] grp_fu_3883_p0;
wire  signed [15:0] grp_fu_3883_p1;
wire  signed [15:0] grp_fu_3889_p0;
wire  signed [15:0] grp_fu_3895_p1;
wire  signed [15:0] grp_fu_3901_p0;
wire  signed [15:0] grp_fu_3901_p1;
wire  signed [15:0] grp_fu_3907_p0;
wire  signed [15:0] grp_fu_3913_p1;
wire  signed [15:0] grp_fu_3919_p0;
wire  signed [15:0] grp_fu_3919_p1;
wire  signed [15:0] grp_fu_3925_p0;
wire  signed [15:0] grp_fu_3931_p1;
wire  signed [15:0] grp_fu_3937_p0;
wire  signed [15:0] grp_fu_3937_p1;
wire  signed [15:0] grp_fu_3943_p0;
wire  signed [15:0] grp_fu_3949_p1;
wire  signed [15:0] grp_fu_3955_p0;
wire  signed [15:0] grp_fu_3955_p1;
wire  signed [15:0] grp_fu_3961_p0;
wire  signed [15:0] grp_fu_3961_p1;
wire  signed [15:0] grp_fu_3967_p0;
wire  signed [15:0] grp_fu_3967_p1;
wire  signed [15:0] grp_fu_3973_p0;
wire  signed [15:0] grp_fu_3973_p1;
wire  signed [15:0] grp_fu_3979_p0;
wire  signed [15:0] grp_fu_3979_p1;
wire  signed [15:0] grp_fu_3985_p0;
wire  signed [15:0] grp_fu_3985_p1;
wire  signed [15:0] grp_fu_3991_p0;
wire  signed [15:0] grp_fu_3991_p1;
wire  signed [15:0] grp_fu_3997_p0;
wire  signed [15:0] grp_fu_3997_p1;
reg    grp_fu_3811_ce;
reg    grp_fu_3817_ce;
reg    grp_fu_3823_ce;
reg    grp_fu_3829_ce;
reg    grp_fu_3835_ce;
reg    grp_fu_3841_ce;
reg    grp_fu_3847_ce;
reg    grp_fu_3853_ce;
reg    grp_fu_3859_ce;
reg    grp_fu_3865_ce;
reg    grp_fu_3871_ce;
reg    grp_fu_3877_ce;
reg    grp_fu_3883_ce;
reg    grp_fu_3889_ce;
reg    grp_fu_3895_ce;
reg    grp_fu_3901_ce;
reg    grp_fu_3907_ce;
reg    grp_fu_3913_ce;
reg    grp_fu_3919_ce;
reg    grp_fu_3925_ce;
reg    grp_fu_3931_ce;
reg    grp_fu_3937_ce;
reg    grp_fu_3943_ce;
reg    grp_fu_3949_ce;
reg    grp_fu_3955_ce;
reg    grp_fu_3961_ce;
reg    grp_fu_3967_ce;
reg    grp_fu_3973_ce;
reg    grp_fu_3979_ce;
reg    grp_fu_3985_ce;
reg    grp_fu_3991_ce;
reg    grp_fu_3997_ce;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_reverse_res_in_data_V_U_apdone_blk;
wire   [255:0] res_in_TDATA_int;
wire    res_in_TVALID_int;
reg    res_in_TREADY_int;
wire    regslice_reverse_res_in_data_V_U_ack_in;
wire    regslice_reverse_res_in_last_V_U_apdone_blk;
wire   [0:0] res_in_TLAST_int;
wire    regslice_reverse_res_in_last_V_U_vld_out;
wire    regslice_reverse_res_in_last_V_U_ack_in;
wire    regslice_reverse_res_in_user_V_U_apdone_blk;
wire   [7:0] res_in_TUSER_int;
wire    regslice_reverse_res_in_user_V_U_vld_out;
wire    regslice_reverse_res_in_user_V_U_ack_in;
wire   [255:0] res_out_TDATA_int;
reg    res_out_TVALID_int;
wire    res_out_TREADY_int;
wire    regslice_forward_res_out_data_V_U_vld_out;
wire    regslice_forward_res_out_last_V_U_apdone_blk;
wire   [0:0] res_out_TLAST_int;
wire    regslice_forward_res_out_last_V_U_ack_in_dummy;
wire    regslice_forward_res_out_last_V_U_vld_out;
wire    regslice_forward_res_out_user_V_U_apdone_blk;
wire    regslice_forward_res_out_user_V_U_ack_in_dummy;
wire    regslice_forward_res_out_user_V_U_vld_out;

// power-on initialization
initial begin
#0 cycle_V = 8'd0;
#0 acc_phases_V = 176'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_333_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_342_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_351_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_360_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_369_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_378_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_387_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_wLUT_fu_396_ap_start_reg = 1'b0;
end

resonator_dds_accfYi #(
    .DataWidth( 176 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
accumulator_phases_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(accumulator_phases_V_address0),
    .ce0(accumulator_phases_V_ce0),
    .q0(accumulator_phases_V_q0),
    .address1(accumulator_phases_V_address1),
    .ce1(accumulator_phases_V_ce1),
    .we1(accumulator_phases_V_we1),
    .d1(ap_sig_allocacmp_acc_phases_V_load)
);

resonator_dds_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
resonator_dds_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(s_axi_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .tones_address0(tones_address0),
    .tones_ce0(tones_ce0),
    .tones_q0(tones_q0),
    .clk(ap_clk),
    .rst(ap_rst_n_s_axi_clk_inv)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_333_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_333_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_333_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_333_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_333_ap_ce),
    .acc_V(add_ln703_reg_4238),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_333_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_333_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_342(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_342_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_342_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_342_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_342_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_342_ap_ce),
    .acc_V(add_ln703_2_reg_4243),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_342_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_342_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_351(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_351_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_351_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_351_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_351_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_351_ap_ce),
    .acc_V(add_ln703_4_reg_4248),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_351_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_351_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_360(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_360_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_360_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_360_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_360_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_360_ap_ce),
    .acc_V(add_ln703_6_reg_4253),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_360_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_360_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_369(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_369_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_369_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_369_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_369_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_369_ap_ce),
    .acc_V(add_ln703_8_reg_4258),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_369_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_369_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_378(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_378_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_378_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_378_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_378_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_378_ap_ce),
    .acc_V(add_ln703_10_reg_4263),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_378_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_378_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_387(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_387_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_387_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_387_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_387_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_387_ap_ce),
    .acc_V(add_ln703_12_reg_4268),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_387_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_387_ap_return_1)
);

phase_to_sincos_wLUT grp_phase_to_sincos_wLUT_fu_396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_wLUT_fu_396_ap_start),
    .ap_done(grp_phase_to_sincos_wLUT_fu_396_ap_done),
    .ap_idle(grp_phase_to_sincos_wLUT_fu_396_ap_idle),
    .ap_ready(grp_phase_to_sincos_wLUT_fu_396_ap_ready),
    .ap_ce(grp_phase_to_sincos_wLUT_fu_396_ap_ce),
    .acc_V(add_ln703_14_reg_4273),
    .ap_return_0(grp_phase_to_sincos_wLUT_fu_396_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_wLUT_fu_396_ap_return_1)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3811_p0),
    .din1(grp_fu_3811_p1),
    .ce(grp_fu_3811_ce),
    .dout(grp_fu_3811_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3817_p0),
    .din1(ddsv_q_V_reg_4283),
    .ce(grp_fu_3817_ce),
    .dout(grp_fu_3817_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_1_V_reg_4008_pp0_iter18_reg),
    .din1(grp_fu_3823_p1),
    .ce(grp_fu_3823_ce),
    .dout(grp_fu_3823_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3829_p0),
    .din1(grp_fu_3829_p1),
    .ce(grp_fu_3829_ce),
    .dout(grp_fu_3829_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3835_p0),
    .din1(ddsv_q_V_0_1_reg_4293),
    .ce(grp_fu_3835_ce),
    .dout(grp_fu_3835_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_3_V_reg_4018_pp0_iter18_reg),
    .din1(grp_fu_3841_p1),
    .ce(grp_fu_3841_ce),
    .dout(grp_fu_3841_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3847_p0),
    .din1(grp_fu_3847_p1),
    .ce(grp_fu_3847_ce),
    .dout(grp_fu_3847_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3853_p0),
    .din1(ddsv_q_V_0_2_reg_4303),
    .ce(grp_fu_3853_ce),
    .dout(grp_fu_3853_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_5_V_reg_4028_pp0_iter18_reg),
    .din1(grp_fu_3859_p1),
    .ce(grp_fu_3859_ce),
    .dout(grp_fu_3859_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3865_p0),
    .din1(grp_fu_3865_p1),
    .ce(grp_fu_3865_ce),
    .dout(grp_fu_3865_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3871_p0),
    .din1(ddsv_q_V_0_3_reg_4313),
    .ce(grp_fu_3871_ce),
    .dout(grp_fu_3871_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_7_V_reg_4038_pp0_iter18_reg),
    .din1(grp_fu_3877_p1),
    .ce(grp_fu_3877_ce),
    .dout(grp_fu_3877_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3883_p0),
    .din1(grp_fu_3883_p1),
    .ce(grp_fu_3883_ce),
    .dout(grp_fu_3883_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3889_p0),
    .din1(ddsv_q_V_0_4_reg_4323),
    .ce(grp_fu_3889_ce),
    .dout(grp_fu_3889_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(data_in_data_9_V_reg_4048_pp0_iter18_reg),
    .din1(grp_fu_3895_p1),
    .ce(grp_fu_3895_ce),
    .dout(grp_fu_3895_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3901_p0),
    .din1(grp_fu_3901_p1),
    .ce(grp_fu_3901_ce),
    .dout(grp_fu_3901_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3907_p0),
    .din1(ddsv_q_V_0_5_reg_4333),
    .ce(grp_fu_3907_ce),
    .dout(grp_fu_3907_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_reg_4058_pp0_iter18_reg),
    .din1(grp_fu_3913_p1),
    .ce(grp_fu_3913_ce),
    .dout(grp_fu_3913_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3919_p0),
    .din1(grp_fu_3919_p1),
    .ce(grp_fu_3919_ce),
    .dout(grp_fu_3919_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3925_p0),
    .din1(ddsv_q_V_0_6_reg_4343),
    .ce(grp_fu_3925_ce),
    .dout(grp_fu_3925_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_2_reg_4068_pp0_iter18_reg),
    .din1(grp_fu_3931_p1),
    .ce(grp_fu_3931_ce),
    .dout(grp_fu_3931_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3937_p0),
    .din1(grp_fu_3937_p1),
    .ce(grp_fu_3937_ce),
    .dout(grp_fu_3937_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3943_p0),
    .din1(ddsv_q_V_0_7_reg_4353),
    .ce(grp_fu_3943_ce),
    .dout(grp_fu_3943_p2)
);

resonator_dds_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resonator_dds_mulg8j_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_4_reg_4078_pp0_iter18_reg),
    .din1(grp_fu_3949_p1),
    .ce(grp_fu_3949_ce),
    .dout(grp_fu_3949_p2)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3955_p0),
    .din1(grp_fu_3955_p1),
    .din2(mul_ln1118_reg_4550),
    .ce(grp_fu_3955_ce),
    .dout(grp_fu_3955_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3961_p0),
    .din1(grp_fu_3961_p1),
    .din2(mul_ln1118_4_reg_4567),
    .ce(grp_fu_3961_ce),
    .dout(grp_fu_3961_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3967_p0),
    .din1(grp_fu_3967_p1),
    .din2(mul_ln1118_8_reg_4584),
    .ce(grp_fu_3967_ce),
    .dout(grp_fu_3967_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3973_p0),
    .din1(grp_fu_3973_p1),
    .din2(mul_ln1118_12_reg_4601),
    .ce(grp_fu_3973_ce),
    .dout(grp_fu_3973_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3979_p0),
    .din1(grp_fu_3979_p1),
    .din2(mul_ln1118_16_reg_4618),
    .ce(grp_fu_3979_ce),
    .dout(grp_fu_3979_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3985_p0),
    .din1(grp_fu_3985_p1),
    .din2(mul_ln1118_20_reg_4635),
    .ce(grp_fu_3985_ce),
    .dout(grp_fu_3985_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3991_p0),
    .din1(grp_fu_3991_p1),
    .din2(mul_ln1118_24_reg_4652),
    .ce(grp_fu_3991_ce),
    .dout(grp_fu_3991_p3)
);

resonator_dds_machbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
resonator_dds_machbi_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3997_p0),
    .din1(grp_fu_3997_p1),
    .din2(mul_ln1118_28_reg_4669),
    .ce(grp_fu_3997_ce),
    .dout(grp_fu_3997_p3)
);

regslice_reverse #(
    .DataWidth( 256 ))
regslice_reverse_res_in_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TDATA),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_reverse_res_in_data_V_U_ack_in),
    .data_out(res_in_TDATA_int),
    .vld_out(res_in_TVALID_int),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_reverse_res_in_data_V_U_apdone_blk)
);

regslice_reverse #(
    .DataWidth( 1 ))
regslice_reverse_res_in_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TLAST),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_reverse_res_in_last_V_U_ack_in),
    .data_out(res_in_TLAST_int),
    .vld_out(regslice_reverse_res_in_last_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_reverse_res_in_last_V_U_apdone_blk)
);

regslice_reverse #(
    .DataWidth( 8 ))
regslice_reverse_res_in_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TUSER),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_reverse_res_in_user_V_U_ack_in),
    .data_out(res_in_TUSER_int),
    .vld_out(regslice_reverse_res_in_user_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_reverse_res_in_user_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 256 ))
regslice_forward_res_out_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_out_TDATA_int),
    .vld_in(res_out_TVALID_int),
    .ack_in(res_out_TREADY_int),
    .data_out(res_out_TDATA),
    .vld_out(regslice_forward_res_out_data_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_forward_res_out_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 1 ))
regslice_forward_res_out_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_out_TLAST_int),
    .vld_in(res_out_TVALID_int),
    .ack_in(regslice_forward_res_out_last_V_U_ack_in_dummy),
    .data_out(res_out_TLAST),
    .vld_out(regslice_forward_res_out_last_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_forward_res_out_last_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 8 ))
regslice_forward_res_out_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(group_V_reg_4083_pp0_iter25_reg),
    .vld_in(res_out_TVALID_int),
    .ack_in(regslice_forward_res_out_user_V_U_ack_in_dummy),
    .data_out(res_out_TUSER),
    .vld_out(regslice_forward_res_out_user_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_forward_res_out_user_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_333_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_333_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_333_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_333_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_342_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_342_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_342_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_342_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_351_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_351_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_351_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_351_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_360_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_360_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_360_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_360_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_369_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_369_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_369_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_369_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_378_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_378_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_378_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_378_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_387_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_387_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_387_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_387_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_wLUT_fu_396_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_wLUT_fu_396_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_wLUT_fu_396_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_wLUT_fu_396_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_phases_V <= tmp_28_fu_1030_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_10_reg_4871 <= add_ln1192_10_fu_1384_p2;
        add_ln1192_10_reg_4871_pp0_iter23_reg <= add_ln1192_10_reg_4871;
        add_ln1192_11_reg_4879 <= add_ln1192_11_fu_1388_p2;
        add_ln1192_11_reg_4879_pp0_iter23_reg <= add_ln1192_11_reg_4879;
        add_ln1192_12_reg_4905 <= add_ln1192_12_fu_1415_p2;
        add_ln1192_12_reg_4905_pp0_iter23_reg <= add_ln1192_12_reg_4905;
        add_ln1192_13_reg_4913 <= add_ln1192_13_fu_1419_p2;
        add_ln1192_13_reg_4913_pp0_iter23_reg <= add_ln1192_13_reg_4913;
        add_ln1192_14_reg_4939 <= add_ln1192_14_fu_1446_p2;
        add_ln1192_14_reg_4939_pp0_iter23_reg <= add_ln1192_14_reg_4939;
        add_ln1192_15_reg_4947 <= add_ln1192_15_fu_1450_p2;
        add_ln1192_15_reg_4947_pp0_iter23_reg <= add_ln1192_15_reg_4947;
        add_ln1192_1_reg_4709 <= add_ln1192_1_fu_1233_p2;
        add_ln1192_1_reg_4709_pp0_iter23_reg <= add_ln1192_1_reg_4709;
        add_ln1192_2_reg_4735 <= add_ln1192_2_fu_1260_p2;
        add_ln1192_2_reg_4735_pp0_iter23_reg <= add_ln1192_2_reg_4735;
        add_ln1192_3_reg_4743 <= add_ln1192_3_fu_1264_p2;
        add_ln1192_3_reg_4743_pp0_iter23_reg <= add_ln1192_3_reg_4743;
        add_ln1192_4_reg_4769 <= add_ln1192_4_fu_1291_p2;
        add_ln1192_4_reg_4769_pp0_iter23_reg <= add_ln1192_4_reg_4769;
        add_ln1192_5_reg_4777 <= add_ln1192_5_fu_1295_p2;
        add_ln1192_5_reg_4777_pp0_iter23_reg <= add_ln1192_5_reg_4777;
        add_ln1192_6_reg_4803 <= add_ln1192_6_fu_1322_p2;
        add_ln1192_6_reg_4803_pp0_iter23_reg <= add_ln1192_6_reg_4803;
        add_ln1192_7_reg_4811 <= add_ln1192_7_fu_1326_p2;
        add_ln1192_7_reg_4811_pp0_iter23_reg <= add_ln1192_7_reg_4811;
        add_ln1192_8_reg_4837 <= add_ln1192_8_fu_1353_p2;
        add_ln1192_8_reg_4837_pp0_iter23_reg <= add_ln1192_8_reg_4837;
        add_ln1192_9_reg_4845 <= add_ln1192_9_fu_1357_p2;
        add_ln1192_9_reg_4845_pp0_iter23_reg <= add_ln1192_9_reg_4845;
        add_ln1192_reg_4701 <= add_ln1192_fu_1229_p2;
        add_ln1192_reg_4701_pp0_iter23_reg <= add_ln1192_reg_4701;
        add_ln214_reg_4185 <= add_ln214_fu_750_p2;
        add_ln415_10_reg_5208 <= add_ln415_10_fu_2567_p2;
        add_ln415_10_reg_5208_pp0_iter25_reg <= add_ln415_10_reg_5208;
        add_ln415_11_reg_5225 <= add_ln415_11_fu_2610_p2;
        add_ln415_11_reg_5225_pp0_iter25_reg <= add_ln415_11_reg_5225;
        add_ln415_12_reg_5242 <= add_ln415_12_fu_2657_p2;
        add_ln415_12_reg_5242_pp0_iter25_reg <= add_ln415_12_reg_5242;
        add_ln415_13_reg_5259 <= add_ln415_13_fu_2700_p2;
        add_ln415_13_reg_5259_pp0_iter25_reg <= add_ln415_13_reg_5259;
        add_ln415_14_reg_5276 <= add_ln415_14_fu_2747_p2;
        add_ln415_14_reg_5276_pp0_iter25_reg <= add_ln415_14_reg_5276;
        add_ln415_15_reg_5293 <= add_ln415_15_fu_2790_p2;
        add_ln415_15_reg_5293_pp0_iter25_reg <= add_ln415_15_reg_5293;
        add_ln415_1_reg_5055 <= add_ln415_1_fu_2160_p2;
        add_ln415_1_reg_5055_pp0_iter25_reg <= add_ln415_1_reg_5055;
        add_ln415_2_reg_5072 <= add_ln415_2_fu_2207_p2;
        add_ln415_2_reg_5072_pp0_iter25_reg <= add_ln415_2_reg_5072;
        add_ln415_3_reg_5089 <= add_ln415_3_fu_2250_p2;
        add_ln415_3_reg_5089_pp0_iter25_reg <= add_ln415_3_reg_5089;
        add_ln415_4_reg_5106 <= add_ln415_4_fu_2297_p2;
        add_ln415_4_reg_5106_pp0_iter25_reg <= add_ln415_4_reg_5106;
        add_ln415_5_reg_5123 <= add_ln415_5_fu_2340_p2;
        add_ln415_5_reg_5123_pp0_iter25_reg <= add_ln415_5_reg_5123;
        add_ln415_6_reg_5140 <= add_ln415_6_fu_2387_p2;
        add_ln415_6_reg_5140_pp0_iter25_reg <= add_ln415_6_reg_5140;
        add_ln415_7_reg_5157 <= add_ln415_7_fu_2430_p2;
        add_ln415_7_reg_5157_pp0_iter25_reg <= add_ln415_7_reg_5157;
        add_ln415_8_reg_5174 <= add_ln415_8_fu_2477_p2;
        add_ln415_8_reg_5174_pp0_iter25_reg <= add_ln415_8_reg_5174;
        add_ln415_9_reg_5191 <= add_ln415_9_fu_2520_p2;
        add_ln415_9_reg_5191_pp0_iter25_reg <= add_ln415_9_reg_5191;
        add_ln415_reg_5038 <= add_ln415_fu_2117_p2;
        add_ln415_reg_5038_pp0_iter25_reg <= add_ln415_reg_5038;
        add_ln703_10_reg_4263 <= add_ln703_10_fu_965_p2;
        add_ln703_12_reg_4268 <= add_ln703_12_fu_989_p2;
        add_ln703_14_reg_4273 <= add_ln703_14_fu_1013_p2;
        add_ln703_2_reg_4243 <= add_ln703_2_fu_869_p2;
        add_ln703_4_reg_4248 <= add_ln703_4_fu_893_p2;
        add_ln703_6_reg_4253 <= add_ln703_6_fu_917_p2;
        add_ln703_8_reg_4258 <= add_ln703_8_fu_941_p2;
        add_ln703_reg_4238 <= add_ln703_fu_845_p2;
        and_ln746_10_reg_5440 <= and_ln746_10_fu_3063_p2;
        and_ln746_11_reg_5453 <= and_ln746_11_fu_3088_p2;
        and_ln746_12_reg_5466 <= and_ln746_12_fu_3113_p2;
        and_ln746_13_reg_5479 <= and_ln746_13_fu_3138_p2;
        and_ln746_14_reg_5492 <= and_ln746_14_fu_3163_p2;
        and_ln746_15_reg_5505 <= and_ln746_15_fu_3188_p2;
        and_ln746_1_reg_5323 <= and_ln746_1_fu_2838_p2;
        and_ln746_2_reg_5336 <= and_ln746_2_fu_2863_p2;
        and_ln746_3_reg_5349 <= and_ln746_3_fu_2888_p2;
        and_ln746_4_reg_5362 <= and_ln746_4_fu_2913_p2;
        and_ln746_5_reg_5375 <= and_ln746_5_fu_2938_p2;
        and_ln746_6_reg_5388 <= and_ln746_6_fu_2963_p2;
        and_ln746_7_reg_5401 <= and_ln746_7_fu_2988_p2;
        and_ln746_8_reg_5414 <= and_ln746_8_fu_3013_p2;
        and_ln746_9_reg_5427 <= and_ln746_9_fu_3038_p2;
        and_ln746_reg_5310 <= and_ln746_fu_2813_p2;
        and_ln783_11_reg_5381 <= and_ln783_11_fu_2953_p2;
        and_ln783_13_reg_5394 <= and_ln783_13_fu_2978_p2;
        and_ln783_15_reg_5407 <= and_ln783_15_fu_3003_p2;
        and_ln783_17_reg_5420 <= and_ln783_17_fu_3028_p2;
        and_ln783_19_reg_5433 <= and_ln783_19_fu_3053_p2;
        and_ln783_1_reg_5316 <= and_ln783_1_fu_2828_p2;
        and_ln783_21_reg_5446 <= and_ln783_21_fu_3078_p2;
        and_ln783_23_reg_5459 <= and_ln783_23_fu_3103_p2;
        and_ln783_25_reg_5472 <= and_ln783_25_fu_3128_p2;
        and_ln783_27_reg_5485 <= and_ln783_27_fu_3153_p2;
        and_ln783_29_reg_5498 <= and_ln783_29_fu_3178_p2;
        and_ln783_31_reg_5511 <= and_ln783_31_fu_3203_p2;
        and_ln783_3_reg_5329 <= and_ln783_3_fu_2853_p2;
        and_ln783_5_reg_5342 <= and_ln783_5_fu_2878_p2;
        and_ln783_7_reg_5355 <= and_ln783_7_fu_2903_p2;
        and_ln783_9_reg_5368 <= and_ln783_9_fu_2928_p2;
        data_in_data_0_V_reg_4003_pp0_iter10_reg <= data_in_data_0_V_reg_4003_pp0_iter9_reg;
        data_in_data_0_V_reg_4003_pp0_iter11_reg <= data_in_data_0_V_reg_4003_pp0_iter10_reg;
        data_in_data_0_V_reg_4003_pp0_iter12_reg <= data_in_data_0_V_reg_4003_pp0_iter11_reg;
        data_in_data_0_V_reg_4003_pp0_iter13_reg <= data_in_data_0_V_reg_4003_pp0_iter12_reg;
        data_in_data_0_V_reg_4003_pp0_iter14_reg <= data_in_data_0_V_reg_4003_pp0_iter13_reg;
        data_in_data_0_V_reg_4003_pp0_iter15_reg <= data_in_data_0_V_reg_4003_pp0_iter14_reg;
        data_in_data_0_V_reg_4003_pp0_iter16_reg <= data_in_data_0_V_reg_4003_pp0_iter15_reg;
        data_in_data_0_V_reg_4003_pp0_iter17_reg <= data_in_data_0_V_reg_4003_pp0_iter16_reg;
        data_in_data_0_V_reg_4003_pp0_iter18_reg <= data_in_data_0_V_reg_4003_pp0_iter17_reg;
        data_in_data_0_V_reg_4003_pp0_iter2_reg <= data_in_data_0_V_reg_4003_pp0_iter1_reg;
        data_in_data_0_V_reg_4003_pp0_iter3_reg <= data_in_data_0_V_reg_4003_pp0_iter2_reg;
        data_in_data_0_V_reg_4003_pp0_iter4_reg <= data_in_data_0_V_reg_4003_pp0_iter3_reg;
        data_in_data_0_V_reg_4003_pp0_iter5_reg <= data_in_data_0_V_reg_4003_pp0_iter4_reg;
        data_in_data_0_V_reg_4003_pp0_iter6_reg <= data_in_data_0_V_reg_4003_pp0_iter5_reg;
        data_in_data_0_V_reg_4003_pp0_iter7_reg <= data_in_data_0_V_reg_4003_pp0_iter6_reg;
        data_in_data_0_V_reg_4003_pp0_iter8_reg <= data_in_data_0_V_reg_4003_pp0_iter7_reg;
        data_in_data_0_V_reg_4003_pp0_iter9_reg <= data_in_data_0_V_reg_4003_pp0_iter8_reg;
        data_in_data_10_V_reg_4053_pp0_iter10_reg <= data_in_data_10_V_reg_4053_pp0_iter9_reg;
        data_in_data_10_V_reg_4053_pp0_iter11_reg <= data_in_data_10_V_reg_4053_pp0_iter10_reg;
        data_in_data_10_V_reg_4053_pp0_iter12_reg <= data_in_data_10_V_reg_4053_pp0_iter11_reg;
        data_in_data_10_V_reg_4053_pp0_iter13_reg <= data_in_data_10_V_reg_4053_pp0_iter12_reg;
        data_in_data_10_V_reg_4053_pp0_iter14_reg <= data_in_data_10_V_reg_4053_pp0_iter13_reg;
        data_in_data_10_V_reg_4053_pp0_iter15_reg <= data_in_data_10_V_reg_4053_pp0_iter14_reg;
        data_in_data_10_V_reg_4053_pp0_iter16_reg <= data_in_data_10_V_reg_4053_pp0_iter15_reg;
        data_in_data_10_V_reg_4053_pp0_iter17_reg <= data_in_data_10_V_reg_4053_pp0_iter16_reg;
        data_in_data_10_V_reg_4053_pp0_iter18_reg <= data_in_data_10_V_reg_4053_pp0_iter17_reg;
        data_in_data_10_V_reg_4053_pp0_iter2_reg <= data_in_data_10_V_reg_4053_pp0_iter1_reg;
        data_in_data_10_V_reg_4053_pp0_iter3_reg <= data_in_data_10_V_reg_4053_pp0_iter2_reg;
        data_in_data_10_V_reg_4053_pp0_iter4_reg <= data_in_data_10_V_reg_4053_pp0_iter3_reg;
        data_in_data_10_V_reg_4053_pp0_iter5_reg <= data_in_data_10_V_reg_4053_pp0_iter4_reg;
        data_in_data_10_V_reg_4053_pp0_iter6_reg <= data_in_data_10_V_reg_4053_pp0_iter5_reg;
        data_in_data_10_V_reg_4053_pp0_iter7_reg <= data_in_data_10_V_reg_4053_pp0_iter6_reg;
        data_in_data_10_V_reg_4053_pp0_iter8_reg <= data_in_data_10_V_reg_4053_pp0_iter7_reg;
        data_in_data_10_V_reg_4053_pp0_iter9_reg <= data_in_data_10_V_reg_4053_pp0_iter8_reg;
        data_in_data_1_V_reg_4008_pp0_iter10_reg <= data_in_data_1_V_reg_4008_pp0_iter9_reg;
        data_in_data_1_V_reg_4008_pp0_iter11_reg <= data_in_data_1_V_reg_4008_pp0_iter10_reg;
        data_in_data_1_V_reg_4008_pp0_iter12_reg <= data_in_data_1_V_reg_4008_pp0_iter11_reg;
        data_in_data_1_V_reg_4008_pp0_iter13_reg <= data_in_data_1_V_reg_4008_pp0_iter12_reg;
        data_in_data_1_V_reg_4008_pp0_iter14_reg <= data_in_data_1_V_reg_4008_pp0_iter13_reg;
        data_in_data_1_V_reg_4008_pp0_iter15_reg <= data_in_data_1_V_reg_4008_pp0_iter14_reg;
        data_in_data_1_V_reg_4008_pp0_iter16_reg <= data_in_data_1_V_reg_4008_pp0_iter15_reg;
        data_in_data_1_V_reg_4008_pp0_iter17_reg <= data_in_data_1_V_reg_4008_pp0_iter16_reg;
        data_in_data_1_V_reg_4008_pp0_iter18_reg <= data_in_data_1_V_reg_4008_pp0_iter17_reg;
        data_in_data_1_V_reg_4008_pp0_iter2_reg <= data_in_data_1_V_reg_4008_pp0_iter1_reg;
        data_in_data_1_V_reg_4008_pp0_iter3_reg <= data_in_data_1_V_reg_4008_pp0_iter2_reg;
        data_in_data_1_V_reg_4008_pp0_iter4_reg <= data_in_data_1_V_reg_4008_pp0_iter3_reg;
        data_in_data_1_V_reg_4008_pp0_iter5_reg <= data_in_data_1_V_reg_4008_pp0_iter4_reg;
        data_in_data_1_V_reg_4008_pp0_iter6_reg <= data_in_data_1_V_reg_4008_pp0_iter5_reg;
        data_in_data_1_V_reg_4008_pp0_iter7_reg <= data_in_data_1_V_reg_4008_pp0_iter6_reg;
        data_in_data_1_V_reg_4008_pp0_iter8_reg <= data_in_data_1_V_reg_4008_pp0_iter7_reg;
        data_in_data_1_V_reg_4008_pp0_iter9_reg <= data_in_data_1_V_reg_4008_pp0_iter8_reg;
        data_in_data_2_V_reg_4013_pp0_iter10_reg <= data_in_data_2_V_reg_4013_pp0_iter9_reg;
        data_in_data_2_V_reg_4013_pp0_iter11_reg <= data_in_data_2_V_reg_4013_pp0_iter10_reg;
        data_in_data_2_V_reg_4013_pp0_iter12_reg <= data_in_data_2_V_reg_4013_pp0_iter11_reg;
        data_in_data_2_V_reg_4013_pp0_iter13_reg <= data_in_data_2_V_reg_4013_pp0_iter12_reg;
        data_in_data_2_V_reg_4013_pp0_iter14_reg <= data_in_data_2_V_reg_4013_pp0_iter13_reg;
        data_in_data_2_V_reg_4013_pp0_iter15_reg <= data_in_data_2_V_reg_4013_pp0_iter14_reg;
        data_in_data_2_V_reg_4013_pp0_iter16_reg <= data_in_data_2_V_reg_4013_pp0_iter15_reg;
        data_in_data_2_V_reg_4013_pp0_iter17_reg <= data_in_data_2_V_reg_4013_pp0_iter16_reg;
        data_in_data_2_V_reg_4013_pp0_iter18_reg <= data_in_data_2_V_reg_4013_pp0_iter17_reg;
        data_in_data_2_V_reg_4013_pp0_iter2_reg <= data_in_data_2_V_reg_4013_pp0_iter1_reg;
        data_in_data_2_V_reg_4013_pp0_iter3_reg <= data_in_data_2_V_reg_4013_pp0_iter2_reg;
        data_in_data_2_V_reg_4013_pp0_iter4_reg <= data_in_data_2_V_reg_4013_pp0_iter3_reg;
        data_in_data_2_V_reg_4013_pp0_iter5_reg <= data_in_data_2_V_reg_4013_pp0_iter4_reg;
        data_in_data_2_V_reg_4013_pp0_iter6_reg <= data_in_data_2_V_reg_4013_pp0_iter5_reg;
        data_in_data_2_V_reg_4013_pp0_iter7_reg <= data_in_data_2_V_reg_4013_pp0_iter6_reg;
        data_in_data_2_V_reg_4013_pp0_iter8_reg <= data_in_data_2_V_reg_4013_pp0_iter7_reg;
        data_in_data_2_V_reg_4013_pp0_iter9_reg <= data_in_data_2_V_reg_4013_pp0_iter8_reg;
        data_in_data_3_V_reg_4018_pp0_iter10_reg <= data_in_data_3_V_reg_4018_pp0_iter9_reg;
        data_in_data_3_V_reg_4018_pp0_iter11_reg <= data_in_data_3_V_reg_4018_pp0_iter10_reg;
        data_in_data_3_V_reg_4018_pp0_iter12_reg <= data_in_data_3_V_reg_4018_pp0_iter11_reg;
        data_in_data_3_V_reg_4018_pp0_iter13_reg <= data_in_data_3_V_reg_4018_pp0_iter12_reg;
        data_in_data_3_V_reg_4018_pp0_iter14_reg <= data_in_data_3_V_reg_4018_pp0_iter13_reg;
        data_in_data_3_V_reg_4018_pp0_iter15_reg <= data_in_data_3_V_reg_4018_pp0_iter14_reg;
        data_in_data_3_V_reg_4018_pp0_iter16_reg <= data_in_data_3_V_reg_4018_pp0_iter15_reg;
        data_in_data_3_V_reg_4018_pp0_iter17_reg <= data_in_data_3_V_reg_4018_pp0_iter16_reg;
        data_in_data_3_V_reg_4018_pp0_iter18_reg <= data_in_data_3_V_reg_4018_pp0_iter17_reg;
        data_in_data_3_V_reg_4018_pp0_iter2_reg <= data_in_data_3_V_reg_4018_pp0_iter1_reg;
        data_in_data_3_V_reg_4018_pp0_iter3_reg <= data_in_data_3_V_reg_4018_pp0_iter2_reg;
        data_in_data_3_V_reg_4018_pp0_iter4_reg <= data_in_data_3_V_reg_4018_pp0_iter3_reg;
        data_in_data_3_V_reg_4018_pp0_iter5_reg <= data_in_data_3_V_reg_4018_pp0_iter4_reg;
        data_in_data_3_V_reg_4018_pp0_iter6_reg <= data_in_data_3_V_reg_4018_pp0_iter5_reg;
        data_in_data_3_V_reg_4018_pp0_iter7_reg <= data_in_data_3_V_reg_4018_pp0_iter6_reg;
        data_in_data_3_V_reg_4018_pp0_iter8_reg <= data_in_data_3_V_reg_4018_pp0_iter7_reg;
        data_in_data_3_V_reg_4018_pp0_iter9_reg <= data_in_data_3_V_reg_4018_pp0_iter8_reg;
        data_in_data_4_V_reg_4023_pp0_iter10_reg <= data_in_data_4_V_reg_4023_pp0_iter9_reg;
        data_in_data_4_V_reg_4023_pp0_iter11_reg <= data_in_data_4_V_reg_4023_pp0_iter10_reg;
        data_in_data_4_V_reg_4023_pp0_iter12_reg <= data_in_data_4_V_reg_4023_pp0_iter11_reg;
        data_in_data_4_V_reg_4023_pp0_iter13_reg <= data_in_data_4_V_reg_4023_pp0_iter12_reg;
        data_in_data_4_V_reg_4023_pp0_iter14_reg <= data_in_data_4_V_reg_4023_pp0_iter13_reg;
        data_in_data_4_V_reg_4023_pp0_iter15_reg <= data_in_data_4_V_reg_4023_pp0_iter14_reg;
        data_in_data_4_V_reg_4023_pp0_iter16_reg <= data_in_data_4_V_reg_4023_pp0_iter15_reg;
        data_in_data_4_V_reg_4023_pp0_iter17_reg <= data_in_data_4_V_reg_4023_pp0_iter16_reg;
        data_in_data_4_V_reg_4023_pp0_iter18_reg <= data_in_data_4_V_reg_4023_pp0_iter17_reg;
        data_in_data_4_V_reg_4023_pp0_iter2_reg <= data_in_data_4_V_reg_4023_pp0_iter1_reg;
        data_in_data_4_V_reg_4023_pp0_iter3_reg <= data_in_data_4_V_reg_4023_pp0_iter2_reg;
        data_in_data_4_V_reg_4023_pp0_iter4_reg <= data_in_data_4_V_reg_4023_pp0_iter3_reg;
        data_in_data_4_V_reg_4023_pp0_iter5_reg <= data_in_data_4_V_reg_4023_pp0_iter4_reg;
        data_in_data_4_V_reg_4023_pp0_iter6_reg <= data_in_data_4_V_reg_4023_pp0_iter5_reg;
        data_in_data_4_V_reg_4023_pp0_iter7_reg <= data_in_data_4_V_reg_4023_pp0_iter6_reg;
        data_in_data_4_V_reg_4023_pp0_iter8_reg <= data_in_data_4_V_reg_4023_pp0_iter7_reg;
        data_in_data_4_V_reg_4023_pp0_iter9_reg <= data_in_data_4_V_reg_4023_pp0_iter8_reg;
        data_in_data_5_V_reg_4028_pp0_iter10_reg <= data_in_data_5_V_reg_4028_pp0_iter9_reg;
        data_in_data_5_V_reg_4028_pp0_iter11_reg <= data_in_data_5_V_reg_4028_pp0_iter10_reg;
        data_in_data_5_V_reg_4028_pp0_iter12_reg <= data_in_data_5_V_reg_4028_pp0_iter11_reg;
        data_in_data_5_V_reg_4028_pp0_iter13_reg <= data_in_data_5_V_reg_4028_pp0_iter12_reg;
        data_in_data_5_V_reg_4028_pp0_iter14_reg <= data_in_data_5_V_reg_4028_pp0_iter13_reg;
        data_in_data_5_V_reg_4028_pp0_iter15_reg <= data_in_data_5_V_reg_4028_pp0_iter14_reg;
        data_in_data_5_V_reg_4028_pp0_iter16_reg <= data_in_data_5_V_reg_4028_pp0_iter15_reg;
        data_in_data_5_V_reg_4028_pp0_iter17_reg <= data_in_data_5_V_reg_4028_pp0_iter16_reg;
        data_in_data_5_V_reg_4028_pp0_iter18_reg <= data_in_data_5_V_reg_4028_pp0_iter17_reg;
        data_in_data_5_V_reg_4028_pp0_iter2_reg <= data_in_data_5_V_reg_4028_pp0_iter1_reg;
        data_in_data_5_V_reg_4028_pp0_iter3_reg <= data_in_data_5_V_reg_4028_pp0_iter2_reg;
        data_in_data_5_V_reg_4028_pp0_iter4_reg <= data_in_data_5_V_reg_4028_pp0_iter3_reg;
        data_in_data_5_V_reg_4028_pp0_iter5_reg <= data_in_data_5_V_reg_4028_pp0_iter4_reg;
        data_in_data_5_V_reg_4028_pp0_iter6_reg <= data_in_data_5_V_reg_4028_pp0_iter5_reg;
        data_in_data_5_V_reg_4028_pp0_iter7_reg <= data_in_data_5_V_reg_4028_pp0_iter6_reg;
        data_in_data_5_V_reg_4028_pp0_iter8_reg <= data_in_data_5_V_reg_4028_pp0_iter7_reg;
        data_in_data_5_V_reg_4028_pp0_iter9_reg <= data_in_data_5_V_reg_4028_pp0_iter8_reg;
        data_in_data_6_V_reg_4033_pp0_iter10_reg <= data_in_data_6_V_reg_4033_pp0_iter9_reg;
        data_in_data_6_V_reg_4033_pp0_iter11_reg <= data_in_data_6_V_reg_4033_pp0_iter10_reg;
        data_in_data_6_V_reg_4033_pp0_iter12_reg <= data_in_data_6_V_reg_4033_pp0_iter11_reg;
        data_in_data_6_V_reg_4033_pp0_iter13_reg <= data_in_data_6_V_reg_4033_pp0_iter12_reg;
        data_in_data_6_V_reg_4033_pp0_iter14_reg <= data_in_data_6_V_reg_4033_pp0_iter13_reg;
        data_in_data_6_V_reg_4033_pp0_iter15_reg <= data_in_data_6_V_reg_4033_pp0_iter14_reg;
        data_in_data_6_V_reg_4033_pp0_iter16_reg <= data_in_data_6_V_reg_4033_pp0_iter15_reg;
        data_in_data_6_V_reg_4033_pp0_iter17_reg <= data_in_data_6_V_reg_4033_pp0_iter16_reg;
        data_in_data_6_V_reg_4033_pp0_iter18_reg <= data_in_data_6_V_reg_4033_pp0_iter17_reg;
        data_in_data_6_V_reg_4033_pp0_iter2_reg <= data_in_data_6_V_reg_4033_pp0_iter1_reg;
        data_in_data_6_V_reg_4033_pp0_iter3_reg <= data_in_data_6_V_reg_4033_pp0_iter2_reg;
        data_in_data_6_V_reg_4033_pp0_iter4_reg <= data_in_data_6_V_reg_4033_pp0_iter3_reg;
        data_in_data_6_V_reg_4033_pp0_iter5_reg <= data_in_data_6_V_reg_4033_pp0_iter4_reg;
        data_in_data_6_V_reg_4033_pp0_iter6_reg <= data_in_data_6_V_reg_4033_pp0_iter5_reg;
        data_in_data_6_V_reg_4033_pp0_iter7_reg <= data_in_data_6_V_reg_4033_pp0_iter6_reg;
        data_in_data_6_V_reg_4033_pp0_iter8_reg <= data_in_data_6_V_reg_4033_pp0_iter7_reg;
        data_in_data_6_V_reg_4033_pp0_iter9_reg <= data_in_data_6_V_reg_4033_pp0_iter8_reg;
        data_in_data_7_V_reg_4038_pp0_iter10_reg <= data_in_data_7_V_reg_4038_pp0_iter9_reg;
        data_in_data_7_V_reg_4038_pp0_iter11_reg <= data_in_data_7_V_reg_4038_pp0_iter10_reg;
        data_in_data_7_V_reg_4038_pp0_iter12_reg <= data_in_data_7_V_reg_4038_pp0_iter11_reg;
        data_in_data_7_V_reg_4038_pp0_iter13_reg <= data_in_data_7_V_reg_4038_pp0_iter12_reg;
        data_in_data_7_V_reg_4038_pp0_iter14_reg <= data_in_data_7_V_reg_4038_pp0_iter13_reg;
        data_in_data_7_V_reg_4038_pp0_iter15_reg <= data_in_data_7_V_reg_4038_pp0_iter14_reg;
        data_in_data_7_V_reg_4038_pp0_iter16_reg <= data_in_data_7_V_reg_4038_pp0_iter15_reg;
        data_in_data_7_V_reg_4038_pp0_iter17_reg <= data_in_data_7_V_reg_4038_pp0_iter16_reg;
        data_in_data_7_V_reg_4038_pp0_iter18_reg <= data_in_data_7_V_reg_4038_pp0_iter17_reg;
        data_in_data_7_V_reg_4038_pp0_iter2_reg <= data_in_data_7_V_reg_4038_pp0_iter1_reg;
        data_in_data_7_V_reg_4038_pp0_iter3_reg <= data_in_data_7_V_reg_4038_pp0_iter2_reg;
        data_in_data_7_V_reg_4038_pp0_iter4_reg <= data_in_data_7_V_reg_4038_pp0_iter3_reg;
        data_in_data_7_V_reg_4038_pp0_iter5_reg <= data_in_data_7_V_reg_4038_pp0_iter4_reg;
        data_in_data_7_V_reg_4038_pp0_iter6_reg <= data_in_data_7_V_reg_4038_pp0_iter5_reg;
        data_in_data_7_V_reg_4038_pp0_iter7_reg <= data_in_data_7_V_reg_4038_pp0_iter6_reg;
        data_in_data_7_V_reg_4038_pp0_iter8_reg <= data_in_data_7_V_reg_4038_pp0_iter7_reg;
        data_in_data_7_V_reg_4038_pp0_iter9_reg <= data_in_data_7_V_reg_4038_pp0_iter8_reg;
        data_in_data_8_V_reg_4043_pp0_iter10_reg <= data_in_data_8_V_reg_4043_pp0_iter9_reg;
        data_in_data_8_V_reg_4043_pp0_iter11_reg <= data_in_data_8_V_reg_4043_pp0_iter10_reg;
        data_in_data_8_V_reg_4043_pp0_iter12_reg <= data_in_data_8_V_reg_4043_pp0_iter11_reg;
        data_in_data_8_V_reg_4043_pp0_iter13_reg <= data_in_data_8_V_reg_4043_pp0_iter12_reg;
        data_in_data_8_V_reg_4043_pp0_iter14_reg <= data_in_data_8_V_reg_4043_pp0_iter13_reg;
        data_in_data_8_V_reg_4043_pp0_iter15_reg <= data_in_data_8_V_reg_4043_pp0_iter14_reg;
        data_in_data_8_V_reg_4043_pp0_iter16_reg <= data_in_data_8_V_reg_4043_pp0_iter15_reg;
        data_in_data_8_V_reg_4043_pp0_iter17_reg <= data_in_data_8_V_reg_4043_pp0_iter16_reg;
        data_in_data_8_V_reg_4043_pp0_iter18_reg <= data_in_data_8_V_reg_4043_pp0_iter17_reg;
        data_in_data_8_V_reg_4043_pp0_iter2_reg <= data_in_data_8_V_reg_4043_pp0_iter1_reg;
        data_in_data_8_V_reg_4043_pp0_iter3_reg <= data_in_data_8_V_reg_4043_pp0_iter2_reg;
        data_in_data_8_V_reg_4043_pp0_iter4_reg <= data_in_data_8_V_reg_4043_pp0_iter3_reg;
        data_in_data_8_V_reg_4043_pp0_iter5_reg <= data_in_data_8_V_reg_4043_pp0_iter4_reg;
        data_in_data_8_V_reg_4043_pp0_iter6_reg <= data_in_data_8_V_reg_4043_pp0_iter5_reg;
        data_in_data_8_V_reg_4043_pp0_iter7_reg <= data_in_data_8_V_reg_4043_pp0_iter6_reg;
        data_in_data_8_V_reg_4043_pp0_iter8_reg <= data_in_data_8_V_reg_4043_pp0_iter7_reg;
        data_in_data_8_V_reg_4043_pp0_iter9_reg <= data_in_data_8_V_reg_4043_pp0_iter8_reg;
        data_in_data_9_V_reg_4048_pp0_iter10_reg <= data_in_data_9_V_reg_4048_pp0_iter9_reg;
        data_in_data_9_V_reg_4048_pp0_iter11_reg <= data_in_data_9_V_reg_4048_pp0_iter10_reg;
        data_in_data_9_V_reg_4048_pp0_iter12_reg <= data_in_data_9_V_reg_4048_pp0_iter11_reg;
        data_in_data_9_V_reg_4048_pp0_iter13_reg <= data_in_data_9_V_reg_4048_pp0_iter12_reg;
        data_in_data_9_V_reg_4048_pp0_iter14_reg <= data_in_data_9_V_reg_4048_pp0_iter13_reg;
        data_in_data_9_V_reg_4048_pp0_iter15_reg <= data_in_data_9_V_reg_4048_pp0_iter14_reg;
        data_in_data_9_V_reg_4048_pp0_iter16_reg <= data_in_data_9_V_reg_4048_pp0_iter15_reg;
        data_in_data_9_V_reg_4048_pp0_iter17_reg <= data_in_data_9_V_reg_4048_pp0_iter16_reg;
        data_in_data_9_V_reg_4048_pp0_iter18_reg <= data_in_data_9_V_reg_4048_pp0_iter17_reg;
        data_in_data_9_V_reg_4048_pp0_iter2_reg <= data_in_data_9_V_reg_4048_pp0_iter1_reg;
        data_in_data_9_V_reg_4048_pp0_iter3_reg <= data_in_data_9_V_reg_4048_pp0_iter2_reg;
        data_in_data_9_V_reg_4048_pp0_iter4_reg <= data_in_data_9_V_reg_4048_pp0_iter3_reg;
        data_in_data_9_V_reg_4048_pp0_iter5_reg <= data_in_data_9_V_reg_4048_pp0_iter4_reg;
        data_in_data_9_V_reg_4048_pp0_iter6_reg <= data_in_data_9_V_reg_4048_pp0_iter5_reg;
        data_in_data_9_V_reg_4048_pp0_iter7_reg <= data_in_data_9_V_reg_4048_pp0_iter6_reg;
        data_in_data_9_V_reg_4048_pp0_iter8_reg <= data_in_data_9_V_reg_4048_pp0_iter7_reg;
        data_in_data_9_V_reg_4048_pp0_iter9_reg <= data_in_data_9_V_reg_4048_pp0_iter8_reg;
        ddsv_i_V_0_1_reg_4288 <= grp_phase_to_sincos_wLUT_fu_342_ap_return_0;
        ddsv_i_V_0_2_reg_4298 <= grp_phase_to_sincos_wLUT_fu_351_ap_return_0;
        ddsv_i_V_0_3_reg_4308 <= grp_phase_to_sincos_wLUT_fu_360_ap_return_0;
        ddsv_i_V_0_4_reg_4318 <= grp_phase_to_sincos_wLUT_fu_369_ap_return_0;
        ddsv_i_V_0_5_reg_4328 <= grp_phase_to_sincos_wLUT_fu_378_ap_return_0;
        ddsv_i_V_0_6_reg_4338 <= grp_phase_to_sincos_wLUT_fu_387_ap_return_0;
        ddsv_i_V_0_7_reg_4348 <= grp_phase_to_sincos_wLUT_fu_396_ap_return_0;
        ddsv_i_V_reg_4278 <= grp_phase_to_sincos_wLUT_fu_333_ap_return_0;
        ddsv_q_V_0_1_reg_4293 <= grp_phase_to_sincos_wLUT_fu_342_ap_return_1;
        ddsv_q_V_0_2_reg_4303 <= grp_phase_to_sincos_wLUT_fu_351_ap_return_1;
        ddsv_q_V_0_3_reg_4313 <= grp_phase_to_sincos_wLUT_fu_360_ap_return_1;
        ddsv_q_V_0_4_reg_4323 <= grp_phase_to_sincos_wLUT_fu_369_ap_return_1;
        ddsv_q_V_0_5_reg_4333 <= grp_phase_to_sincos_wLUT_fu_378_ap_return_1;
        ddsv_q_V_0_6_reg_4343 <= grp_phase_to_sincos_wLUT_fu_387_ap_return_1;
        ddsv_q_V_0_7_reg_4353 <= grp_phase_to_sincos_wLUT_fu_396_ap_return_1;
        ddsv_q_V_reg_4283 <= grp_phase_to_sincos_wLUT_fu_333_ap_return_1;
        group_V_reg_4083_pp0_iter10_reg <= group_V_reg_4083_pp0_iter9_reg;
        group_V_reg_4083_pp0_iter11_reg <= group_V_reg_4083_pp0_iter10_reg;
        group_V_reg_4083_pp0_iter12_reg <= group_V_reg_4083_pp0_iter11_reg;
        group_V_reg_4083_pp0_iter13_reg <= group_V_reg_4083_pp0_iter12_reg;
        group_V_reg_4083_pp0_iter14_reg <= group_V_reg_4083_pp0_iter13_reg;
        group_V_reg_4083_pp0_iter15_reg <= group_V_reg_4083_pp0_iter14_reg;
        group_V_reg_4083_pp0_iter16_reg <= group_V_reg_4083_pp0_iter15_reg;
        group_V_reg_4083_pp0_iter17_reg <= group_V_reg_4083_pp0_iter16_reg;
        group_V_reg_4083_pp0_iter18_reg <= group_V_reg_4083_pp0_iter17_reg;
        group_V_reg_4083_pp0_iter19_reg <= group_V_reg_4083_pp0_iter18_reg;
        group_V_reg_4083_pp0_iter20_reg <= group_V_reg_4083_pp0_iter19_reg;
        group_V_reg_4083_pp0_iter21_reg <= group_V_reg_4083_pp0_iter20_reg;
        group_V_reg_4083_pp0_iter22_reg <= group_V_reg_4083_pp0_iter21_reg;
        group_V_reg_4083_pp0_iter23_reg <= group_V_reg_4083_pp0_iter22_reg;
        group_V_reg_4083_pp0_iter24_reg <= group_V_reg_4083_pp0_iter23_reg;
        group_V_reg_4083_pp0_iter25_reg <= group_V_reg_4083_pp0_iter24_reg;
        group_V_reg_4083_pp0_iter2_reg <= group_V_reg_4083_pp0_iter1_reg;
        group_V_reg_4083_pp0_iter3_reg <= group_V_reg_4083_pp0_iter2_reg;
        group_V_reg_4083_pp0_iter4_reg <= group_V_reg_4083_pp0_iter3_reg;
        group_V_reg_4083_pp0_iter5_reg <= group_V_reg_4083_pp0_iter4_reg;
        group_V_reg_4083_pp0_iter6_reg <= group_V_reg_4083_pp0_iter5_reg;
        group_V_reg_4083_pp0_iter7_reg <= group_V_reg_4083_pp0_iter6_reg;
        group_V_reg_4083_pp0_iter8_reg <= group_V_reg_4083_pp0_iter7_reg;
        group_V_reg_4083_pp0_iter9_reg <= group_V_reg_4083_pp0_iter8_reg;
        icmp_ln412_10_reg_5008 <= icmp_ln412_10_fu_1887_p2;
        icmp_ln412_11_reg_5013 <= icmp_ln412_11_fu_1926_p2;
        icmp_ln412_12_reg_5018 <= icmp_ln412_12_fu_1965_p2;
        icmp_ln412_13_reg_5023 <= icmp_ln412_13_fu_2004_p2;
        icmp_ln412_14_reg_5028 <= icmp_ln412_14_fu_2043_p2;
        icmp_ln412_15_reg_5033 <= icmp_ln412_15_fu_2082_p2;
        icmp_ln412_1_reg_4963 <= icmp_ln412_1_fu_1536_p2;
        icmp_ln412_2_reg_4968 <= icmp_ln412_2_fu_1575_p2;
        icmp_ln412_3_reg_4973 <= icmp_ln412_3_fu_1614_p2;
        icmp_ln412_4_reg_4978 <= icmp_ln412_4_fu_1653_p2;
        icmp_ln412_5_reg_4983 <= icmp_ln412_5_fu_1692_p2;
        icmp_ln412_6_reg_4988 <= icmp_ln412_6_fu_1731_p2;
        icmp_ln412_7_reg_4993 <= icmp_ln412_7_fu_1770_p2;
        icmp_ln412_8_reg_4998 <= icmp_ln412_8_fu_1809_p2;
        icmp_ln412_9_reg_5003 <= icmp_ln412_9_fu_1848_p2;
        icmp_ln412_reg_4958 <= icmp_ln412_fu_1497_p2;
        mul_ln1118_10_reg_4589 <= grp_fu_3853_p2;
        mul_ln1118_11_reg_4595 <= grp_fu_3859_p2;
        mul_ln1118_12_reg_4601 <= grp_fu_3865_p2;
        mul_ln1118_14_reg_4606 <= grp_fu_3871_p2;
        mul_ln1118_15_reg_4612 <= grp_fu_3877_p2;
        mul_ln1118_16_reg_4618 <= grp_fu_3883_p2;
        mul_ln1118_18_reg_4623 <= grp_fu_3889_p2;
        mul_ln1118_19_reg_4629 <= grp_fu_3895_p2;
        mul_ln1118_20_reg_4635 <= grp_fu_3901_p2;
        mul_ln1118_22_reg_4640 <= grp_fu_3907_p2;
        mul_ln1118_23_reg_4646 <= grp_fu_3913_p2;
        mul_ln1118_24_reg_4652 <= grp_fu_3919_p2;
        mul_ln1118_26_reg_4657 <= grp_fu_3925_p2;
        mul_ln1118_27_reg_4663 <= grp_fu_3931_p2;
        mul_ln1118_28_reg_4669 <= grp_fu_3937_p2;
        mul_ln1118_2_reg_4555 <= grp_fu_3817_p2;
        mul_ln1118_30_reg_4674 <= grp_fu_3943_p2;
        mul_ln1118_31_reg_4680 <= grp_fu_3949_p2;
        mul_ln1118_3_reg_4561 <= grp_fu_3823_p2;
        mul_ln1118_4_reg_4567 <= grp_fu_3829_p2;
        mul_ln1118_6_reg_4572 <= grp_fu_3835_p2;
        mul_ln1118_7_reg_4578 <= grp_fu_3841_p2;
        mul_ln1118_8_reg_4584 <= grp_fu_3847_p2;
        mul_ln1118_reg_4550 <= grp_fu_3811_p2;
        sext_ln1116_11_reg_4490 <= sext_ln1116_11_fu_1186_p1;
        sext_ln1116_13_reg_4514 <= sext_ln1116_13_fu_1198_p1;
        sext_ln1116_15_reg_4538 <= sext_ln1116_15_fu_1210_p1;
        sext_ln1116_1_reg_4370 <= sext_ln1116_1_fu_1126_p1;
        sext_ln1116_3_reg_4394 <= sext_ln1116_3_fu_1138_p1;
        sext_ln1116_5_reg_4418 <= sext_ln1116_5_fu_1150_p1;
        sext_ln1116_7_reg_4442 <= sext_ln1116_7_fu_1162_p1;
        sext_ln1116_9_reg_4466 <= sext_ln1116_9_fu_1174_p1;
        sext_ln1118_10_reg_4424 <= sext_ln1118_10_fu_1153_p1;
        sext_ln1118_11_reg_4448 <= sext_ln1118_11_fu_1165_p1;
        sext_ln1118_12_reg_4472 <= sext_ln1118_12_fu_1177_p1;
        sext_ln1118_13_reg_4496 <= sext_ln1118_13_fu_1189_p1;
        sext_ln1118_14_reg_4520 <= sext_ln1118_14_fu_1201_p1;
        sext_ln1118_15_reg_4544 <= sext_ln1118_15_fu_1213_p1;
        sext_ln1118_1_reg_4376 <= sext_ln1118_1_fu_1129_p1;
        sext_ln1118_9_reg_4400 <= sext_ln1118_9_fu_1141_p1;
        sub_ln1193_1_reg_4720_pp0_iter23_reg <= sub_ln1193_1_reg_4720;
        sub_ln1193_2_reg_4754_pp0_iter23_reg <= sub_ln1193_2_reg_4754;
        sub_ln1193_3_reg_4788_pp0_iter23_reg <= sub_ln1193_3_reg_4788;
        sub_ln1193_4_reg_4822_pp0_iter23_reg <= sub_ln1193_4_reg_4822;
        sub_ln1193_5_reg_4856_pp0_iter23_reg <= sub_ln1193_5_reg_4856;
        sub_ln1193_6_reg_4890_pp0_iter23_reg <= sub_ln1193_6_reg_4890;
        sub_ln1193_7_reg_4924_pp0_iter23_reg <= sub_ln1193_7_reg_4924;
        sub_ln1193_reg_4686_pp0_iter23_reg <= sub_ln1193_reg_4686;
        tmp_100_reg_4933 <= grp_fu_3997_p3[32'd31];
        tmp_100_reg_4933_pp0_iter23_reg <= tmp_100_reg_4933;
        tmp_100_reg_4933_pp0_iter24_reg <= tmp_100_reg_4933_pp0_iter23_reg;
        tmp_103_reg_5282 <= add_ln415_14_fu_2747_p2[32'd15];
        tmp_104_reg_4952 <= add_ln1192_15_fu_1450_p2[32'd32];
        tmp_104_reg_4952_pp0_iter23_reg <= tmp_104_reg_4952;
        tmp_104_reg_4952_pp0_iter24_reg <= tmp_104_reg_4952_pp0_iter23_reg;
        tmp_107_reg_5299 <= add_ln415_15_fu_2790_p2[32'd15];
        tmp_10_reg_4196 <= {{accumulator_phases_V_q0[43:22]}};
        tmp_11_reg_4115_pp0_iter2_reg <= tmp_11_reg_4115;
        tmp_11_reg_4115_pp0_iter3_reg <= tmp_11_reg_4115_pp0_iter2_reg;
        tmp_12_reg_4120_pp0_iter2_reg <= tmp_12_reg_4120;
        tmp_12_reg_4120_pp0_iter3_reg <= tmp_12_reg_4120_pp0_iter2_reg;
        tmp_14_reg_5044 <= add_ln415_fu_2117_p2[32'd15];
        tmp_16_reg_4714 <= add_ln1192_1_fu_1233_p2[32'd32];
        tmp_16_reg_4714_pp0_iter23_reg <= tmp_16_reg_4714;
        tmp_16_reg_4714_pp0_iter24_reg <= tmp_16_reg_4714_pp0_iter23_reg;
        tmp_17_reg_4202 <= {{accumulator_phases_V_q0[65:44]}};
        tmp_18_reg_4125_pp0_iter2_reg <= tmp_18_reg_4125;
        tmp_18_reg_4125_pp0_iter3_reg <= tmp_18_reg_4125_pp0_iter2_reg;
        tmp_19_reg_4130_pp0_iter2_reg <= tmp_19_reg_4130;
        tmp_19_reg_4130_pp0_iter3_reg <= tmp_19_reg_4130_pp0_iter2_reg;
        tmp_1_reg_4063_pp0_iter10_reg <= tmp_1_reg_4063_pp0_iter9_reg;
        tmp_1_reg_4063_pp0_iter11_reg <= tmp_1_reg_4063_pp0_iter10_reg;
        tmp_1_reg_4063_pp0_iter12_reg <= tmp_1_reg_4063_pp0_iter11_reg;
        tmp_1_reg_4063_pp0_iter13_reg <= tmp_1_reg_4063_pp0_iter12_reg;
        tmp_1_reg_4063_pp0_iter14_reg <= tmp_1_reg_4063_pp0_iter13_reg;
        tmp_1_reg_4063_pp0_iter15_reg <= tmp_1_reg_4063_pp0_iter14_reg;
        tmp_1_reg_4063_pp0_iter16_reg <= tmp_1_reg_4063_pp0_iter15_reg;
        tmp_1_reg_4063_pp0_iter17_reg <= tmp_1_reg_4063_pp0_iter16_reg;
        tmp_1_reg_4063_pp0_iter18_reg <= tmp_1_reg_4063_pp0_iter17_reg;
        tmp_1_reg_4063_pp0_iter2_reg <= tmp_1_reg_4063_pp0_iter1_reg;
        tmp_1_reg_4063_pp0_iter3_reg <= tmp_1_reg_4063_pp0_iter2_reg;
        tmp_1_reg_4063_pp0_iter4_reg <= tmp_1_reg_4063_pp0_iter3_reg;
        tmp_1_reg_4063_pp0_iter5_reg <= tmp_1_reg_4063_pp0_iter4_reg;
        tmp_1_reg_4063_pp0_iter6_reg <= tmp_1_reg_4063_pp0_iter5_reg;
        tmp_1_reg_4063_pp0_iter7_reg <= tmp_1_reg_4063_pp0_iter6_reg;
        tmp_1_reg_4063_pp0_iter8_reg <= tmp_1_reg_4063_pp0_iter7_reg;
        tmp_1_reg_4063_pp0_iter9_reg <= tmp_1_reg_4063_pp0_iter8_reg;
        tmp_23_reg_4208 <= {{accumulator_phases_V_q0[87:66]}};
        tmp_24_reg_4214 <= {{accumulator_phases_V_q0[109:88]}};
        tmp_25_reg_4220 <= {{accumulator_phases_V_q0[131:110]}};
        tmp_26_reg_4226 <= {{accumulator_phases_V_q0[153:132]}};
        tmp_27_reg_4232 <= {{accumulator_phases_V_q0[175:154]}};
        tmp_2_reg_4068_pp0_iter10_reg <= tmp_2_reg_4068_pp0_iter9_reg;
        tmp_2_reg_4068_pp0_iter11_reg <= tmp_2_reg_4068_pp0_iter10_reg;
        tmp_2_reg_4068_pp0_iter12_reg <= tmp_2_reg_4068_pp0_iter11_reg;
        tmp_2_reg_4068_pp0_iter13_reg <= tmp_2_reg_4068_pp0_iter12_reg;
        tmp_2_reg_4068_pp0_iter14_reg <= tmp_2_reg_4068_pp0_iter13_reg;
        tmp_2_reg_4068_pp0_iter15_reg <= tmp_2_reg_4068_pp0_iter14_reg;
        tmp_2_reg_4068_pp0_iter16_reg <= tmp_2_reg_4068_pp0_iter15_reg;
        tmp_2_reg_4068_pp0_iter17_reg <= tmp_2_reg_4068_pp0_iter16_reg;
        tmp_2_reg_4068_pp0_iter18_reg <= tmp_2_reg_4068_pp0_iter17_reg;
        tmp_2_reg_4068_pp0_iter2_reg <= tmp_2_reg_4068_pp0_iter1_reg;
        tmp_2_reg_4068_pp0_iter3_reg <= tmp_2_reg_4068_pp0_iter2_reg;
        tmp_2_reg_4068_pp0_iter4_reg <= tmp_2_reg_4068_pp0_iter3_reg;
        tmp_2_reg_4068_pp0_iter5_reg <= tmp_2_reg_4068_pp0_iter4_reg;
        tmp_2_reg_4068_pp0_iter6_reg <= tmp_2_reg_4068_pp0_iter5_reg;
        tmp_2_reg_4068_pp0_iter7_reg <= tmp_2_reg_4068_pp0_iter6_reg;
        tmp_2_reg_4068_pp0_iter8_reg <= tmp_2_reg_4068_pp0_iter7_reg;
        tmp_2_reg_4068_pp0_iter9_reg <= tmp_2_reg_4068_pp0_iter8_reg;
        tmp_30_reg_5061 <= add_ln415_1_fu_2160_p2[32'd15];
        tmp_31_reg_4135_pp0_iter2_reg <= tmp_31_reg_4135;
        tmp_31_reg_4135_pp0_iter3_reg <= tmp_31_reg_4135_pp0_iter2_reg;
        tmp_32_reg_4140_pp0_iter2_reg <= tmp_32_reg_4140;
        tmp_32_reg_4140_pp0_iter3_reg <= tmp_32_reg_4140_pp0_iter2_reg;
        tmp_34_reg_4729 <= grp_fu_3961_p3[32'd31];
        tmp_34_reg_4729_pp0_iter23_reg <= tmp_34_reg_4729;
        tmp_34_reg_4729_pp0_iter24_reg <= tmp_34_reg_4729_pp0_iter23_reg;
        tmp_37_reg_4145_pp0_iter2_reg <= tmp_37_reg_4145;
        tmp_37_reg_4145_pp0_iter3_reg <= tmp_37_reg_4145_pp0_iter2_reg;
        tmp_38_reg_4150_pp0_iter2_reg <= tmp_38_reg_4150;
        tmp_38_reg_4150_pp0_iter3_reg <= tmp_38_reg_4150_pp0_iter2_reg;
        tmp_3_reg_4073_pp0_iter10_reg <= tmp_3_reg_4073_pp0_iter9_reg;
        tmp_3_reg_4073_pp0_iter11_reg <= tmp_3_reg_4073_pp0_iter10_reg;
        tmp_3_reg_4073_pp0_iter12_reg <= tmp_3_reg_4073_pp0_iter11_reg;
        tmp_3_reg_4073_pp0_iter13_reg <= tmp_3_reg_4073_pp0_iter12_reg;
        tmp_3_reg_4073_pp0_iter14_reg <= tmp_3_reg_4073_pp0_iter13_reg;
        tmp_3_reg_4073_pp0_iter15_reg <= tmp_3_reg_4073_pp0_iter14_reg;
        tmp_3_reg_4073_pp0_iter16_reg <= tmp_3_reg_4073_pp0_iter15_reg;
        tmp_3_reg_4073_pp0_iter17_reg <= tmp_3_reg_4073_pp0_iter16_reg;
        tmp_3_reg_4073_pp0_iter18_reg <= tmp_3_reg_4073_pp0_iter17_reg;
        tmp_3_reg_4073_pp0_iter2_reg <= tmp_3_reg_4073_pp0_iter1_reg;
        tmp_3_reg_4073_pp0_iter3_reg <= tmp_3_reg_4073_pp0_iter2_reg;
        tmp_3_reg_4073_pp0_iter4_reg <= tmp_3_reg_4073_pp0_iter3_reg;
        tmp_3_reg_4073_pp0_iter5_reg <= tmp_3_reg_4073_pp0_iter4_reg;
        tmp_3_reg_4073_pp0_iter6_reg <= tmp_3_reg_4073_pp0_iter5_reg;
        tmp_3_reg_4073_pp0_iter7_reg <= tmp_3_reg_4073_pp0_iter6_reg;
        tmp_3_reg_4073_pp0_iter8_reg <= tmp_3_reg_4073_pp0_iter7_reg;
        tmp_3_reg_4073_pp0_iter9_reg <= tmp_3_reg_4073_pp0_iter8_reg;
        tmp_42_reg_5078 <= add_ln415_2_fu_2207_p2[32'd15];
        tmp_43_reg_4155_pp0_iter2_reg <= tmp_43_reg_4155;
        tmp_43_reg_4155_pp0_iter3_reg <= tmp_43_reg_4155_pp0_iter2_reg;
        tmp_44_reg_4160_pp0_iter2_reg <= tmp_44_reg_4160;
        tmp_44_reg_4160_pp0_iter3_reg <= tmp_44_reg_4160_pp0_iter2_reg;
        tmp_46_reg_4748 <= add_ln1192_3_fu_1264_p2[32'd32];
        tmp_46_reg_4748_pp0_iter23_reg <= tmp_46_reg_4748;
        tmp_46_reg_4748_pp0_iter24_reg <= tmp_46_reg_4748_pp0_iter23_reg;
        tmp_49_reg_4165_pp0_iter2_reg <= tmp_49_reg_4165;
        tmp_49_reg_4165_pp0_iter3_reg <= tmp_49_reg_4165_pp0_iter2_reg;
        tmp_4_reg_4078_pp0_iter10_reg <= tmp_4_reg_4078_pp0_iter9_reg;
        tmp_4_reg_4078_pp0_iter11_reg <= tmp_4_reg_4078_pp0_iter10_reg;
        tmp_4_reg_4078_pp0_iter12_reg <= tmp_4_reg_4078_pp0_iter11_reg;
        tmp_4_reg_4078_pp0_iter13_reg <= tmp_4_reg_4078_pp0_iter12_reg;
        tmp_4_reg_4078_pp0_iter14_reg <= tmp_4_reg_4078_pp0_iter13_reg;
        tmp_4_reg_4078_pp0_iter15_reg <= tmp_4_reg_4078_pp0_iter14_reg;
        tmp_4_reg_4078_pp0_iter16_reg <= tmp_4_reg_4078_pp0_iter15_reg;
        tmp_4_reg_4078_pp0_iter17_reg <= tmp_4_reg_4078_pp0_iter16_reg;
        tmp_4_reg_4078_pp0_iter18_reg <= tmp_4_reg_4078_pp0_iter17_reg;
        tmp_4_reg_4078_pp0_iter2_reg <= tmp_4_reg_4078_pp0_iter1_reg;
        tmp_4_reg_4078_pp0_iter3_reg <= tmp_4_reg_4078_pp0_iter2_reg;
        tmp_4_reg_4078_pp0_iter4_reg <= tmp_4_reg_4078_pp0_iter3_reg;
        tmp_4_reg_4078_pp0_iter5_reg <= tmp_4_reg_4078_pp0_iter4_reg;
        tmp_4_reg_4078_pp0_iter6_reg <= tmp_4_reg_4078_pp0_iter5_reg;
        tmp_4_reg_4078_pp0_iter7_reg <= tmp_4_reg_4078_pp0_iter6_reg;
        tmp_4_reg_4078_pp0_iter8_reg <= tmp_4_reg_4078_pp0_iter7_reg;
        tmp_4_reg_4078_pp0_iter9_reg <= tmp_4_reg_4078_pp0_iter8_reg;
        tmp_50_reg_4170_pp0_iter2_reg <= tmp_50_reg_4170;
        tmp_50_reg_4170_pp0_iter3_reg <= tmp_50_reg_4170_pp0_iter2_reg;
        tmp_54_reg_5095 <= add_ln415_3_fu_2250_p2[32'd15];
        tmp_55_reg_4175_pp0_iter2_reg <= tmp_55_reg_4175;
        tmp_55_reg_4175_pp0_iter3_reg <= tmp_55_reg_4175_pp0_iter2_reg;
        tmp_56_reg_4180_pp0_iter2_reg <= tmp_56_reg_4180;
        tmp_56_reg_4180_pp0_iter3_reg <= tmp_56_reg_4180_pp0_iter2_reg;
        tmp_58_reg_4763 <= grp_fu_3967_p3[32'd31];
        tmp_58_reg_4763_pp0_iter23_reg <= tmp_58_reg_4763;
        tmp_58_reg_4763_pp0_iter24_reg <= tmp_58_reg_4763_pp0_iter23_reg;
        tmp_5_reg_4105_pp0_iter2_reg <= tmp_5_reg_4105;
        tmp_5_reg_4105_pp0_iter3_reg <= tmp_5_reg_4105_pp0_iter2_reg;
        tmp_63_reg_5112 <= add_ln415_4_fu_2297_p2[32'd15];
        tmp_64_reg_4782 <= add_ln1192_5_fu_1295_p2[32'd32];
        tmp_64_reg_4782_pp0_iter23_reg <= tmp_64_reg_4782;
        tmp_64_reg_4782_pp0_iter24_reg <= tmp_64_reg_4782_pp0_iter23_reg;
        tmp_67_reg_5129 <= add_ln415_5_fu_2340_p2[32'd15];
        tmp_68_reg_4797 <= grp_fu_3973_p3[32'd31];
        tmp_68_reg_4797_pp0_iter23_reg <= tmp_68_reg_4797;
        tmp_68_reg_4797_pp0_iter24_reg <= tmp_68_reg_4797_pp0_iter23_reg;
        tmp_6_reg_4695 <= grp_fu_3955_p3[32'd31];
        tmp_6_reg_4695_pp0_iter23_reg <= tmp_6_reg_4695;
        tmp_6_reg_4695_pp0_iter24_reg <= tmp_6_reg_4695_pp0_iter23_reg;
        tmp_71_reg_5146 <= add_ln415_6_fu_2387_p2[32'd15];
        tmp_72_reg_4816 <= add_ln1192_7_fu_1326_p2[32'd32];
        tmp_72_reg_4816_pp0_iter23_reg <= tmp_72_reg_4816;
        tmp_72_reg_4816_pp0_iter24_reg <= tmp_72_reg_4816_pp0_iter23_reg;
        tmp_75_reg_5163 <= add_ln415_7_fu_2430_p2[32'd15];
        tmp_76_reg_4831 <= grp_fu_3979_p3[32'd31];
        tmp_76_reg_4831_pp0_iter23_reg <= tmp_76_reg_4831;
        tmp_76_reg_4831_pp0_iter24_reg <= tmp_76_reg_4831_pp0_iter23_reg;
        tmp_79_reg_5180 <= add_ln415_8_fu_2477_p2[32'd15];
        tmp_80_reg_4850 <= add_ln1192_9_fu_1357_p2[32'd32];
        tmp_80_reg_4850_pp0_iter23_reg <= tmp_80_reg_4850;
        tmp_80_reg_4850_pp0_iter24_reg <= tmp_80_reg_4850_pp0_iter23_reg;
        tmp_83_reg_5197 <= add_ln415_9_fu_2520_p2[32'd15];
        tmp_84_reg_4865 <= grp_fu_3985_p3[32'd31];
        tmp_84_reg_4865_pp0_iter23_reg <= tmp_84_reg_4865;
        tmp_84_reg_4865_pp0_iter24_reg <= tmp_84_reg_4865_pp0_iter23_reg;
        tmp_87_reg_5214 <= add_ln415_10_fu_2567_p2[32'd15];
        tmp_88_reg_4884 <= add_ln1192_11_fu_1388_p2[32'd32];
        tmp_88_reg_4884_pp0_iter23_reg <= tmp_88_reg_4884;
        tmp_88_reg_4884_pp0_iter24_reg <= tmp_88_reg_4884_pp0_iter23_reg;
        tmp_91_reg_5231 <= add_ln415_11_fu_2610_p2[32'd15];
        tmp_92_reg_4899 <= grp_fu_3991_p3[32'd31];
        tmp_92_reg_4899_pp0_iter23_reg <= tmp_92_reg_4899;
        tmp_92_reg_4899_pp0_iter24_reg <= tmp_92_reg_4899_pp0_iter23_reg;
        tmp_95_reg_5248 <= add_ln415_12_fu_2657_p2[32'd15];
        tmp_96_reg_4918 <= add_ln1192_13_fu_1419_p2[32'd32];
        tmp_96_reg_4918_pp0_iter23_reg <= tmp_96_reg_4918;
        tmp_96_reg_4918_pp0_iter24_reg <= tmp_96_reg_4918_pp0_iter23_reg;
        tmp_99_reg_5265 <= add_ln415_13_fu_2700_p2[32'd15];
        tmp_reg_4058_pp0_iter10_reg <= tmp_reg_4058_pp0_iter9_reg;
        tmp_reg_4058_pp0_iter11_reg <= tmp_reg_4058_pp0_iter10_reg;
        tmp_reg_4058_pp0_iter12_reg <= tmp_reg_4058_pp0_iter11_reg;
        tmp_reg_4058_pp0_iter13_reg <= tmp_reg_4058_pp0_iter12_reg;
        tmp_reg_4058_pp0_iter14_reg <= tmp_reg_4058_pp0_iter13_reg;
        tmp_reg_4058_pp0_iter15_reg <= tmp_reg_4058_pp0_iter14_reg;
        tmp_reg_4058_pp0_iter16_reg <= tmp_reg_4058_pp0_iter15_reg;
        tmp_reg_4058_pp0_iter17_reg <= tmp_reg_4058_pp0_iter16_reg;
        tmp_reg_4058_pp0_iter18_reg <= tmp_reg_4058_pp0_iter17_reg;
        tmp_reg_4058_pp0_iter2_reg <= tmp_reg_4058_pp0_iter1_reg;
        tmp_reg_4058_pp0_iter3_reg <= tmp_reg_4058_pp0_iter2_reg;
        tmp_reg_4058_pp0_iter4_reg <= tmp_reg_4058_pp0_iter3_reg;
        tmp_reg_4058_pp0_iter5_reg <= tmp_reg_4058_pp0_iter4_reg;
        tmp_reg_4058_pp0_iter6_reg <= tmp_reg_4058_pp0_iter5_reg;
        tmp_reg_4058_pp0_iter7_reg <= tmp_reg_4058_pp0_iter6_reg;
        tmp_reg_4058_pp0_iter8_reg <= tmp_reg_4058_pp0_iter7_reg;
        tmp_reg_4058_pp0_iter9_reg <= tmp_reg_4058_pp0_iter8_reg;
        trunc_ln1265_reg_4190 <= trunc_ln1265_fu_764_p1;
        trunc_ln703_reg_4110_pp0_iter2_reg <= trunc_ln703_reg_4110;
        trunc_ln703_reg_4110_pp0_iter3_reg <= trunc_ln703_reg_4110_pp0_iter2_reg;
        trunc_ln790_10_reg_5220 <= trunc_ln790_10_fu_2581_p1;
        trunc_ln790_11_reg_5237 <= trunc_ln790_11_fu_2624_p1;
        trunc_ln790_12_reg_5254 <= trunc_ln790_12_fu_2671_p1;
        trunc_ln790_13_reg_5271 <= trunc_ln790_13_fu_2714_p1;
        trunc_ln790_14_reg_5288 <= trunc_ln790_14_fu_2761_p1;
        trunc_ln790_15_reg_5305 <= trunc_ln790_15_fu_2804_p1;
        trunc_ln790_1_reg_5067 <= trunc_ln790_1_fu_2174_p1;
        trunc_ln790_2_reg_5084 <= trunc_ln790_2_fu_2221_p1;
        trunc_ln790_3_reg_5101 <= trunc_ln790_3_fu_2264_p1;
        trunc_ln790_4_reg_5118 <= trunc_ln790_4_fu_2311_p1;
        trunc_ln790_5_reg_5135 <= trunc_ln790_5_fu_2354_p1;
        trunc_ln790_6_reg_5152 <= trunc_ln790_6_fu_2401_p1;
        trunc_ln790_7_reg_5169 <= trunc_ln790_7_fu_2444_p1;
        trunc_ln790_8_reg_5186 <= trunc_ln790_8_fu_2491_p1;
        trunc_ln790_9_reg_5203 <= trunc_ln790_9_fu_2534_p1;
        trunc_ln790_reg_5050 <= trunc_ln790_fu_2131_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cycle_V <= add_ln700_fu_584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_in_data_0_V_reg_4003 <= data_in_data_0_V_fu_413_p1;
        data_in_data_0_V_reg_4003_pp0_iter1_reg <= data_in_data_0_V_reg_4003;
        data_in_data_10_V_reg_4053 <= {{res_in_TDATA_int[175:160]}};
        data_in_data_10_V_reg_4053_pp0_iter1_reg <= data_in_data_10_V_reg_4053;
        data_in_data_1_V_reg_4008 <= {{res_in_TDATA_int[31:16]}};
        data_in_data_1_V_reg_4008_pp0_iter1_reg <= data_in_data_1_V_reg_4008;
        data_in_data_2_V_reg_4013 <= {{res_in_TDATA_int[47:32]}};
        data_in_data_2_V_reg_4013_pp0_iter1_reg <= data_in_data_2_V_reg_4013;
        data_in_data_3_V_reg_4018 <= {{res_in_TDATA_int[63:48]}};
        data_in_data_3_V_reg_4018_pp0_iter1_reg <= data_in_data_3_V_reg_4018;
        data_in_data_4_V_reg_4023 <= {{res_in_TDATA_int[79:64]}};
        data_in_data_4_V_reg_4023_pp0_iter1_reg <= data_in_data_4_V_reg_4023;
        data_in_data_5_V_reg_4028 <= {{res_in_TDATA_int[95:80]}};
        data_in_data_5_V_reg_4028_pp0_iter1_reg <= data_in_data_5_V_reg_4028;
        data_in_data_6_V_reg_4033 <= {{res_in_TDATA_int[111:96]}};
        data_in_data_6_V_reg_4033_pp0_iter1_reg <= data_in_data_6_V_reg_4033;
        data_in_data_7_V_reg_4038 <= {{res_in_TDATA_int[127:112]}};
        data_in_data_7_V_reg_4038_pp0_iter1_reg <= data_in_data_7_V_reg_4038;
        data_in_data_8_V_reg_4043 <= {{res_in_TDATA_int[143:128]}};
        data_in_data_8_V_reg_4043_pp0_iter1_reg <= data_in_data_8_V_reg_4043;
        data_in_data_9_V_reg_4048 <= {{res_in_TDATA_int[159:144]}};
        data_in_data_9_V_reg_4048_pp0_iter1_reg <= data_in_data_9_V_reg_4048;
        group_V_reg_4083 <= group_V_fu_571_p3;
        group_V_reg_4083_pp0_iter1_reg <= group_V_reg_4083;
        tmp_11_reg_4115 <= {{tones_q0[159:144]}};
        tmp_12_reg_4120 <= {{tones_q0[31:16]}};
        tmp_18_reg_4125 <= {{tones_q0[175:160]}};
        tmp_19_reg_4130 <= {{tones_q0[47:32]}};
        tmp_1_reg_4063 <= {{res_in_TDATA_int[207:192]}};
        tmp_1_reg_4063_pp0_iter1_reg <= tmp_1_reg_4063;
        tmp_2_reg_4068 <= {{res_in_TDATA_int[223:208]}};
        tmp_2_reg_4068_pp0_iter1_reg <= tmp_2_reg_4068;
        tmp_31_reg_4135 <= {{tones_q0[191:176]}};
        tmp_32_reg_4140 <= {{tones_q0[63:48]}};
        tmp_37_reg_4145 <= {{tones_q0[207:192]}};
        tmp_38_reg_4150 <= {{tones_q0[79:64]}};
        tmp_3_reg_4073 <= {{res_in_TDATA_int[239:224]}};
        tmp_3_reg_4073_pp0_iter1_reg <= tmp_3_reg_4073;
        tmp_43_reg_4155 <= {{tones_q0[223:208]}};
        tmp_44_reg_4160 <= {{tones_q0[95:80]}};
        tmp_49_reg_4165 <= {{tones_q0[239:224]}};
        tmp_4_reg_4078 <= {{res_in_TDATA_int[255:240]}};
        tmp_4_reg_4078_pp0_iter1_reg <= tmp_4_reg_4078;
        tmp_50_reg_4170 <= {{tones_q0[111:96]}};
        tmp_55_reg_4175 <= {{tones_q0[255:240]}};
        tmp_56_reg_4180 <= {{tones_q0[127:112]}};
        tmp_5_reg_4105 <= {{tones_q0[143:128]}};
        tmp_reg_4058 <= {{res_in_TDATA_int[191:176]}};
        tmp_reg_4058_pp0_iter1_reg <= tmp_reg_4058;
        trunc_ln703_reg_4110 <= trunc_ln703_fu_606_p1;
        zext_ln544_reg_4090[7 : 0] <= zext_ln544_fu_579_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1193_1_reg_4720 <= grp_fu_3961_p3;
        sub_ln1193_2_reg_4754 <= grp_fu_3967_p3;
        sub_ln1193_3_reg_4788 <= grp_fu_3973_p3;
        sub_ln1193_4_reg_4822 <= grp_fu_3979_p3;
        sub_ln1193_5_reg_4856 <= grp_fu_3985_p3;
        sub_ln1193_6_reg_4890 <= grp_fu_3991_p3;
        sub_ln1193_7_reg_4924 <= grp_fu_3997_p3;
        sub_ln1193_reg_4686 <= grp_fu_3955_p3;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        accumulator_phases_V_ce0 = 1'b1;
    end else begin
        accumulator_phases_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_phases_V_ce1 = 1'b1;
    end else begin
        accumulator_phases_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_phases_V_we1 = 1'b1;
    end else begin
        accumulator_phases_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_acc_phases_V_load = tmp_28_fu_1030_p9;
    end else begin
        ap_sig_allocacmp_acc_phases_V_load = acc_phases_V;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3811_ce = 1'b1;
    end else begin
        grp_fu_3811_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3817_ce = 1'b1;
    end else begin
        grp_fu_3817_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3823_ce = 1'b1;
    end else begin
        grp_fu_3823_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3829_ce = 1'b1;
    end else begin
        grp_fu_3829_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3835_ce = 1'b1;
    end else begin
        grp_fu_3835_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3841_ce = 1'b1;
    end else begin
        grp_fu_3841_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3847_ce = 1'b1;
    end else begin
        grp_fu_3847_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3853_ce = 1'b1;
    end else begin
        grp_fu_3853_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3859_ce = 1'b1;
    end else begin
        grp_fu_3859_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3865_ce = 1'b1;
    end else begin
        grp_fu_3865_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3871_ce = 1'b1;
    end else begin
        grp_fu_3871_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3877_ce = 1'b1;
    end else begin
        grp_fu_3877_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3883_ce = 1'b1;
    end else begin
        grp_fu_3883_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3889_ce = 1'b1;
    end else begin
        grp_fu_3889_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3895_ce = 1'b1;
    end else begin
        grp_fu_3895_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3901_ce = 1'b1;
    end else begin
        grp_fu_3901_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3907_ce = 1'b1;
    end else begin
        grp_fu_3907_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3913_ce = 1'b1;
    end else begin
        grp_fu_3913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3919_ce = 1'b1;
    end else begin
        grp_fu_3919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3925_ce = 1'b1;
    end else begin
        grp_fu_3925_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3931_ce = 1'b1;
    end else begin
        grp_fu_3931_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3937_ce = 1'b1;
    end else begin
        grp_fu_3937_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3943_ce = 1'b1;
    end else begin
        grp_fu_3943_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3949_ce = 1'b1;
    end else begin
        grp_fu_3949_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3955_ce = 1'b1;
    end else begin
        grp_fu_3955_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3961_ce = 1'b1;
    end else begin
        grp_fu_3961_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3967_ce = 1'b1;
    end else begin
        grp_fu_3967_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3973_ce = 1'b1;
    end else begin
        grp_fu_3973_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3979_ce = 1'b1;
    end else begin
        grp_fu_3979_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3985_ce = 1'b1;
    end else begin
        grp_fu_3985_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3991_ce = 1'b1;
    end else begin
        grp_fu_3991_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_3997_ce = 1'b1;
    end else begin
        grp_fu_3997_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp124))) begin
        grp_phase_to_sincos_wLUT_fu_333_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_333_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125))) begin
        grp_phase_to_sincos_wLUT_fu_342_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_342_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp126))) begin
        grp_phase_to_sincos_wLUT_fu_351_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_351_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127))) begin
        grp_phase_to_sincos_wLUT_fu_360_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_360_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128))) begin
        grp_phase_to_sincos_wLUT_fu_369_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_369_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp129))) begin
        grp_phase_to_sincos_wLUT_fu_378_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_378_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp130))) begin
        grp_phase_to_sincos_wLUT_fu_387_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_387_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp131))) begin
        grp_phase_to_sincos_wLUT_fu_396_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_wLUT_fu_396_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_in_TDATA_blk_n = res_in_TVALID_int;
    end else begin
        res_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_in_TVALID == 1'b1) & (regslice_reverse_res_in_data_V_U_ack_in == 1'b1))) begin
        res_in_TREADY = 1'b1;
    end else begin
        res_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_in_TREADY_int = 1'b1;
    end else begin
        res_in_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter26 == 1'b1)))) begin
        res_out_TDATA_blk_n = res_out_TREADY_int;
    end else begin
        res_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_out_TVALID_int = 1'b1;
    end else begin
        res_out_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tones_ce0 = 1'b1;
    end else begin
        tones_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accumulator_phases_V_address0 = zext_ln544_reg_4090;

assign accumulator_phases_V_address1 = zext_ln544_1_fu_755_p1;

assign add_ln1192_10_fu_1384_p2 = ($signed(mul_ln1118_22_reg_4640) + $signed(mul_ln1118_23_reg_4646));

assign add_ln1192_11_fu_1388_p2 = ($signed(sext_ln703_11_fu_1381_p1) + $signed(sext_ln703_10_fu_1378_p1));

assign add_ln1192_12_fu_1415_p2 = ($signed(mul_ln1118_26_reg_4657) + $signed(mul_ln1118_27_reg_4663));

assign add_ln1192_13_fu_1419_p2 = ($signed(sext_ln703_13_fu_1412_p1) + $signed(sext_ln703_12_fu_1409_p1));

assign add_ln1192_14_fu_1446_p2 = ($signed(mul_ln1118_30_reg_4674) + $signed(mul_ln1118_31_reg_4680));

assign add_ln1192_15_fu_1450_p2 = ($signed(sext_ln703_15_fu_1443_p1) + $signed(sext_ln703_14_fu_1440_p1));

assign add_ln1192_1_fu_1233_p2 = ($signed(sext_ln703_1_fu_1226_p1) + $signed(sext_ln703_fu_1223_p1));

assign add_ln1192_2_fu_1260_p2 = ($signed(mul_ln1118_6_reg_4572) + $signed(mul_ln1118_7_reg_4578));

assign add_ln1192_3_fu_1264_p2 = ($signed(sext_ln703_3_fu_1257_p1) + $signed(sext_ln703_2_fu_1254_p1));

assign add_ln1192_4_fu_1291_p2 = ($signed(mul_ln1118_10_reg_4589) + $signed(mul_ln1118_11_reg_4595));

assign add_ln1192_5_fu_1295_p2 = ($signed(sext_ln703_5_fu_1288_p1) + $signed(sext_ln703_4_fu_1285_p1));

assign add_ln1192_6_fu_1322_p2 = ($signed(mul_ln1118_14_reg_4606) + $signed(mul_ln1118_15_reg_4612));

assign add_ln1192_7_fu_1326_p2 = ($signed(sext_ln703_7_fu_1319_p1) + $signed(sext_ln703_6_fu_1316_p1));

assign add_ln1192_8_fu_1353_p2 = ($signed(mul_ln1118_18_reg_4623) + $signed(mul_ln1118_19_reg_4629));

assign add_ln1192_9_fu_1357_p2 = ($signed(sext_ln703_9_fu_1350_p1) + $signed(sext_ln703_8_fu_1347_p1));

assign add_ln1192_fu_1229_p2 = ($signed(mul_ln1118_2_reg_4555) + $signed(mul_ln1118_3_reg_4561));

assign add_ln214_fu_750_p2 = ($signed(8'd255) + $signed(group_V_reg_4083_pp0_iter1_reg));

assign add_ln415_10_fu_2567_p2 = ($signed(sext_ln708_5_fu_2547_p1) + $signed(zext_ln415_10_fu_2563_p1));

assign add_ln415_11_fu_2610_p2 = (trunc_ln708_10_fu_2585_p4 + zext_ln415_11_fu_2606_p1);

assign add_ln415_12_fu_2657_p2 = ($signed(sext_ln708_6_fu_2637_p1) + $signed(zext_ln415_12_fu_2653_p1));

assign add_ln415_13_fu_2700_p2 = (trunc_ln708_12_fu_2675_p4 + zext_ln415_13_fu_2696_p1);

assign add_ln415_14_fu_2747_p2 = ($signed(sext_ln708_7_fu_2727_p1) + $signed(zext_ln415_14_fu_2743_p1));

assign add_ln415_15_fu_2790_p2 = (trunc_ln708_14_fu_2765_p4 + zext_ln415_15_fu_2786_p1);

assign add_ln415_1_fu_2160_p2 = (trunc_ln708_1_fu_2135_p4 + zext_ln415_1_fu_2156_p1);

assign add_ln415_2_fu_2207_p2 = ($signed(sext_ln708_1_fu_2187_p1) + $signed(zext_ln415_2_fu_2203_p1));

assign add_ln415_3_fu_2250_p2 = (trunc_ln708_3_fu_2225_p4 + zext_ln415_3_fu_2246_p1);

assign add_ln415_4_fu_2297_p2 = ($signed(sext_ln708_2_fu_2277_p1) + $signed(zext_ln415_4_fu_2293_p1));

assign add_ln415_5_fu_2340_p2 = (trunc_ln708_5_fu_2315_p4 + zext_ln415_5_fu_2336_p1);

assign add_ln415_6_fu_2387_p2 = ($signed(sext_ln708_3_fu_2367_p1) + $signed(zext_ln415_6_fu_2383_p1));

assign add_ln415_7_fu_2430_p2 = (trunc_ln708_7_fu_2405_p4 + zext_ln415_7_fu_2426_p1);

assign add_ln415_8_fu_2477_p2 = ($signed(sext_ln708_4_fu_2457_p1) + $signed(zext_ln415_8_fu_2473_p1));

assign add_ln415_9_fu_2520_p2 = (trunc_ln708_9_fu_2495_p4 + zext_ln415_9_fu_2516_p1);

assign add_ln415_fu_2117_p2 = ($signed(sext_ln708_fu_2097_p1) + $signed(zext_ln415_fu_2113_p1));

assign add_ln700_fu_584_p2 = (8'd1 + cycle_V);

assign add_ln703_10_fu_965_p2 = (shl_ln703_s_fu_958_p3 + tmp_25_reg_4220);

assign add_ln703_11_fu_977_p2 = (shl_ln703_10_fu_970_p3 + tmp_25_reg_4220);

assign add_ln703_12_fu_989_p2 = (shl_ln703_11_fu_982_p3 + tmp_26_reg_4226);

assign add_ln703_13_fu_1001_p2 = (shl_ln703_12_fu_994_p3 + tmp_26_reg_4226);

assign add_ln703_14_fu_1013_p2 = (shl_ln703_13_fu_1006_p3 + tmp_27_reg_4232);

assign add_ln703_15_fu_1025_p2 = (shl_ln703_14_fu_1018_p3 + tmp_27_reg_4232);

assign add_ln703_1_fu_857_p2 = (shl_ln703_1_fu_850_p3 + trunc_ln1265_reg_4190);

assign add_ln703_2_fu_869_p2 = (shl_ln703_2_fu_862_p3 + tmp_10_reg_4196);

assign add_ln703_3_fu_881_p2 = (shl_ln703_3_fu_874_p3 + tmp_10_reg_4196);

assign add_ln703_4_fu_893_p2 = (shl_ln703_4_fu_886_p3 + tmp_17_reg_4202);

assign add_ln703_5_fu_905_p2 = (shl_ln703_5_fu_898_p3 + tmp_17_reg_4202);

assign add_ln703_6_fu_917_p2 = (shl_ln703_6_fu_910_p3 + tmp_23_reg_4208);

assign add_ln703_7_fu_929_p2 = (shl_ln703_7_fu_922_p3 + tmp_23_reg_4208);

assign add_ln703_8_fu_941_p2 = (shl_ln703_8_fu_934_p3 + tmp_24_reg_4214);

assign add_ln703_9_fu_953_p2 = (shl_ln703_9_fu_946_p3 + tmp_24_reg_4214);

assign add_ln703_fu_845_p2 = (shl_ln_fu_838_p3 + trunc_ln1265_reg_4190);

assign and_ln415_10_fu_2331_p2 = (tmp_66_fu_2324_p3 & icmp_ln412_5_reg_4983);

assign and_ln415_11_fu_2421_p2 = (tmp_74_fu_2414_p3 & icmp_ln412_7_reg_4993);

assign and_ln415_12_fu_2511_p2 = (tmp_82_fu_2504_p3 & icmp_ln412_9_reg_5003);

assign and_ln415_13_fu_2601_p2 = (tmp_90_fu_2594_p3 & icmp_ln412_11_reg_5013);

assign and_ln415_14_fu_2691_p2 = (tmp_98_fu_2684_p3 & icmp_ln412_13_reg_5023);

assign and_ln415_15_fu_2781_p2 = (tmp_106_fu_2774_p3 & icmp_ln412_15_reg_5033);

assign and_ln415_1_fu_2151_p2 = (tmp_29_fu_2144_p3 & icmp_ln412_1_reg_4963);

assign and_ln415_2_fu_2288_p2 = (tmp_62_fu_2281_p3 & icmp_ln412_4_reg_4978);

assign and_ln415_3_fu_2378_p2 = (tmp_70_fu_2371_p3 & icmp_ln412_6_reg_4988);

assign and_ln415_4_fu_2468_p2 = (tmp_78_fu_2461_p3 & icmp_ln412_8_reg_4998);

assign and_ln415_5_fu_2558_p2 = (tmp_86_fu_2551_p3 & icmp_ln412_10_reg_5008);

assign and_ln415_6_fu_2648_p2 = (tmp_94_fu_2641_p3 & icmp_ln412_12_reg_5018);

assign and_ln415_7_fu_2738_p2 = (tmp_102_fu_2731_p3 & icmp_ln412_14_reg_5028);

assign and_ln415_8_fu_2198_p2 = (tmp_40_fu_2191_p3 & icmp_ln412_2_reg_4968);

assign and_ln415_9_fu_2241_p2 = (tmp_52_fu_2234_p3 & icmp_ln412_3_reg_4973);

assign and_ln415_fu_2108_p2 = (tmp_9_fu_2101_p3 & icmp_ln412_reg_4958);

assign and_ln746_10_fu_3063_p2 = (xor_ln785_5_fu_3058_p2 & tmp_87_reg_5214);

assign and_ln746_11_fu_3088_p2 = (xor_ln785_13_fu_3083_p2 & tmp_91_reg_5231);

assign and_ln746_12_fu_3113_p2 = (xor_ln785_6_fu_3108_p2 & tmp_95_reg_5248);

assign and_ln746_13_fu_3138_p2 = (xor_ln785_14_fu_3133_p2 & tmp_99_reg_5265);

assign and_ln746_14_fu_3163_p2 = (xor_ln785_7_fu_3158_p2 & tmp_103_reg_5282);

assign and_ln746_15_fu_3188_p2 = (xor_ln785_15_fu_3183_p2 & tmp_107_reg_5299);

assign and_ln746_1_fu_2838_p2 = (xor_ln785_1_fu_2833_p2 & tmp_30_reg_5061);

assign and_ln746_2_fu_2863_p2 = (xor_ln785_8_fu_2858_p2 & tmp_42_reg_5078);

assign and_ln746_3_fu_2888_p2 = (xor_ln785_9_fu_2883_p2 & tmp_54_reg_5095);

assign and_ln746_4_fu_2913_p2 = (xor_ln785_2_fu_2908_p2 & tmp_63_reg_5112);

assign and_ln746_5_fu_2938_p2 = (xor_ln785_10_fu_2933_p2 & tmp_67_reg_5129);

assign and_ln746_6_fu_2963_p2 = (xor_ln785_3_fu_2958_p2 & tmp_71_reg_5146);

assign and_ln746_7_fu_2988_p2 = (xor_ln785_11_fu_2983_p2 & tmp_75_reg_5163);

assign and_ln746_8_fu_3013_p2 = (xor_ln785_4_fu_3008_p2 & tmp_79_reg_5180);

assign and_ln746_9_fu_3038_p2 = (xor_ln785_12_fu_3033_p2 & tmp_83_reg_5197);

assign and_ln746_fu_2813_p2 = (xor_ln785_fu_2808_p2 & tmp_14_reg_5044);

assign and_ln783_10_fu_2948_p2 = (tmp_67_reg_5129 & icmp_ln790_10_fu_2943_p2);

assign and_ln783_11_fu_2953_p2 = (tmp_64_reg_4782_pp0_iter24_reg & and_ln783_10_fu_2948_p2);

assign and_ln783_12_fu_2973_p2 = (tmp_71_reg_5146 & icmp_ln790_3_fu_2968_p2);

assign and_ln783_13_fu_2978_p2 = (tmp_68_reg_4797_pp0_iter24_reg & and_ln783_12_fu_2973_p2);

assign and_ln783_14_fu_2998_p2 = (tmp_75_reg_5163 & icmp_ln790_11_fu_2993_p2);

assign and_ln783_15_fu_3003_p2 = (tmp_72_reg_4816_pp0_iter24_reg & and_ln783_14_fu_2998_p2);

assign and_ln783_16_fu_3023_p2 = (tmp_79_reg_5180 & icmp_ln790_4_fu_3018_p2);

assign and_ln783_17_fu_3028_p2 = (tmp_76_reg_4831_pp0_iter24_reg & and_ln783_16_fu_3023_p2);

assign and_ln783_18_fu_3048_p2 = (tmp_83_reg_5197 & icmp_ln790_12_fu_3043_p2);

assign and_ln783_19_fu_3053_p2 = (tmp_80_reg_4850_pp0_iter24_reg & and_ln783_18_fu_3048_p2);

assign and_ln783_1_fu_2828_p2 = (tmp_6_reg_4695_pp0_iter24_reg & and_ln783_fu_2823_p2);

assign and_ln783_20_fu_3073_p2 = (tmp_87_reg_5214 & icmp_ln790_5_fu_3068_p2);

assign and_ln783_21_fu_3078_p2 = (tmp_84_reg_4865_pp0_iter24_reg & and_ln783_20_fu_3073_p2);

assign and_ln783_22_fu_3098_p2 = (tmp_91_reg_5231 & icmp_ln790_13_fu_3093_p2);

assign and_ln783_23_fu_3103_p2 = (tmp_88_reg_4884_pp0_iter24_reg & and_ln783_22_fu_3098_p2);

assign and_ln783_24_fu_3123_p2 = (tmp_95_reg_5248 & icmp_ln790_6_fu_3118_p2);

assign and_ln783_25_fu_3128_p2 = (tmp_92_reg_4899_pp0_iter24_reg & and_ln783_24_fu_3123_p2);

assign and_ln783_26_fu_3148_p2 = (tmp_99_reg_5265 & icmp_ln790_14_fu_3143_p2);

assign and_ln783_27_fu_3153_p2 = (tmp_96_reg_4918_pp0_iter24_reg & and_ln783_26_fu_3148_p2);

assign and_ln783_28_fu_3173_p2 = (tmp_103_reg_5282 & icmp_ln790_7_fu_3168_p2);

assign and_ln783_29_fu_3178_p2 = (tmp_100_reg_4933_pp0_iter24_reg & and_ln783_28_fu_3173_p2);

assign and_ln783_2_fu_2848_p2 = (tmp_30_reg_5061 & icmp_ln790_1_fu_2843_p2);

assign and_ln783_30_fu_3198_p2 = (tmp_107_reg_5299 & icmp_ln790_15_fu_3193_p2);

assign and_ln783_31_fu_3203_p2 = (tmp_104_reg_4952_pp0_iter24_reg & and_ln783_30_fu_3198_p2);

assign and_ln783_3_fu_2853_p2 = (tmp_16_reg_4714_pp0_iter24_reg & and_ln783_2_fu_2848_p2);

assign and_ln783_4_fu_2873_p2 = (tmp_42_reg_5078 & icmp_ln790_8_fu_2868_p2);

assign and_ln783_5_fu_2878_p2 = (tmp_34_reg_4729_pp0_iter24_reg & and_ln783_4_fu_2873_p2);

assign and_ln783_6_fu_2898_p2 = (tmp_54_reg_5095 & icmp_ln790_9_fu_2893_p2);

assign and_ln783_7_fu_2903_p2 = (tmp_46_reg_4748_pp0_iter24_reg & and_ln783_6_fu_2898_p2);

assign and_ln783_8_fu_2923_p2 = (tmp_63_reg_5112 & icmp_ln790_2_fu_2918_p2);

assign and_ln783_9_fu_2928_p2 = (tmp_58_reg_4763_pp0_iter24_reg & and_ln783_8_fu_2923_p2);

assign and_ln783_fu_2823_p2 = (tmp_14_reg_5044 & icmp_ln790_fu_2818_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp124 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp126 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp129 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp130 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp131 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call574 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call129 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call203 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call277 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call351 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call425 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call499 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call55 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call574 = (res_in_TVALID_int == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call574 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call129 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call203 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call277 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call351 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call425 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call499 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call55 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call574 = (regslice_forward_res_out_data_V_U_apdone_blk == 1'b1);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call129 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call277 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call351 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call425 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call499 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call574 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_rst_n_s_axi_clk_inv = ~ap_rst_n_s_axi_clk;
end

assign data_in_data_0_V_fu_413_p1 = res_in_TDATA_int[15:0];

assign data_out_data_0_V_fu_3235_p3 = ((or_ln340_1_fu_3217_p2[0:0] === 1'b1) ? select_ln340_fu_3222_p3 : select_ln388_fu_3229_p3);

assign data_out_data_10_V_fu_3585_p3 = ((or_ln340_23_fu_3567_p2[0:0] === 1'b1) ? select_ln340_5_fu_3572_p3 : select_ln388_5_fu_3579_p3);

assign data_out_data_1_V_fu_3270_p3 = ((or_ln340_3_fu_3252_p2[0:0] === 1'b1) ? select_ln340_1_fu_3257_p3 : select_ln388_1_fu_3264_p3);

assign data_out_data_2_V_fu_3305_p3 = ((or_ln340_9_fu_3287_p2[0:0] === 1'b1) ? select_ln340_8_fu_3292_p3 : select_ln388_8_fu_3299_p3);

assign data_out_data_3_V_fu_3340_p3 = ((or_ln340_11_fu_3322_p2[0:0] === 1'b1) ? select_ln340_9_fu_3327_p3 : select_ln388_9_fu_3334_p3);

assign data_out_data_4_V_fu_3375_p3 = ((or_ln340_13_fu_3357_p2[0:0] === 1'b1) ? select_ln340_2_fu_3362_p3 : select_ln388_2_fu_3369_p3);

assign data_out_data_5_V_fu_3410_p3 = ((or_ln340_15_fu_3392_p2[0:0] === 1'b1) ? select_ln340_10_fu_3397_p3 : select_ln388_10_fu_3404_p3);

assign data_out_data_6_V_fu_3445_p3 = ((or_ln340_17_fu_3427_p2[0:0] === 1'b1) ? select_ln340_3_fu_3432_p3 : select_ln388_3_fu_3439_p3);

assign data_out_data_7_V_fu_3480_p3 = ((or_ln340_19_fu_3462_p2[0:0] === 1'b1) ? select_ln340_11_fu_3467_p3 : select_ln388_11_fu_3474_p3);

assign data_out_data_8_V_fu_3515_p3 = ((or_ln340_20_fu_3497_p2[0:0] === 1'b1) ? select_ln340_4_fu_3502_p3 : select_ln388_4_fu_3509_p3);

assign data_out_data_9_V_fu_3550_p3 = ((or_ln340_22_fu_3532_p2[0:0] === 1'b1) ? select_ln340_12_fu_3537_p3 : select_ln388_12_fu_3544_p3);

assign group_V_fu_571_p0 = generate_tlast;

assign group_V_fu_571_p3 = ((group_V_fu_571_p0[0:0] === 1'b1) ? cycle_V : res_in_TUSER_int);

assign grp_fu_3811_p0 = sext_ln1116_fu_1120_p1;

assign grp_fu_3811_p1 = sext_ln1118_fu_1123_p1;

assign grp_fu_3817_p0 = sext_ln1116_fu_1120_p1;

assign grp_fu_3823_p1 = sext_ln1118_fu_1123_p1;

assign grp_fu_3829_p0 = sext_ln1116_2_fu_1132_p1;

assign grp_fu_3829_p1 = sext_ln1118_8_fu_1135_p1;

assign grp_fu_3835_p0 = sext_ln1116_2_fu_1132_p1;

assign grp_fu_3841_p1 = sext_ln1118_8_fu_1135_p1;

assign grp_fu_3847_p0 = sext_ln1116_4_fu_1144_p1;

assign grp_fu_3847_p1 = sext_ln1118_2_fu_1147_p1;

assign grp_fu_3853_p0 = sext_ln1116_4_fu_1144_p1;

assign grp_fu_3859_p1 = sext_ln1118_2_fu_1147_p1;

assign grp_fu_3865_p0 = sext_ln1116_6_fu_1156_p1;

assign grp_fu_3865_p1 = sext_ln1118_3_fu_1159_p1;

assign grp_fu_3871_p0 = sext_ln1116_6_fu_1156_p1;

assign grp_fu_3877_p1 = sext_ln1118_3_fu_1159_p1;

assign grp_fu_3883_p0 = sext_ln1116_8_fu_1168_p1;

assign grp_fu_3883_p1 = sext_ln1118_4_fu_1171_p1;

assign grp_fu_3889_p0 = sext_ln1116_8_fu_1168_p1;

assign grp_fu_3895_p1 = sext_ln1118_4_fu_1171_p1;

assign grp_fu_3901_p0 = sext_ln1116_10_fu_1180_p1;

assign grp_fu_3901_p1 = sext_ln1118_5_fu_1183_p1;

assign grp_fu_3907_p0 = sext_ln1116_10_fu_1180_p1;

assign grp_fu_3913_p1 = sext_ln1118_5_fu_1183_p1;

assign grp_fu_3919_p0 = sext_ln1116_12_fu_1192_p1;

assign grp_fu_3919_p1 = sext_ln1118_6_fu_1195_p1;

assign grp_fu_3925_p0 = sext_ln1116_12_fu_1192_p1;

assign grp_fu_3931_p1 = sext_ln1118_6_fu_1195_p1;

assign grp_fu_3937_p0 = sext_ln1116_14_fu_1204_p1;

assign grp_fu_3937_p1 = sext_ln1118_7_fu_1207_p1;

assign grp_fu_3943_p0 = sext_ln1116_14_fu_1204_p1;

assign grp_fu_3949_p1 = sext_ln1118_7_fu_1207_p1;

assign grp_fu_3955_p0 = sext_ln1116_1_reg_4370;

assign grp_fu_3955_p1 = sext_ln1118_1_reg_4376;

assign grp_fu_3961_p0 = sext_ln1116_3_reg_4394;

assign grp_fu_3961_p1 = sext_ln1118_9_reg_4400;

assign grp_fu_3967_p0 = sext_ln1116_5_reg_4418;

assign grp_fu_3967_p1 = sext_ln1118_10_reg_4424;

assign grp_fu_3973_p0 = sext_ln1116_7_reg_4442;

assign grp_fu_3973_p1 = sext_ln1118_11_reg_4448;

assign grp_fu_3979_p0 = sext_ln1116_9_reg_4466;

assign grp_fu_3979_p1 = sext_ln1118_12_reg_4472;

assign grp_fu_3985_p0 = sext_ln1116_11_reg_4490;

assign grp_fu_3985_p1 = sext_ln1118_13_reg_4496;

assign grp_fu_3991_p0 = sext_ln1116_13_reg_4514;

assign grp_fu_3991_p1 = sext_ln1118_14_reg_4520;

assign grp_fu_3997_p0 = sext_ln1116_15_reg_4538;

assign grp_fu_3997_p1 = sext_ln1118_15_reg_4544;

assign grp_phase_to_sincos_wLUT_fu_333_ap_start = grp_phase_to_sincos_wLUT_fu_333_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_342_ap_start = grp_phase_to_sincos_wLUT_fu_342_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_351_ap_start = grp_phase_to_sincos_wLUT_fu_351_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_360_ap_start = grp_phase_to_sincos_wLUT_fu_360_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_369_ap_start = grp_phase_to_sincos_wLUT_fu_369_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_378_ap_start = grp_phase_to_sincos_wLUT_fu_378_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_387_ap_start = grp_phase_to_sincos_wLUT_fu_387_ap_start_reg;

assign grp_phase_to_sincos_wLUT_fu_396_ap_start = grp_phase_to_sincos_wLUT_fu_396_ap_start_reg;

assign icmp_ln412_10_fu_1887_p2 = ((or_ln412_s_fu_1879_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_11_fu_1926_p2 = ((or_ln412_10_fu_1918_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_12_fu_1965_p2 = ((or_ln412_11_fu_1957_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_13_fu_2004_p2 = ((or_ln412_12_fu_1996_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_14_fu_2043_p2 = ((or_ln412_13_fu_2035_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_15_fu_2082_p2 = ((or_ln412_14_fu_2074_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_1_fu_1536_p2 = ((or_ln412_1_fu_1528_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_2_fu_1575_p2 = ((or_ln412_2_fu_1567_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_3_fu_1614_p2 = ((or_ln412_3_fu_1606_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_4_fu_1653_p2 = ((or_ln412_4_fu_1645_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_5_fu_1692_p2 = ((or_ln412_5_fu_1684_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_6_fu_1731_p2 = ((or_ln412_6_fu_1723_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_7_fu_1770_p2 = ((or_ln412_7_fu_1762_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_8_fu_1809_p2 = ((or_ln412_8_fu_1801_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_9_fu_1848_p2 = ((or_ln412_9_fu_1840_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_fu_1497_p2 = ((or_ln_fu_1489_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_10_fu_2943_p2 = ((trunc_ln790_5_reg_5135 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_11_fu_2993_p2 = ((trunc_ln790_7_reg_5169 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_12_fu_3043_p2 = ((trunc_ln790_9_reg_5203 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_13_fu_3093_p2 = ((trunc_ln790_11_reg_5237 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_14_fu_3143_p2 = ((trunc_ln790_13_reg_5271 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_15_fu_3193_p2 = ((trunc_ln790_15_reg_5305 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_1_fu_2843_p2 = ((trunc_ln790_1_reg_5067 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_2_fu_2918_p2 = ((trunc_ln790_4_reg_5118 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_3_fu_2968_p2 = ((trunc_ln790_6_reg_5152 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_4_fu_3018_p2 = ((trunc_ln790_8_reg_5186 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_5_fu_3068_p2 = ((trunc_ln790_10_reg_5220 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_6_fu_3118_p2 = ((trunc_ln790_12_reg_5254 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_7_fu_3168_p2 = ((trunc_ln790_14_reg_5288 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_8_fu_2868_p2 = ((trunc_ln790_2_reg_5084 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_9_fu_2893_p2 = ((trunc_ln790_3_reg_5101 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_fu_2818_p2 = ((trunc_ln790_reg_5050 == 15'd0) ? 1'b1 : 1'b0);

assign or_ln340_10_fu_3313_p2 = (and_ln783_7_reg_5355 | and_ln746_3_reg_5349);

assign or_ln340_11_fu_3322_p2 = (xor_ln340_9_fu_3317_p2 | and_ln746_3_reg_5349);

assign or_ln340_12_fu_3348_p2 = (and_ln783_9_reg_5368 | and_ln746_4_reg_5362);

assign or_ln340_13_fu_3357_p2 = (xor_ln340_2_fu_3352_p2 | and_ln746_4_reg_5362);

assign or_ln340_14_fu_3383_p2 = (and_ln783_11_reg_5381 | and_ln746_5_reg_5375);

assign or_ln340_15_fu_3392_p2 = (xor_ln340_10_fu_3387_p2 | and_ln746_5_reg_5375);

assign or_ln340_16_fu_3418_p2 = (and_ln783_13_reg_5394 | and_ln746_6_reg_5388);

assign or_ln340_17_fu_3427_p2 = (xor_ln340_3_fu_3422_p2 | and_ln746_6_reg_5388);

assign or_ln340_18_fu_3453_p2 = (and_ln783_15_reg_5407 | and_ln746_7_reg_5401);

assign or_ln340_19_fu_3462_p2 = (xor_ln340_11_fu_3457_p2 | and_ln746_7_reg_5401);

assign or_ln340_1_fu_3217_p2 = (xor_ln340_fu_3212_p2 | and_ln746_reg_5310);

assign or_ln340_20_fu_3497_p2 = (xor_ln340_4_fu_3492_p2 | and_ln746_8_reg_5414);

assign or_ln340_21_fu_3523_p2 = (and_ln783_19_reg_5433 | and_ln746_9_reg_5427);

assign or_ln340_22_fu_3532_p2 = (xor_ln340_12_fu_3527_p2 | and_ln746_9_reg_5427);

assign or_ln340_23_fu_3567_p2 = (xor_ln340_5_fu_3562_p2 | and_ln746_10_reg_5440);

assign or_ln340_24_fu_3593_p2 = (and_ln783_23_reg_5459 | and_ln746_11_reg_5453);

assign or_ln340_25_fu_3602_p2 = (xor_ln340_13_fu_3597_p2 | and_ln746_11_reg_5453);

assign or_ln340_26_fu_3637_p2 = (xor_ln340_6_fu_3632_p2 | and_ln746_12_reg_5466);

assign or_ln340_27_fu_3663_p2 = (and_ln783_27_reg_5485 | and_ln746_13_reg_5479);

assign or_ln340_28_fu_3672_p2 = (xor_ln340_14_fu_3667_p2 | and_ln746_13_reg_5479);

assign or_ln340_29_fu_3707_p2 = (xor_ln340_7_fu_3702_p2 | and_ln746_14_reg_5492);

assign or_ln340_2_fu_3243_p2 = (and_ln783_3_reg_5329 | and_ln746_1_reg_5323);

assign or_ln340_30_fu_3733_p2 = (and_ln783_31_reg_5511 | and_ln746_15_reg_5505);

assign or_ln340_31_fu_3742_p2 = (xor_ln340_15_fu_3737_p2 | and_ln746_15_reg_5505);

assign or_ln340_3_fu_3252_p2 = (xor_ln340_1_fu_3247_p2 | and_ln746_1_reg_5323);

assign or_ln340_4_fu_3488_p2 = (and_ln783_17_reg_5420 | and_ln746_8_reg_5414);

assign or_ln340_5_fu_3558_p2 = (and_ln783_21_reg_5446 | and_ln746_10_reg_5440);

assign or_ln340_6_fu_3628_p2 = (and_ln783_25_reg_5472 | and_ln746_12_reg_5466);

assign or_ln340_7_fu_3698_p2 = (and_ln783_29_reg_5498 | and_ln746_14_reg_5492);

assign or_ln340_8_fu_3278_p2 = (and_ln783_5_reg_5342 | and_ln746_2_reg_5336);

assign or_ln340_9_fu_3287_p2 = (xor_ln340_8_fu_3282_p2 | and_ln746_2_reg_5336);

assign or_ln340_fu_3208_p2 = (and_ln783_1_reg_5316 | and_ln746_reg_5310);

assign or_ln412_10_fu_1918_p3 = {{tmp_47_fu_1909_p4}, {or_ln412_25_fu_1903_p2}};

assign or_ln412_11_fu_1957_p3 = {{tmp_51_fu_1948_p4}, {or_ln412_26_fu_1942_p2}};

assign or_ln412_12_fu_1996_p3 = {{tmp_53_fu_1987_p4}, {or_ln412_27_fu_1981_p2}};

assign or_ln412_13_fu_2035_p3 = {{tmp_57_fu_2026_p4}, {or_ln412_28_fu_2020_p2}};

assign or_ln412_14_fu_2074_p3 = {{tmp_59_fu_2065_p4}, {or_ln412_29_fu_2059_p2}};

assign or_ln412_15_fu_1474_p2 = (trunc_ln412_fu_1471_p1 | tmp_7_fu_1464_p3);

assign or_ln412_16_fu_1552_p2 = (trunc_ln412_2_fu_1549_p1 | tmp_36_fu_1542_p3);

assign or_ln412_17_fu_1591_p2 = (trunc_ln412_3_fu_1588_p1 | tmp_48_fu_1581_p3);

assign or_ln412_18_fu_1630_p2 = (trunc_ln412_4_fu_1627_p1 | tmp_60_fu_1620_p3);

assign or_ln412_19_fu_1669_p2 = (trunc_ln412_5_fu_1666_p1 | tmp_65_fu_1659_p3);

assign or_ln412_1_fu_1528_p3 = {{tmp_s_fu_1519_p4}, {or_ln412_fu_1513_p2}};

assign or_ln412_20_fu_1708_p2 = (trunc_ln412_6_fu_1705_p1 | tmp_69_fu_1698_p3);

assign or_ln412_21_fu_1747_p2 = (trunc_ln412_7_fu_1744_p1 | tmp_73_fu_1737_p3);

assign or_ln412_22_fu_1786_p2 = (trunc_ln412_8_fu_1783_p1 | tmp_77_fu_1776_p3);

assign or_ln412_23_fu_1825_p2 = (trunc_ln412_9_fu_1822_p1 | tmp_81_fu_1815_p3);

assign or_ln412_24_fu_1864_p2 = (trunc_ln412_10_fu_1861_p1 | tmp_85_fu_1854_p3);

assign or_ln412_25_fu_1903_p2 = (trunc_ln412_11_fu_1900_p1 | tmp_89_fu_1893_p3);

assign or_ln412_26_fu_1942_p2 = (trunc_ln412_12_fu_1939_p1 | tmp_93_fu_1932_p3);

assign or_ln412_27_fu_1981_p2 = (trunc_ln412_13_fu_1978_p1 | tmp_97_fu_1971_p3);

assign or_ln412_28_fu_2020_p2 = (trunc_ln412_14_fu_2017_p1 | tmp_101_fu_2010_p3);

assign or_ln412_29_fu_2059_p2 = (trunc_ln412_15_fu_2056_p1 | tmp_105_fu_2049_p3);

assign or_ln412_2_fu_1567_p3 = {{tmp_13_fu_1558_p4}, {or_ln412_16_fu_1552_p2}};

assign or_ln412_3_fu_1606_p3 = {{tmp_15_fu_1597_p4}, {or_ln412_17_fu_1591_p2}};

assign or_ln412_4_fu_1645_p3 = {{tmp_20_fu_1636_p4}, {or_ln412_18_fu_1630_p2}};

assign or_ln412_5_fu_1684_p3 = {{tmp_22_fu_1675_p4}, {or_ln412_19_fu_1669_p2}};

assign or_ln412_6_fu_1723_p3 = {{tmp_33_fu_1714_p4}, {or_ln412_20_fu_1708_p2}};

assign or_ln412_7_fu_1762_p3 = {{tmp_35_fu_1753_p4}, {or_ln412_21_fu_1747_p2}};

assign or_ln412_8_fu_1801_p3 = {{tmp_39_fu_1792_p4}, {or_ln412_22_fu_1786_p2}};

assign or_ln412_9_fu_1840_p3 = {{tmp_41_fu_1831_p4}, {or_ln412_23_fu_1825_p2}};

assign or_ln412_fu_1513_p2 = (trunc_ln412_1_fu_1510_p1 | tmp_21_fu_1503_p3);

assign or_ln412_s_fu_1879_p3 = {{tmp_45_fu_1870_p4}, {or_ln412_24_fu_1864_p2}};

assign or_ln_fu_1489_p3 = {{tmp_8_fu_1480_p4}, {or_ln412_15_fu_1474_p2}};

assign res_out_TDATA_int = {{{{{{{{{{{{{{{{select_ln340_31_fu_3760_p3}, {select_ln340_30_fu_3725_p3}}, {select_ln340_29_fu_3690_p3}}, {select_ln340_28_fu_3655_p3}}, {select_ln340_27_fu_3620_p3}}, {data_out_data_10_V_fu_3585_p3}}, {data_out_data_9_V_fu_3550_p3}}, {data_out_data_8_V_fu_3515_p3}}, {data_out_data_7_V_fu_3480_p3}}, {data_out_data_6_V_fu_3445_p3}}, {data_out_data_5_V_fu_3410_p3}}, {data_out_data_4_V_fu_3375_p3}}, {data_out_data_3_V_fu_3340_p3}}, {data_out_data_2_V_fu_3305_p3}}, {data_out_data_1_V_fu_3270_p3}}, {data_out_data_0_V_fu_3235_p3}};

assign res_out_TLAST_int = ((group_V_reg_4083_pp0_iter25_reg == 8'd255) ? 1'b1 : 1'b0);

assign res_out_TVALID = regslice_forward_res_out_data_V_U_vld_out;

assign select_ln340_10_fu_3397_p3 = ((or_ln340_14_fu_3383_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_5_reg_5123_pp0_iter25_reg);

assign select_ln340_11_fu_3467_p3 = ((or_ln340_18_fu_3453_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_7_reg_5157_pp0_iter25_reg);

assign select_ln340_12_fu_3537_p3 = ((or_ln340_21_fu_3523_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_9_reg_5191_pp0_iter25_reg);

assign select_ln340_13_fu_3607_p3 = ((or_ln340_24_fu_3593_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_11_reg_5225_pp0_iter25_reg);

assign select_ln340_14_fu_3677_p3 = ((or_ln340_27_fu_3663_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_13_reg_5259_pp0_iter25_reg);

assign select_ln340_15_fu_3747_p3 = ((or_ln340_30_fu_3733_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_15_reg_5293_pp0_iter25_reg);

assign select_ln340_1_fu_3257_p3 = ((or_ln340_2_fu_3243_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_1_reg_5055_pp0_iter25_reg);

assign select_ln340_27_fu_3620_p3 = ((or_ln340_25_fu_3602_p2[0:0] === 1'b1) ? select_ln340_13_fu_3607_p3 : select_ln388_13_fu_3614_p3);

assign select_ln340_28_fu_3655_p3 = ((or_ln340_26_fu_3637_p2[0:0] === 1'b1) ? select_ln340_6_fu_3642_p3 : select_ln388_6_fu_3649_p3);

assign select_ln340_29_fu_3690_p3 = ((or_ln340_28_fu_3672_p2[0:0] === 1'b1) ? select_ln340_14_fu_3677_p3 : select_ln388_14_fu_3684_p3);

assign select_ln340_2_fu_3362_p3 = ((or_ln340_12_fu_3348_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_4_reg_5106_pp0_iter25_reg);

assign select_ln340_30_fu_3725_p3 = ((or_ln340_29_fu_3707_p2[0:0] === 1'b1) ? select_ln340_7_fu_3712_p3 : select_ln388_7_fu_3719_p3);

assign select_ln340_31_fu_3760_p3 = ((or_ln340_31_fu_3742_p2[0:0] === 1'b1) ? select_ln340_15_fu_3747_p3 : select_ln388_15_fu_3754_p3);

assign select_ln340_3_fu_3432_p3 = ((or_ln340_16_fu_3418_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_6_reg_5140_pp0_iter25_reg);

assign select_ln340_4_fu_3502_p3 = ((or_ln340_4_fu_3488_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_8_reg_5174_pp0_iter25_reg);

assign select_ln340_5_fu_3572_p3 = ((or_ln340_5_fu_3558_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_10_reg_5208_pp0_iter25_reg);

assign select_ln340_6_fu_3642_p3 = ((or_ln340_6_fu_3628_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_12_reg_5242_pp0_iter25_reg);

assign select_ln340_7_fu_3712_p3 = ((or_ln340_7_fu_3698_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_14_reg_5276_pp0_iter25_reg);

assign select_ln340_8_fu_3292_p3 = ((or_ln340_8_fu_3278_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_2_reg_5072_pp0_iter25_reg);

assign select_ln340_9_fu_3327_p3 = ((or_ln340_10_fu_3313_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_3_reg_5089_pp0_iter25_reg);

assign select_ln340_fu_3222_p3 = ((or_ln340_fu_3208_p2[0:0] === 1'b1) ? 16'd32767 : add_ln415_reg_5038_pp0_iter25_reg);

assign select_ln388_10_fu_3404_p3 = ((and_ln783_11_reg_5381[0:0] === 1'b1) ? 16'd32769 : add_ln415_5_reg_5123_pp0_iter25_reg);

assign select_ln388_11_fu_3474_p3 = ((and_ln783_15_reg_5407[0:0] === 1'b1) ? 16'd32769 : add_ln415_7_reg_5157_pp0_iter25_reg);

assign select_ln388_12_fu_3544_p3 = ((and_ln783_19_reg_5433[0:0] === 1'b1) ? 16'd32769 : add_ln415_9_reg_5191_pp0_iter25_reg);

assign select_ln388_13_fu_3614_p3 = ((and_ln783_23_reg_5459[0:0] === 1'b1) ? 16'd32769 : add_ln415_11_reg_5225_pp0_iter25_reg);

assign select_ln388_14_fu_3684_p3 = ((and_ln783_27_reg_5485[0:0] === 1'b1) ? 16'd32769 : add_ln415_13_reg_5259_pp0_iter25_reg);

assign select_ln388_15_fu_3754_p3 = ((and_ln783_31_reg_5511[0:0] === 1'b1) ? 16'd32769 : add_ln415_15_reg_5293_pp0_iter25_reg);

assign select_ln388_1_fu_3264_p3 = ((and_ln783_3_reg_5329[0:0] === 1'b1) ? 16'd32769 : add_ln415_1_reg_5055_pp0_iter25_reg);

assign select_ln388_2_fu_3369_p3 = ((and_ln783_9_reg_5368[0:0] === 1'b1) ? 16'd32769 : add_ln415_4_reg_5106_pp0_iter25_reg);

assign select_ln388_3_fu_3439_p3 = ((and_ln783_13_reg_5394[0:0] === 1'b1) ? 16'd32769 : add_ln415_6_reg_5140_pp0_iter25_reg);

assign select_ln388_4_fu_3509_p3 = ((and_ln783_17_reg_5420[0:0] === 1'b1) ? 16'd32769 : add_ln415_8_reg_5174_pp0_iter25_reg);

assign select_ln388_5_fu_3579_p3 = ((and_ln783_21_reg_5446[0:0] === 1'b1) ? 16'd32769 : add_ln415_10_reg_5208_pp0_iter25_reg);

assign select_ln388_6_fu_3649_p3 = ((and_ln783_25_reg_5472[0:0] === 1'b1) ? 16'd32769 : add_ln415_12_reg_5242_pp0_iter25_reg);

assign select_ln388_7_fu_3719_p3 = ((and_ln783_29_reg_5498[0:0] === 1'b1) ? 16'd32769 : add_ln415_14_reg_5276_pp0_iter25_reg);

assign select_ln388_8_fu_3299_p3 = ((and_ln783_5_reg_5342[0:0] === 1'b1) ? 16'd32769 : add_ln415_2_reg_5072_pp0_iter25_reg);

assign select_ln388_9_fu_3334_p3 = ((and_ln783_7_reg_5355[0:0] === 1'b1) ? 16'd32769 : add_ln415_3_reg_5089_pp0_iter25_reg);

assign select_ln388_fu_3229_p3 = ((and_ln783_1_reg_5316[0:0] === 1'b1) ? 16'd32769 : add_ln415_reg_5038_pp0_iter25_reg);

assign sext_ln1116_10_fu_1180_p1 = $signed(data_in_data_10_V_reg_4053_pp0_iter18_reg);

assign sext_ln1116_11_fu_1186_p1 = tmp_reg_4058_pp0_iter18_reg;

assign sext_ln1116_12_fu_1192_p1 = $signed(tmp_1_reg_4063_pp0_iter18_reg);

assign sext_ln1116_13_fu_1198_p1 = tmp_2_reg_4068_pp0_iter18_reg;

assign sext_ln1116_14_fu_1204_p1 = $signed(tmp_3_reg_4073_pp0_iter18_reg);

assign sext_ln1116_15_fu_1210_p1 = tmp_4_reg_4078_pp0_iter18_reg;

assign sext_ln1116_1_fu_1126_p1 = data_in_data_1_V_reg_4008_pp0_iter18_reg;

assign sext_ln1116_2_fu_1132_p1 = $signed(data_in_data_2_V_reg_4013_pp0_iter18_reg);

assign sext_ln1116_3_fu_1138_p1 = data_in_data_3_V_reg_4018_pp0_iter18_reg;

assign sext_ln1116_4_fu_1144_p1 = $signed(data_in_data_4_V_reg_4023_pp0_iter18_reg);

assign sext_ln1116_5_fu_1150_p1 = data_in_data_5_V_reg_4028_pp0_iter18_reg;

assign sext_ln1116_6_fu_1156_p1 = $signed(data_in_data_6_V_reg_4033_pp0_iter18_reg);

assign sext_ln1116_7_fu_1162_p1 = data_in_data_7_V_reg_4038_pp0_iter18_reg;

assign sext_ln1116_8_fu_1168_p1 = $signed(data_in_data_8_V_reg_4043_pp0_iter18_reg);

assign sext_ln1116_9_fu_1174_p1 = data_in_data_9_V_reg_4048_pp0_iter18_reg;

assign sext_ln1116_fu_1120_p1 = $signed(data_in_data_0_V_reg_4003_pp0_iter18_reg);

assign sext_ln1118_10_fu_1153_p1 = ddsv_q_V_0_2_reg_4303;

assign sext_ln1118_11_fu_1165_p1 = ddsv_q_V_0_3_reg_4313;

assign sext_ln1118_12_fu_1177_p1 = ddsv_q_V_0_4_reg_4323;

assign sext_ln1118_13_fu_1189_p1 = ddsv_q_V_0_5_reg_4333;

assign sext_ln1118_14_fu_1201_p1 = ddsv_q_V_0_6_reg_4343;

assign sext_ln1118_15_fu_1213_p1 = ddsv_q_V_0_7_reg_4353;

assign sext_ln1118_1_fu_1129_p1 = ddsv_q_V_reg_4283;

assign sext_ln1118_2_fu_1147_p1 = $signed(ddsv_i_V_0_2_reg_4298);

assign sext_ln1118_3_fu_1159_p1 = $signed(ddsv_i_V_0_3_reg_4308);

assign sext_ln1118_4_fu_1171_p1 = $signed(ddsv_i_V_0_4_reg_4318);

assign sext_ln1118_5_fu_1183_p1 = $signed(ddsv_i_V_0_5_reg_4328);

assign sext_ln1118_6_fu_1195_p1 = $signed(ddsv_i_V_0_6_reg_4338);

assign sext_ln1118_7_fu_1207_p1 = $signed(ddsv_i_V_0_7_reg_4348);

assign sext_ln1118_8_fu_1135_p1 = $signed(ddsv_i_V_0_1_reg_4288);

assign sext_ln1118_9_fu_1141_p1 = ddsv_q_V_0_1_reg_4293;

assign sext_ln1118_fu_1123_p1 = $signed(ddsv_i_V_reg_4278);

assign sext_ln703_10_fu_1378_p1 = mul_ln1118_22_reg_4640;

assign sext_ln703_11_fu_1381_p1 = mul_ln1118_23_reg_4646;

assign sext_ln703_12_fu_1409_p1 = mul_ln1118_26_reg_4657;

assign sext_ln703_13_fu_1412_p1 = mul_ln1118_27_reg_4663;

assign sext_ln703_14_fu_1440_p1 = mul_ln1118_30_reg_4674;

assign sext_ln703_15_fu_1443_p1 = mul_ln1118_31_reg_4680;

assign sext_ln703_1_fu_1226_p1 = mul_ln1118_3_reg_4561;

assign sext_ln703_2_fu_1254_p1 = mul_ln1118_6_reg_4572;

assign sext_ln703_3_fu_1257_p1 = mul_ln1118_7_reg_4578;

assign sext_ln703_4_fu_1285_p1 = mul_ln1118_10_reg_4589;

assign sext_ln703_5_fu_1288_p1 = mul_ln1118_11_reg_4595;

assign sext_ln703_6_fu_1316_p1 = mul_ln1118_14_reg_4606;

assign sext_ln703_7_fu_1319_p1 = mul_ln1118_15_reg_4612;

assign sext_ln703_8_fu_1347_p1 = mul_ln1118_18_reg_4623;

assign sext_ln703_9_fu_1350_p1 = mul_ln1118_19_reg_4629;

assign sext_ln703_fu_1223_p1 = mul_ln1118_2_reg_4555;

assign sext_ln708_1_fu_2187_p1 = $signed(trunc_ln708_2_fu_2178_p4);

assign sext_ln708_2_fu_2277_p1 = $signed(trunc_ln708_4_fu_2268_p4);

assign sext_ln708_3_fu_2367_p1 = $signed(trunc_ln708_6_fu_2358_p4);

assign sext_ln708_4_fu_2457_p1 = $signed(trunc_ln708_8_fu_2448_p4);

assign sext_ln708_5_fu_2547_p1 = $signed(trunc_ln708_s_fu_2538_p4);

assign sext_ln708_6_fu_2637_p1 = $signed(trunc_ln708_11_fu_2628_p4);

assign sext_ln708_7_fu_2727_p1 = $signed(trunc_ln708_13_fu_2718_p4);

assign sext_ln708_fu_2097_p1 = $signed(trunc_ln_fu_2088_p4);

assign shl_ln703_10_fu_970_p3 = {{tmp_44_reg_4160_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_11_fu_982_p3 = {{tmp_49_reg_4165_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_12_fu_994_p3 = {{tmp_50_reg_4170_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_13_fu_1006_p3 = {{tmp_55_reg_4175_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_14_fu_1018_p3 = {{tmp_56_reg_4180_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_1_fu_850_p3 = {{trunc_ln703_reg_4110_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_2_fu_862_p3 = {{tmp_11_reg_4115_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_3_fu_874_p3 = {{tmp_12_reg_4120_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_4_fu_886_p3 = {{tmp_18_reg_4125_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_5_fu_898_p3 = {{tmp_19_reg_4130_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_6_fu_910_p3 = {{tmp_31_reg_4135_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_7_fu_922_p3 = {{tmp_32_reg_4140_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_8_fu_934_p3 = {{tmp_37_reg_4145_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_9_fu_946_p3 = {{tmp_38_reg_4150_pp0_iter3_reg}, {6'd0}};

assign shl_ln703_s_fu_958_p3 = {{tmp_43_reg_4155_pp0_iter3_reg}, {6'd0}};

assign shl_ln_fu_838_p3 = {{tmp_5_reg_4105_pp0_iter3_reg}, {6'd0}};

assign tmp_101_fu_2010_p3 = sub_ln1193_7_reg_4924[32'd17];

assign tmp_102_fu_2731_p3 = sub_ln1193_7_reg_4924_pp0_iter23_reg[32'd16];

assign tmp_105_fu_2049_p3 = add_ln1192_14_reg_4939[32'd17];

assign tmp_106_fu_2774_p3 = add_ln1192_14_reg_4939_pp0_iter23_reg[32'd16];

assign tmp_13_fu_1558_p4 = {{sub_ln1193_1_reg_4720[15:1]}};

assign tmp_15_fu_1597_p4 = {{add_ln1192_2_reg_4735[15:1]}};

assign tmp_20_fu_1636_p4 = {{sub_ln1193_2_reg_4754[15:1]}};

assign tmp_21_fu_1503_p3 = add_ln1192_reg_4701[32'd17];

assign tmp_22_fu_1675_p4 = {{add_ln1192_4_reg_4769[15:1]}};

assign tmp_28_fu_1030_p9 = {{{{{{{{add_ln703_15_fu_1025_p2}, {add_ln703_13_fu_1001_p2}}, {add_ln703_11_fu_977_p2}}, {add_ln703_9_fu_953_p2}}, {add_ln703_7_fu_929_p2}}, {add_ln703_5_fu_905_p2}}, {add_ln703_3_fu_881_p2}}, {add_ln703_1_fu_857_p2}};

assign tmp_29_fu_2144_p3 = add_ln1192_reg_4701_pp0_iter23_reg[32'd16];

assign tmp_33_fu_1714_p4 = {{sub_ln1193_3_reg_4788[15:1]}};

assign tmp_35_fu_1753_p4 = {{add_ln1192_6_reg_4803[15:1]}};

assign tmp_36_fu_1542_p3 = sub_ln1193_1_reg_4720[32'd17];

assign tmp_39_fu_1792_p4 = {{sub_ln1193_4_reg_4822[15:1]}};

assign tmp_40_fu_2191_p3 = sub_ln1193_1_reg_4720_pp0_iter23_reg[32'd16];

assign tmp_41_fu_1831_p4 = {{add_ln1192_8_reg_4837[15:1]}};

assign tmp_45_fu_1870_p4 = {{sub_ln1193_5_reg_4856[15:1]}};

assign tmp_47_fu_1909_p4 = {{add_ln1192_10_reg_4871[15:1]}};

assign tmp_48_fu_1581_p3 = add_ln1192_2_reg_4735[32'd17];

assign tmp_51_fu_1948_p4 = {{sub_ln1193_6_reg_4890[15:1]}};

assign tmp_52_fu_2234_p3 = add_ln1192_2_reg_4735_pp0_iter23_reg[32'd16];

assign tmp_53_fu_1987_p4 = {{add_ln1192_12_reg_4905[15:1]}};

assign tmp_57_fu_2026_p4 = {{sub_ln1193_7_reg_4924[15:1]}};

assign tmp_59_fu_2065_p4 = {{add_ln1192_14_reg_4939[15:1]}};

assign tmp_60_fu_1620_p3 = sub_ln1193_2_reg_4754[32'd17];

assign tmp_62_fu_2281_p3 = sub_ln1193_2_reg_4754_pp0_iter23_reg[32'd16];

assign tmp_65_fu_1659_p3 = add_ln1192_4_reg_4769[32'd17];

assign tmp_66_fu_2324_p3 = add_ln1192_4_reg_4769_pp0_iter23_reg[32'd16];

assign tmp_69_fu_1698_p3 = sub_ln1193_3_reg_4788[32'd17];

assign tmp_70_fu_2371_p3 = sub_ln1193_3_reg_4788_pp0_iter23_reg[32'd16];

assign tmp_73_fu_1737_p3 = add_ln1192_6_reg_4803[32'd17];

assign tmp_74_fu_2414_p3 = add_ln1192_6_reg_4803_pp0_iter23_reg[32'd16];

assign tmp_77_fu_1776_p3 = sub_ln1193_4_reg_4822[32'd17];

assign tmp_78_fu_2461_p3 = sub_ln1193_4_reg_4822_pp0_iter23_reg[32'd16];

assign tmp_7_fu_1464_p3 = sub_ln1193_reg_4686[32'd17];

assign tmp_81_fu_1815_p3 = add_ln1192_8_reg_4837[32'd17];

assign tmp_82_fu_2504_p3 = add_ln1192_8_reg_4837_pp0_iter23_reg[32'd16];

assign tmp_85_fu_1854_p3 = sub_ln1193_5_reg_4856[32'd17];

assign tmp_86_fu_2551_p3 = sub_ln1193_5_reg_4856_pp0_iter23_reg[32'd16];

assign tmp_89_fu_1893_p3 = add_ln1192_10_reg_4871[32'd17];

assign tmp_8_fu_1480_p4 = {{sub_ln1193_reg_4686[15:1]}};

assign tmp_90_fu_2594_p3 = add_ln1192_10_reg_4871_pp0_iter23_reg[32'd16];

assign tmp_93_fu_1932_p3 = sub_ln1193_6_reg_4890[32'd17];

assign tmp_94_fu_2641_p3 = sub_ln1193_6_reg_4890_pp0_iter23_reg[32'd16];

assign tmp_97_fu_1971_p3 = add_ln1192_12_reg_4905[32'd17];

assign tmp_98_fu_2684_p3 = add_ln1192_12_reg_4905_pp0_iter23_reg[32'd16];

assign tmp_9_fu_2101_p3 = sub_ln1193_reg_4686_pp0_iter23_reg[32'd16];

assign tmp_s_fu_1519_p4 = {{add_ln1192_reg_4701[15:1]}};

assign tones_address0 = zext_ln544_fu_579_p1;

assign trunc_ln1265_fu_764_p1 = accumulator_phases_V_q0[21:0];

assign trunc_ln412_10_fu_1861_p1 = sub_ln1193_5_reg_4856[0:0];

assign trunc_ln412_11_fu_1900_p1 = add_ln1192_10_reg_4871[0:0];

assign trunc_ln412_12_fu_1939_p1 = sub_ln1193_6_reg_4890[0:0];

assign trunc_ln412_13_fu_1978_p1 = add_ln1192_12_reg_4905[0:0];

assign trunc_ln412_14_fu_2017_p1 = sub_ln1193_7_reg_4924[0:0];

assign trunc_ln412_15_fu_2056_p1 = add_ln1192_14_reg_4939[0:0];

assign trunc_ln412_1_fu_1510_p1 = add_ln1192_reg_4701[0:0];

assign trunc_ln412_2_fu_1549_p1 = sub_ln1193_1_reg_4720[0:0];

assign trunc_ln412_3_fu_1588_p1 = add_ln1192_2_reg_4735[0:0];

assign trunc_ln412_4_fu_1627_p1 = sub_ln1193_2_reg_4754[0:0];

assign trunc_ln412_5_fu_1666_p1 = add_ln1192_4_reg_4769[0:0];

assign trunc_ln412_6_fu_1705_p1 = sub_ln1193_3_reg_4788[0:0];

assign trunc_ln412_7_fu_1744_p1 = add_ln1192_6_reg_4803[0:0];

assign trunc_ln412_8_fu_1783_p1 = sub_ln1193_4_reg_4822[0:0];

assign trunc_ln412_9_fu_1822_p1 = add_ln1192_8_reg_4837[0:0];

assign trunc_ln412_fu_1471_p1 = sub_ln1193_reg_4686[0:0];

assign trunc_ln703_fu_606_p1 = tones_q0[15:0];

assign trunc_ln708_10_fu_2585_p4 = {{add_ln1192_11_reg_4879_pp0_iter23_reg[32:17]}};

assign trunc_ln708_11_fu_2628_p4 = {{sub_ln1193_6_reg_4890_pp0_iter23_reg[31:17]}};

assign trunc_ln708_12_fu_2675_p4 = {{add_ln1192_13_reg_4913_pp0_iter23_reg[32:17]}};

assign trunc_ln708_13_fu_2718_p4 = {{sub_ln1193_7_reg_4924_pp0_iter23_reg[31:17]}};

assign trunc_ln708_14_fu_2765_p4 = {{add_ln1192_15_reg_4947_pp0_iter23_reg[32:17]}};

assign trunc_ln708_1_fu_2135_p4 = {{add_ln1192_1_reg_4709_pp0_iter23_reg[32:17]}};

assign trunc_ln708_2_fu_2178_p4 = {{sub_ln1193_1_reg_4720_pp0_iter23_reg[31:17]}};

assign trunc_ln708_3_fu_2225_p4 = {{add_ln1192_3_reg_4743_pp0_iter23_reg[32:17]}};

assign trunc_ln708_4_fu_2268_p4 = {{sub_ln1193_2_reg_4754_pp0_iter23_reg[31:17]}};

assign trunc_ln708_5_fu_2315_p4 = {{add_ln1192_5_reg_4777_pp0_iter23_reg[32:17]}};

assign trunc_ln708_6_fu_2358_p4 = {{sub_ln1193_3_reg_4788_pp0_iter23_reg[31:17]}};

assign trunc_ln708_7_fu_2405_p4 = {{add_ln1192_7_reg_4811_pp0_iter23_reg[32:17]}};

assign trunc_ln708_8_fu_2448_p4 = {{sub_ln1193_4_reg_4822_pp0_iter23_reg[31:17]}};

assign trunc_ln708_9_fu_2495_p4 = {{add_ln1192_9_reg_4845_pp0_iter23_reg[32:17]}};

assign trunc_ln708_s_fu_2538_p4 = {{sub_ln1193_5_reg_4856_pp0_iter23_reg[31:17]}};

assign trunc_ln790_10_fu_2581_p1 = add_ln415_10_fu_2567_p2[14:0];

assign trunc_ln790_11_fu_2624_p1 = add_ln415_11_fu_2610_p2[14:0];

assign trunc_ln790_12_fu_2671_p1 = add_ln415_12_fu_2657_p2[14:0];

assign trunc_ln790_13_fu_2714_p1 = add_ln415_13_fu_2700_p2[14:0];

assign trunc_ln790_14_fu_2761_p1 = add_ln415_14_fu_2747_p2[14:0];

assign trunc_ln790_15_fu_2804_p1 = add_ln415_15_fu_2790_p2[14:0];

assign trunc_ln790_1_fu_2174_p1 = add_ln415_1_fu_2160_p2[14:0];

assign trunc_ln790_2_fu_2221_p1 = add_ln415_2_fu_2207_p2[14:0];

assign trunc_ln790_3_fu_2264_p1 = add_ln415_3_fu_2250_p2[14:0];

assign trunc_ln790_4_fu_2311_p1 = add_ln415_4_fu_2297_p2[14:0];

assign trunc_ln790_5_fu_2354_p1 = add_ln415_5_fu_2340_p2[14:0];

assign trunc_ln790_6_fu_2401_p1 = add_ln415_6_fu_2387_p2[14:0];

assign trunc_ln790_7_fu_2444_p1 = add_ln415_7_fu_2430_p2[14:0];

assign trunc_ln790_8_fu_2491_p1 = add_ln415_8_fu_2477_p2[14:0];

assign trunc_ln790_9_fu_2534_p1 = add_ln415_9_fu_2520_p2[14:0];

assign trunc_ln790_fu_2131_p1 = add_ln415_fu_2117_p2[14:0];

assign trunc_ln_fu_2088_p4 = {{sub_ln1193_reg_4686_pp0_iter23_reg[31:17]}};

assign xor_ln340_10_fu_3387_p2 = (1'd1 ^ and_ln783_11_reg_5381);

assign xor_ln340_11_fu_3457_p2 = (1'd1 ^ and_ln783_15_reg_5407);

assign xor_ln340_12_fu_3527_p2 = (1'd1 ^ and_ln783_19_reg_5433);

assign xor_ln340_13_fu_3597_p2 = (1'd1 ^ and_ln783_23_reg_5459);

assign xor_ln340_14_fu_3667_p2 = (1'd1 ^ and_ln783_27_reg_5485);

assign xor_ln340_15_fu_3737_p2 = (1'd1 ^ and_ln783_31_reg_5511);

assign xor_ln340_1_fu_3247_p2 = (1'd1 ^ and_ln783_3_reg_5329);

assign xor_ln340_2_fu_3352_p2 = (1'd1 ^ and_ln783_9_reg_5368);

assign xor_ln340_3_fu_3422_p2 = (1'd1 ^ and_ln783_13_reg_5394);

assign xor_ln340_4_fu_3492_p2 = (1'd1 ^ and_ln783_17_reg_5420);

assign xor_ln340_5_fu_3562_p2 = (1'd1 ^ and_ln783_21_reg_5446);

assign xor_ln340_6_fu_3632_p2 = (1'd1 ^ and_ln783_25_reg_5472);

assign xor_ln340_7_fu_3702_p2 = (1'd1 ^ and_ln783_29_reg_5498);

assign xor_ln340_8_fu_3282_p2 = (1'd1 ^ and_ln783_5_reg_5342);

assign xor_ln340_9_fu_3317_p2 = (1'd1 ^ and_ln783_7_reg_5355);

assign xor_ln340_fu_3212_p2 = (1'd1 ^ and_ln783_1_reg_5316);

assign xor_ln785_10_fu_2933_p2 = (tmp_64_reg_4782_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_11_fu_2983_p2 = (tmp_72_reg_4816_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_12_fu_3033_p2 = (tmp_80_reg_4850_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_13_fu_3083_p2 = (tmp_88_reg_4884_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_14_fu_3133_p2 = (tmp_96_reg_4918_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_15_fu_3183_p2 = (tmp_104_reg_4952_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_1_fu_2833_p2 = (tmp_16_reg_4714_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_2_fu_2908_p2 = (tmp_58_reg_4763_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_3_fu_2958_p2 = (tmp_68_reg_4797_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_4_fu_3008_p2 = (tmp_76_reg_4831_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_5_fu_3058_p2 = (tmp_84_reg_4865_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_6_fu_3108_p2 = (tmp_92_reg_4899_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_7_fu_3158_p2 = (tmp_100_reg_4933_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_8_fu_2858_p2 = (tmp_34_reg_4729_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_9_fu_2883_p2 = (tmp_46_reg_4748_pp0_iter24_reg ^ 1'd1);

assign xor_ln785_fu_2808_p2 = (tmp_6_reg_4695_pp0_iter24_reg ^ 1'd1);

assign zext_ln415_10_fu_2563_p1 = and_ln415_5_fu_2558_p2;

assign zext_ln415_11_fu_2606_p1 = and_ln415_13_fu_2601_p2;

assign zext_ln415_12_fu_2653_p1 = and_ln415_6_fu_2648_p2;

assign zext_ln415_13_fu_2696_p1 = and_ln415_14_fu_2691_p2;

assign zext_ln415_14_fu_2743_p1 = and_ln415_7_fu_2738_p2;

assign zext_ln415_15_fu_2786_p1 = and_ln415_15_fu_2781_p2;

assign zext_ln415_1_fu_2156_p1 = and_ln415_1_fu_2151_p2;

assign zext_ln415_2_fu_2203_p1 = and_ln415_8_fu_2198_p2;

assign zext_ln415_3_fu_2246_p1 = and_ln415_9_fu_2241_p2;

assign zext_ln415_4_fu_2293_p1 = and_ln415_2_fu_2288_p2;

assign zext_ln415_5_fu_2336_p1 = and_ln415_10_fu_2331_p2;

assign zext_ln415_6_fu_2383_p1 = and_ln415_3_fu_2378_p2;

assign zext_ln415_7_fu_2426_p1 = and_ln415_11_fu_2421_p2;

assign zext_ln415_8_fu_2473_p1 = and_ln415_4_fu_2468_p2;

assign zext_ln415_9_fu_2516_p1 = and_ln415_12_fu_2511_p2;

assign zext_ln415_fu_2113_p1 = and_ln415_fu_2108_p2;

assign zext_ln544_1_fu_755_p1 = add_ln214_reg_4185;

assign zext_ln544_fu_579_p1 = group_V_fu_571_p3;

always @ (posedge ap_clk) begin
    zext_ln544_reg_4090[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //resonator_dds
