<html> 
<head> 
<title>PPoPP'13 Workshops Schedule</title> 
</head> 
<body> 
 
<h2 align=center style='text-align:center'><span style='mso-fareast-font-family:
"Times New Roman"'>18th ACM SIGPLAN Symposium on <br>
Principles and Practice of Parallel Programming (<a
href="http://ppopp2013.ics.uci.edu/">PPoPP 2013</a>)<o:p></o:p></span></h2>

<h1 align=center style='text-align:center'><span style='font-size:18.0pt;
mso-fareast-font-family:"Times New Roman &gt;&lt;span style="'>February 24-27,
2013, Shenzhen, China</span></h1>


<h1>Main Program</h1> 
 
<h2>Feb 24, Sunday</h2>

<h3>Joint PPoPP+HPCA+CGO welcome reception </h3>

<h3>Poster Session - 18:00~20:00, La Parilla (outdoor Garden by the pool, one floor down from lobby level) (<a href="accepted.html">click here</a> for the list of posters)</h3>


<h2>All the PPoPP sessions will be in the Barcelona Room</h2>


<h2>Feb 25, Monday</h2>

<h3>Welcome: 8 - 8:30 a.m., in Room Espana I </h3>

<h3>Keynote 1: Kevin Nowka, Director, IBM Research - Austin, Member, IBM Academy (8:30 - 9:50 a.m.) <br> 
    Title: Finding Meaning in Big Data
</h3>

<h3>Session 1: GPUs (10:20 a.m. - noon)</h3>
<h4>Chair: Binyu Zang <byzang@fudan.edu.cn>, Fudan University</h4>
<ul>
<li> Complexity Analysis and Algorithm Design for Reorganizing Data to Minimize Non-Coalesced GPU Memory Accesses <br>
by Bo Wu (College of William and Mary), Zhijia Zhao (College of William and Mary), Eddy Zhang (Rutgers University), Yunlian Jiang (Google), Xipeng Shen (MIT and College of William and Mary)
</li>
<li> StreamScan: Fast Scan Algorithms for GPUs without Global Barrier Synchronization <br>
by Shengen Yan (Lab. of Parallel Software and Computational Science,Institute of Software,Chinese Academy of Sciences;State Key Laboratory of Computing Science, the Chinese Academy of Sciences;Graduate University of Chinese Academy of Sciences), Guoping Long (Lab. of Parallel Software and Computational Science,Institute of Software Chinese Academy of Sciences), Yunquan Zhang (Lab. of Parallel Software and Computational Science,Institute of Software,Chinese Academy of Sciences;State Key Laboratory of Computing Science, the Chinese Academy of Sciences)
</li>
<li> Morph Algorithms on GPUs <br>
by Rupesh Nasre (The University of Texas at Austin, USA), Martin Burtscher (Texas State University-San Marcos, USA), Keshav Pingali (The University of Texas at Austin, USA)
</li>
<li> Parallel Suffix Array and Least Common Prefix for the GPU <br>
     by Mrinal Deo (Advanced Micro Devices), Sean Keely (Advanced Micro Devices)
</li>
</ul>

<h3>Session 2: Programming models (I) (1:30 - 2:45 p.m.)</h3>
<h4>Chair: Torsten Hoefler <htor@inf.ethz.ch>, ETH Zurich</h4>
<ul>
<li> The Tasks with Effects Model for Safe Concurrency <br>
by Stephen Heumann (UIUC), Vikram Adve (UIUC), Shengjie Wang (UIUC)
</li>
<li> Data-Only Flattening for Nested Data Parallelism, <br>
by Lars Bergstrom (University of Chicago), Matthew Fluet (Rochester Institute of Technology), Mike Rainey (Max Planck Institute for Software Systems), John Reppy (University of Chicago), Stephen Rosen (University of Chicago), Adam Shaw (University of Chicago)
</li>
<li> TigerQuoll: Parallel Event-based JavaScript <br>
by Daniele Bonetta (University of Lugano (USI)), Walter Binder (University of Lugano (USI)), Cesare Pautasso (University of Lugano (USI)) 
</li>
</ul>

<h3>Session 3: Scheduling & irregular computations (3:00 p.m. - 4:40 p.m.)</h3>
<h4>Chair: Calin Cascaval <calin@cascaval.org>, Qualcomm Research Silicon Valley</h4>
<ul>
<li> Scheduling Parallel Programs by Work Stealing with Private Deques <br>
by Umut Acar (Carnegie Mellon University), Arthur Chargueraud (Max Planck Institute for Software Systems), Mike Rainey (Max Planck Institute for Software Systems)
</li>
<li> Correct and efficient work-stealing for weak memory models <br>
by Nhat Minh Lê (INRIA), Antoniu Pop (INRIA), Albert Cohen (INRIA), Francesco Zappa Nardelli (INRIA) 
</li>
<li> Ligra: A Lightweight Graph Processing Framework for Shared-Memory, <br>
by Julian Shun (Carnegie Mellon University), Guy Blelloch (Carnegie Mellon University) 
</li>
<li> Betweenness Centrality: Algorithms and Implementations <br>
by Dimitrios Prountzos (The University of Texas at Austin), Keshav PIngali (The University of Texas at Austin) 
</li>
</ul>

<h2>Feb 26, Tuesday</h2>

<h3>Keynote 2: Katherine Yelick, Lawrence Berkeley National Laboratory & University of California, Berkeley (8:30 - 9:50 a.m.) <br> 
    Title: Antisocial Parallelism: Avoiding, Hiding and Managing Communication   
</h3>
<h4>Chair: Saman Amarasinghe <saman@mit.edu>, MIT</h4>

<h3>Session 4: Applications (10:20 a.m. - noon)</h3>
<h4>Chair: Rich Vuduc <richie@cc.gatech.edu>, Georgia Institute of Technology</h4>
<ul>
<li> A Peta-scalable CPU-GPU Algorithm for Global Atmospheric Simulations <br>
by Chao Yang (Institute of Software, Chinese Academy of Sciences), Wei Xue (Tsinghua University), Haohuan Fu (Tsinghua University), Lin Gan (Tsinghua University), Linfeng Li (Tsinghua University), Yangtong Xu (Tsinghua University), Yutong Lu (National University of Defense Technology), Jiachang sun@mail.rdcps.ac.cn (Institute of Software, Chinese Academy of Sciences), Guangwen ygw@tsinghua.edu.cn (Tsinghua University), Weimin Zheng (Tsinghua University)
</li>
<li> Distributed Merge Trees <br>
by Dmitriy Morozov (Lawrence Berkeley National Laboratory), Gunther Weber (Lawrence Berkeley National Laboratory
</li>
<li> Zoomm: A Parallel Web Browser Engine for Multicore Mobile Devices <br>
by Calin Cascaval (Qualcomm Research), Seth Fowler (Qualcomm Research), Pablo Montesinos Ortego (Qualcomm Research), Wayne Piekarski (Qualcomm Research), Mehrdad Reshadi (Qualcomm Research), Behnam Robatmili (Qualcomm Research), Michael Weber (Qualcomm Research), Vrajesh vbhavsar@qualcomm.com (Qualcomm Research)
</li>
<li> Parallel Schedule Synthesis for Attribute Grammars <br>
by Leo Meyerovich (UC Berkeley), Ras Bodik (UC Berkeley), Eric Atkinson (UC Berkeley), Matthew Torok (UC Berkeley)
</li>
</ul>

<h3>Session 5: Programming models (II) (1:30 - 2:45 p.m.)</h3>
<h4>Chair: Arrvindh Shriraman <ashriram@cs.sfu.ca>, Simon Frasier University</h4>
<ul>
<li> Array Dataflow Analysis for Polyhedral X10 Programs <br>
by Tomofumi Yuki (Colorado State University), Paul Feautrier (École Normale Supereure de Lyon), Sanjay Rajopadhye (Colorado State University), Vijay Saraswat (IBM T.J. Watson Research Center)
</li>
<li> From Relational Verification to SIMD Loop Synthesis <b>(Best Paper Award)</b> <br>
by Gilles Barthe (IMDEA Software Institute), Juan Manuel Crespo (IMDEA Software Institute), Sumit Gulwani (Microsoft Research), Cesar Kunz (IMDEA Software Institute and Technical University of Madrid), Mark Marron (IMDEA Software Institute)
</li>
<li> Ownership Passing: Efficient Distributed Memory Programming on Multi-core Systems <br>
by Andrew Friedley (Indiana University), Greg Bronevetsky (Lawrence Livermore National Laboratory), Torsten Hoefler (ETH Zurich), Ching-Chen Ma (Rose-Hulman Institute of Technology), Andrew Lumsdaine (Indiana University)
</li>
</ul>

<h3>Session 6: Faults, Testing, and Debugging (3:00 p.m. - 4:15 p.m.)</h3>
<h4>Chair: Sanjay Rajopadhye <svr@cs.colostate.edu>, Colorado State University</h4>
<ul>
<li> Online-ABFT: An Online Algorithm Based Fault Tolerance Scheme for Soft Error Detection in Iterative Methods <br>
by Zizhong Chen (University of California, Riverside
</li>
<li> Adoption Protocols for Fanout-Optimal Fault-Tolerant Termination Detection <br>
by Jonathan Lifflander (University of Illinois Urbana-Champaign), Phil Miller (University of Illinois Urbana-Champaign), Laxmikant Kale (University of Illinois Urbana-Champaign)
</li>
<li> Scalable Deterministic Replay in a Parallel Full-system Emulator <br>
by Yufei Chen (Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University & School of Software, Fudan University), Haibo Chen (Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University)
</li>
</ul>

<h2>Feb 27, Wednesday</h2>

<h3>Session 7: Transactions (8:50 - 9:40 a.m.)</h3>
<h4>Chair: Michael L. Scott <scott@cs.rochester.edu>, University of Rochester</h4>
<ul>
<li> FastLane: Improving Performance of Software Transactional Memory for Low Thread Counts <br>
by Jons-Tobias Wamhoff (TU Dresden), Christof Fetzer (TU Dresden), Pascal Felber (Uni Neuchâtel), Etienne Rivière (Uni Neuchâtel), Gilles Muller (INRIA)
</li>
<li> Using Hardware Transactional Memory to Correct and Simplify an Readers-Writer Lock Algorithm <br>
by Dave Dice (Oracle Labs), Yossi Lev (Oracle Labs), Yujie Liu (Oracle Labs), Victor Luchangco (Oracle Labs), Mark Moir (Oracle Labs)
</li>
</ul>

<h3>Session 8: Concurrent data structures (10:00 - 11:15 a.m.)</h3>
<h4>Chair: Milind Kulkarni <milind@purdue.edu>, Purdue University</h4>
<ul>
<li> Compiler Aided Manual Speculation for High Performance Concurrent Data Structures <br>
by Lingxiang Xiang (University of Rochester), Michael L. Scott (University of Rochester)
</li>
<li> NUMA-Aware Reader-Writer Locks <br>
by Irina Calciu (Brown University), David Dice (Oracle Labs), Yossi Lev (Oracle Labs), Victor Luchangco (Oracle Labs), Virendra Marathe (Oracle Labs), Nir Shavit (MIT and Tel-Aviv University)
</li>
<li> Fast Concurrent Queues for x86 Processors <br>
by Yehuda Afek (Tel Aviv University), Adam Morrison (Tel Aviv University)
</li>
</ul>

<!--
<p>
<a href="https://www.softconf.com/c/ppopp2012/" target="text">https://www.softconf.com/c/ppopp2012/</a>
</p>
--->

</body> 
</html> 
 

