#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 21 14:54:43 2017
# Process ID: 5976
# Current directory: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axi_dma_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_dma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dma_0_0.tcl
# Log file: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axi_dma_0_0_synth_1/design_1_axi_dma_0_0.vds
# Journal file: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axi_dma_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_dma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 401.980 ; gain = 97.324
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (3#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (3#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (3#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (3#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:28743]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:20306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:18546]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (8#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:18546]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:19530]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (9#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:19530]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:19941]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (10#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:19941]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (11#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:20306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:22904]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:21326]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (12#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:21326]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (13#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:22904]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:25084]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:24172]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (14#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:24172]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:23861]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (15#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:23861]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (16#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:25084]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:27305]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:25435]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (17#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:25435]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (18#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:27305]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:27909]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (19#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:27909]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:17740]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:15579]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (20#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (21#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (21#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (22#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:7092]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (23#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:7092]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:7565]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (24#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:7565]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (25#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:5479]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (26#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:5479]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (27#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:15579]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:16509]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:13566]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (28#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (29#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (30#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (31#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (31#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (31#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (31#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (31#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (31#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (32#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:13566]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:9825]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (33#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:9825]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (33#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:11529]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (34#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:11529]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (35#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:16509]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (36#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:17740]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (37#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/8316/hdl/axi_sg_v4_1_rfs.vhd:28743]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:13094]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (38#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:13094]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:12176]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (38#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (38#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (38#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (38#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (39#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:12176]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (40#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (41#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (42#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (43#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:17459]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (44#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:15858]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (45#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:15858]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (46#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (47#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (48#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (49#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (50#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (50#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (51#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (52#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (53#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (53#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (54#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (54#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (54#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (54#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (54#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (55#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (56#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (56#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (56#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (56#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (56#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (57#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (57#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (57#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (57#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (57#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (58#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (58#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (59#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (60#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (60#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (61#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (61#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (61#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (62#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (63#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (64#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (65#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (66#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (67#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (69#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (70#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (70#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (70#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (70#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (70#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (71#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (72#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (73#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (73#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (73#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (73#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (73#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (74#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (75#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:24207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (76#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:24207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized4' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized5' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized6' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized7' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized0' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized1' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (76#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (76#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized1' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized3' (76#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (76#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (76#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (76#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (77#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (77#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (77#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (77#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (77#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (77#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (78#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (79#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (80#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (81#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (82#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (83#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (84#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
Finished RTL Elaboration : Time (s): cpu = 00:02:45 ; elapsed = 00:02:46 . Memory (MB): peak = 607.004 ; gain = 302.348
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:46 ; elapsed = 00:02:47 . Memory (MB): peak = 607.004 ; gain = 302.348
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 853.336 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:03 ; elapsed = 00:03:04 . Memory (MB): peak = 853.336 ; gain = 548.680
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:03 ; elapsed = 00:03:04 . Memory (MB): peak = 853.336 ; gain = 548.680
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:04 . Memory (MB): peak = 853.336 ; gain = 548.680
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:10 ; elapsed = 00:03:11 . Memory (MB): peak = 853.336 ; gain = 548.680
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:23 . Memory (MB): peak = 853.336 ; gain = 548.680
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M x 2   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:32 ; elapsed = 00:03:33 . Memory (MB): peak = 853.336 ; gain = 548.680
Finished Timing Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:03:36 . Memory (MB): peak = 878.785 ; gain = 574.129
Finished Technology Mapping : Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 887.336 ; gain = 582.680
Finished IO Insertion : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 887.336 ; gain = 582.680
Finished Renaming Generated Instances : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 887.336 ; gain = 582.680
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:39 ; elapsed = 00:03:41 . Memory (MB): peak = 887.336 ; gain = 582.680
Finished Renaming Generated Ports : Time (s): cpu = 00:03:39 ; elapsed = 00:03:41 . Memory (MB): peak = 887.336 ; gain = 582.680
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:03:41 . Memory (MB): peak = 887.336 ; gain = 582.680
Finished Renaming Generated Nets : Time (s): cpu = 00:03:39 ; elapsed = 00:03:41 . Memory (MB): peak = 887.336 ; gain = 582.680

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    59|
|2     |LUT1       |    83|
|3     |LUT2       |   304|
|4     |LUT3       |   567|
|5     |LUT4       |   414|
|6     |LUT5       |   356|
|7     |LUT6       |   534|
|8     |MUXF7      |     1|
|9     |RAM32M     |     2|
|10    |RAMB36E1_1 |     2|
|11    |SRL16E     |   179|
|12    |FDR        |   263|
|13    |FDRE       |  3140|
|14    |FDSE       |   101|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:39 ; elapsed = 00:03:41 . Memory (MB): peak = 887.336 ; gain = 582.680
synth_design: Time (s): cpu = 00:03:42 ; elapsed = 00:03:45 . Memory (MB): peak = 887.336 ; gain = 595.199
