# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../axi_ram/axi_ram.v" \
"../../../../../../tb/rocket_wrapper.v" \
"../../../../../system-genesys2.v" \
"../../../../../../tb/rocket_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
