

================================================================
== Vitis HLS Report for 'PE_wrapper_3_3_x0'
================================================================
* Date:           Sun Sep 18 13:56:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       57|  4055258577|  0.190 us|  13.516 sec|   57|  4055258577|     none|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+
        |                                          |    Latency (cycles)    |    Iteration    |  Initiation Interval  | Trip |          |
        |                 Loop Name                |    min    |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+
        |- PE_wrapper_3_3_x0_loop_1                |         56|  4055258576|  14 ~ 1013814644|          -|          -|     4|        no|
        | + PE_wrapper_3_3_x0_loop_2               |         12|  1013814642|    2 ~ 168969107|          -|          -|     6|        no|
        |  ++ PE_wrapper_3_3_x0_loop_3             |        144|         144|               18|          -|          -|     8|        no|
        |   +++ PE_wrapper_3_3_x0_loop_4           |         16|          16|                1|          -|          -|    16|        no|
        |  ++ PE_wrapper_3_3_x0_loop_5             |  168968960|   168968960|          1320070|          -|          -|   128|        no|
        |   +++ PE_wrapper_3_3_x0_loop_6           |    1320068|     1320068|           660034|          -|          -|     2|        no|
        |    ++++ PE_wrapper_3_3_x0_loop_7         |     660032|      660032|            20626|          -|          -|    32|        no|
        |     +++++ PE_wrapper_3_3_x0_loop_8       |      20624|       20624|             2578|          -|          -|     8|        no|
        |      ++++++ PE_wrapper_3_3_x0_loop_9     |       2576|        2576|              161|          -|          -|    16|        no|
        |       +++++++ PE_wrapper_3_3_x0_loop_10  |          8|           8|                1|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_3_3_x0_loop_11  |          8|           8|                1|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_3_3_x0_loop_12  |        136|         136|               17|          -|          -|     8|        no|
        +------------------------------------------+-----------+------------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 2 
4 --> 5 6 
5 --> 5 4 
6 --> 7 3 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 11 12 
12 --> 13 12 
13 --> 14 
14 --> 15 31 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 14 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_3_x0156, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_3_x0120, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_3_x0119, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_3_x080, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_3_x079, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_4_x056, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_3_x055, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_3_x0156, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_3_x0120, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_3_x0119, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_3_x080, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_3_x079, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_4_x056, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_3_x055, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_A_0_0 = alloca i64 1" [./dut.cpp:7987]   --->   Operation 49 'alloca' 'local_A_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_C_0 = alloca i64 1" [./dut.cpp:7989]   --->   Operation 50 'alloca' 'local_C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_D = alloca i64 1" [./dut.cpp:7990]   --->   Operation 51 'alloca' 'local_D' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_C_0_addr = getelementptr i32 %local_C_0, i64 0, i64 7"   --->   Operation 52 'getelementptr' 'local_C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_C_0_addr_82 = getelementptr i32 %local_C_0, i64 0, i64 6"   --->   Operation 53 'getelementptr' 'local_C_0_addr_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_C_0_addr_83 = getelementptr i32 %local_C_0, i64 0, i64 5"   --->   Operation 54 'getelementptr' 'local_C_0_addr_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_C_0_addr_84 = getelementptr i32 %local_C_0, i64 0, i64 4"   --->   Operation 55 'getelementptr' 'local_C_0_addr_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_C_0_addr_85 = getelementptr i32 %local_C_0, i64 0, i64 3"   --->   Operation 56 'getelementptr' 'local_C_0_addr_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_C_0_addr_86 = getelementptr i32 %local_C_0, i64 0, i64 2"   --->   Operation 57 'getelementptr' 'local_C_0_addr_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_C_0_addr_87 = getelementptr i32 %local_C_0, i64 0, i64 1"   --->   Operation 58 'getelementptr' 'local_C_0_addr_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_C_0_addr_88 = getelementptr i32 %local_C_0, i64 0, i64 0"   --->   Operation 59 'getelementptr' 'local_C_0_addr_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_A_0_0_addr = getelementptr i32 %local_A_0_0, i64 0, i64 7"   --->   Operation 60 'getelementptr' 'local_A_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_82 = getelementptr i32 %local_A_0_0, i64 0, i64 6"   --->   Operation 61 'getelementptr' 'local_A_0_0_addr_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_83 = getelementptr i32 %local_A_0_0, i64 0, i64 5"   --->   Operation 62 'getelementptr' 'local_A_0_0_addr_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_84 = getelementptr i32 %local_A_0_0, i64 0, i64 4"   --->   Operation 63 'getelementptr' 'local_A_0_0_addr_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_85 = getelementptr i32 %local_A_0_0, i64 0, i64 3"   --->   Operation 64 'getelementptr' 'local_A_0_0_addr_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_86 = getelementptr i32 %local_A_0_0, i64 0, i64 2"   --->   Operation 65 'getelementptr' 'local_A_0_0_addr_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_87 = getelementptr i32 %local_A_0_0, i64 0, i64 1"   --->   Operation 66 'getelementptr' 'local_A_0_0_addr_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_88 = getelementptr i32 %local_A_0_0, i64 0, i64 0"   --->   Operation 67 'getelementptr' 'local_A_0_0_addr_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln7993 = br void" [./dut.cpp:7993]   --->   Operation 68 'br' 'br_ln7993' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 69 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 70 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 71 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln7993 = br i1 %icmp_ln890, void %.split51, void" [./dut.cpp:7993]   --->   Operation 73 'br' 'br_ln7993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln7993 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1056" [./dut.cpp:7993]   --->   Operation 74 'specloopname' 'specloopname_ln7993' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln7994 = br void" [./dut.cpp:7994]   --->   Operation 75 'br' 'br_ln7994' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln8091 = ret" [./dut.cpp:8091]   --->   Operation 76 'ret' 'ret_ln8091' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split51, i3 %add_ln691_102, void %.loopexit"   --->   Operation 77 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln691_102 = add i3 %c1_V, i3 1"   --->   Operation 78 'add' 'add_ln691_102' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.49ns)   --->   "%icmp_ln890_82 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 79 'icmp' 'icmp_ln890_82' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln7994 = br i1 %icmp_ln890_82, void %.split49, void" [./dut.cpp:7994]   --->   Operation 81 'br' 'br_ln7994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1697"   --->   Operation 82 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_82)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_83)   --->   "%ret_20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 83 'bitconcatenate' 'ret_20' <Predicate = (!icmp_ln890_82)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_83)   --->   "%ret = or i6 %ret_20, i6 2"   --->   Operation 84 'or' 'ret' <Predicate = (!icmp_ln890_82)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_83 = icmp_ult  i6 %ret, i6 42"   --->   Operation 85 'icmp' 'icmp_ln890_83' <Predicate = (!icmp_ln890_82)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln7995 = br i1 %icmp_ln890_83, void %.loopexit, void %.preheader3.preheader" [./dut.cpp:7995]   --->   Operation 86 'br' 'br_ln7995' <Predicate = (!icmp_ln890_82)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 87 'br' 'br_ln890' <Predicate = (!icmp_ln890_82 & icmp_ln890_83)> <Delay = 0.38>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (icmp_ln890_82)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_100, void, i4 0, void %.preheader3.preheader"   --->   Operation 89 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln691_100 = add i4 %c6_V, i4 1"   --->   Operation 90 'add' 'add_ln691_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c6_V"   --->   Operation 91 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.65ns)   --->   "%icmp_ln890_84 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 92 'icmp' 'icmp_ln890_84' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln7999 = br i1 %icmp_ln890_84, void %.split30, void %.preheader.preheader" [./dut.cpp:7999]   --->   Operation 94 'br' 'br_ln7999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln7999 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1320" [./dut.cpp:7999]   --->   Operation 95 'specloopname' 'specloopname_ln7999' <Predicate = (!icmp_ln890_84)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln8001 = br void" [./dut.cpp:8001]   --->   Operation 96 'br' 'br_ln8001' <Predicate = (!icmp_ln890_84)> <Delay = 0.38>
ST_4 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln8006 = br void %.preheader" [./dut.cpp:8006]   --->   Operation 97 'br' 'br_ln8006' <Predicate = (icmp_ln890_84)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_101, void %.split, i5 0, void %.split30"   --->   Operation 98 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_101 = add i5 %c7_V, i5 1"   --->   Operation 99 'add' 'add_ln691_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln8003 = trunc i5 %c7_V" [./dut.cpp:8003]   --->   Operation 100 'trunc' 'trunc_ln8003' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_129_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln8003, i3 0" [./dut.cpp:8003]   --->   Operation 101 'bitconcatenate' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.70ns)   --->   "%add_ln8003 = add i7 %tmp_129_cast, i7 %zext_ln890" [./dut.cpp:8003]   --->   Operation 102 'add' 'add_ln8003' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln8003 = zext i7 %add_ln8003" [./dut.cpp:8003]   --->   Operation 103 'zext' 'zext_ln8003' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%local_D_addr = getelementptr i32 %local_D, i64 0, i64 %zext_ln8003" [./dut.cpp:8003]   --->   Operation 104 'getelementptr' 'local_D_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.63ns)   --->   "%icmp_ln890_85 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 105 'icmp' 'icmp_ln890_85' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln8001 = br i1 %icmp_ln890_85, void %.split, void" [./dut.cpp:8001]   --->   Operation 107 'br' 'br_ln8001' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln8001 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1271" [./dut.cpp:8001]   --->   Operation 108 'specloopname' 'specloopname_ln8001' <Predicate = (!icmp_ln890_85)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.60ns)   --->   "%store_ln8003 = store i32 0, i7 %local_D_addr" [./dut.cpp:8003]   --->   Operation 109 'store' 'store_ln8003' <Predicate = (!icmp_ln890_85)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln890_85)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln890_85)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.70>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%c2_V = phi i8 %c2_V_10, void, i8 0, void %.preheader.preheader"   --->   Operation 112 'phi' 'c2_V' <Predicate = (icmp_ln890_83)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.70ns)   --->   "%c2_V_10 = add i8 %c2_V, i8 1"   --->   Operation 113 'add' 'c2_V_10' <Predicate = (icmp_ln890_83)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.58ns)   --->   "%icmp_ln8006 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:8006]   --->   Operation 114 'icmp' 'icmp_ln8006' <Predicate = (icmp_ln890_83)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_83)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln8006 = br i1 %icmp_ln8006, void %.split46, void %.loopexit.loopexit" [./dut.cpp:8006]   --->   Operation 116 'br' 'br_ln8006' <Predicate = (icmp_ln890_83)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln8006 = specloopname void @_ssdm_op_SpecLoopName, void @empty_856" [./dut.cpp:8006]   --->   Operation 117 'specloopname' 'specloopname_ln8006' <Predicate = (icmp_ln890_83 & !icmp_ln8006)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.58ns)   --->   "%cmp_i_i279_not = icmp_ne  i8 %c2_V, i8 127"   --->   Operation 118 'icmp' 'cmp_i_i279_not' <Predicate = (icmp_ln890_83 & !icmp_ln8006)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln8009 = br void" [./dut.cpp:8009]   --->   Operation 119 'br' 'br_ln8009' <Predicate = (icmp_ln890_83 & !icmp_ln8006)> <Delay = 0.38>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln890_83 & icmp_ln8006)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 121 'br' 'br_ln0' <Predicate = (icmp_ln8006) | (!icmp_ln890_83)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.43>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_104, void, i2 0, void %.split46"   --->   Operation 122 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.43ns)   --->   "%add_ln691_104 = add i2 %c5_V, i2 1"   --->   Operation 123 'add' 'add_ln691_104' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.34ns)   --->   "%icmp_ln890_86 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 124 'icmp' 'icmp_ln890_86' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln8009 = br i1 %icmp_ln890_86, void %.split44, void" [./dut.cpp:8009]   --->   Operation 126 'br' 'br_ln8009' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln8009 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1059" [./dut.cpp:8009]   --->   Operation 127 'specloopname' 'specloopname_ln8009' <Predicate = (!icmp_ln890_86)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.34ns)   --->   "%cmp_i_i273_not = icmp_ne  i2 %c5_V, i2 1"   --->   Operation 128 'icmp' 'cmp_i_i273_not' <Predicate = (!icmp_ln890_86)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln8010 = br void" [./dut.cpp:8010]   --->   Operation 129 'br' 'br_ln8010' <Predicate = (!icmp_ln890_86)> <Delay = 0.38>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln890_86)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.74>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%c6_V_10 = phi i6 %add_ln691_105, void, i6 0, void %.split44"   --->   Operation 131 'phi' 'c6_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln691_105 = add i6 %c6_V_10, i6 1"   --->   Operation 132 'add' 'add_ln691_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.61ns)   --->   "%icmp_ln890_87 = icmp_eq  i6 %c6_V_10, i6 32"   --->   Operation 133 'icmp' 'icmp_ln890_87' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln8010 = br i1 %icmp_ln890_87, void %.split42, void" [./dut.cpp:8010]   --->   Operation 135 'br' 'br_ln8010' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln8010 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1193" [./dut.cpp:8010]   --->   Operation 136 'specloopname' 'specloopname_ln8010' <Predicate = (!icmp_ln890_87)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.61ns)   --->   "%cmp_i_i_not = icmp_ne  i6 %c6_V_10, i6 31"   --->   Operation 137 'icmp' 'cmp_i_i_not' <Predicate = (!icmp_ln890_87)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node brmerge906)   --->   "%tmp1 = or i1 %cmp_i_i273_not, i1 %cmp_i_i_not"   --->   Operation 138 'or' 'tmp1' <Predicate = (!icmp_ln890_87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge906 = or i1 %tmp1, i1 %cmp_i_i279_not"   --->   Operation 139 'or' 'brmerge906' <Predicate = (!icmp_ln890_87)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln8012 = br void" [./dut.cpp:8012]   --->   Operation 140 'br' 'br_ln8012' <Predicate = (!icmp_ln890_87)> <Delay = 0.38>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = (icmp_ln890_87)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.70>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%c7_V_10 = phi i4 %add_ln691_106, void, i4 0, void %.split42"   --->   Operation 142 'phi' 'c7_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln691_106 = add i4 %c7_V_10, i4 1"   --->   Operation 143 'add' 'add_ln691_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln890_19 = zext i4 %c7_V_10"   --->   Operation 144 'zext' 'zext_ln890_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_88 = icmp_eq  i4 %c7_V_10, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_88' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln8012 = br i1 %icmp_ln890_88, void %.split40, void" [./dut.cpp:8012]   --->   Operation 147 'br' 'br_ln8012' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln8012 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1348" [./dut.cpp:8012]   --->   Operation 148 'specloopname' 'specloopname_ln8012' <Predicate = (!icmp_ln890_88)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.38ns)   --->   "%br_ln8014 = br void" [./dut.cpp:8014]   --->   Operation 149 'br' 'br_ln8014' <Predicate = (!icmp_ln890_88)> <Delay = 0.38>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln890_88)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.85>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_110, void %._crit_edge, i5 0, void %.split40"   --->   Operation 151 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln691_110 = add i5 %c8_V, i5 1"   --->   Operation 152 'add' 'add_ln691_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%empty = trunc i5 %c8_V"   --->   Operation 153 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_130_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 154 'bitconcatenate' 'tmp_130_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.70ns)   --->   "%empty_2463 = add i7 %tmp_130_cast, i7 %zext_ln890_19"   --->   Operation 155 'add' 'empty_2463' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_2463"   --->   Operation 156 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%local_D_addr_10 = getelementptr i32 %local_D, i64 0, i64 %p_cast"   --->   Operation 157 'getelementptr' 'local_D_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.63ns)   --->   "%icmp_ln890_89 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 158 'icmp' 'icmp_ln890_89' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln8014 = br i1 %icmp_ln890_89, void %.split38, void" [./dut.cpp:8014]   --->   Operation 160 'br' 'br_ln8014' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln8014 = specloopname void @_ssdm_op_SpecLoopName, void @empty_522" [./dut.cpp:8014]   --->   Operation 161 'specloopname' 'specloopname_ln8014' <Predicate = (!icmp_ln890_89)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_3_x055" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 162 'read' 'tmp' <Predicate = (!icmp_ln890_89)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 163 [1/1] (0.38ns)   --->   "%br_ln8020 = br void" [./dut.cpp:8020]   --->   Operation 163 'br' 'br_ln8020' <Predicate = (!icmp_ln890_89)> <Delay = 0.38>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 164 'br' 'br_ln0' <Predicate = (icmp_ln890_89)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.87>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_107, void %.split32, i4 0, void %.split38"   --->   Operation 165 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %zext_ln1497, void %.split32, i256 %tmp, void %.split38"   --->   Operation 166 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.70ns)   --->   "%add_ln691_107 = add i4 %n_V, i4 1"   --->   Operation 167 'add' 'add_ln691_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 168 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 169 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 170 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln8020 = br i1 %icmp_ln878, void %.split32, void" [./dut.cpp:8020]   --->   Operation 171 'br' 'br_ln8020' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_420"   --->   Operation 172 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%u = trunc i256 %p_Val2_s"   --->   Operation 173 'trunc' 'u' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln8026 = bitcast i32 %u" [./dut.cpp:8026]   --->   Operation 174 'bitcast' 'bitcast_ln8026' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_89 = getelementptr i32 %local_A_0_0, i64 0, i64 %zext_ln878" [./dut.cpp:8026]   --->   Operation 175 'getelementptr' 'local_A_0_0_addr_89' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.69ns)   --->   "%store_ln8026 = store i32 %bitcast_ln8026, i3 %local_A_0_0_addr_89" [./dut.cpp:8026]   --->   Operation 176 'store' 'store_ln8026' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%r = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 255"   --->   Operation 177 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i224 %r"   --->   Operation 178 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.21ns)   --->   "%fifo_B_PE_3_3_x079_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_3_3_x079" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 180 'read' 'fifo_B_PE_3_3_x079_read' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 181 [1/1] (1.21ns)   --->   "%tmp_72 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_3_3_x0119" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 181 'read' 'tmp_72' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln8034 = br void" [./dut.cpp:8034]   --->   Operation 182 'br' 'br_ln8034' <Predicate = (icmp_ln878)> <Delay = 0.38>

State 12 <SV = 10> <Delay = 1.35>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%n_V_10 = phi i4 %add_ln691_108, void %.split34, i4 0, void"   --->   Operation 183 'phi' 'n_V_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i256 %zext_ln1497_10, void %.split34, i256 %tmp_72, void"   --->   Operation 184 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.70ns)   --->   "%add_ln691_108 = add i4 %n_V_10, i4 1"   --->   Operation 185 'add' 'add_ln691_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln878_10 = zext i4 %n_V_10"   --->   Operation 186 'zext' 'zext_ln878_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.65ns)   --->   "%icmp_ln878_10 = icmp_eq  i4 %n_V_10, i4 8"   --->   Operation 187 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln8034 = br i1 %icmp_ln878_10, void %.split34, void" [./dut.cpp:8034]   --->   Operation 189 'br' 'br_ln8034' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1733"   --->   Operation 190 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%u_10 = trunc i256 %p_Val2_14"   --->   Operation 191 'trunc' 'u_10' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln8040 = bitcast i32 %u_10" [./dut.cpp:8040]   --->   Operation 192 'bitcast' 'bitcast_ln8040' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%local_C_0_addr_89 = getelementptr i32 %local_C_0, i64 0, i64 %zext_ln878_10" [./dut.cpp:8040]   --->   Operation 193 'getelementptr' 'local_C_0_addr_89' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.69ns)   --->   "%store_ln8040 = store i32 %bitcast_ln8040, i3 %local_C_0_addr_89" [./dut.cpp:8040]   --->   Operation 194 'store' 'store_ln8040' <Predicate = (!icmp_ln878_10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%r_10 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %p_Val2_14, i32 32, i32 255"   --->   Operation 195 'partselect' 'r_10' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1497_10 = zext i224 %r_10"   --->   Operation 196 'zext' 'zext_ln1497_10' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 197 'br' 'br_ln0' <Predicate = (!icmp_ln878_10)> <Delay = 0.00>
ST_12 : Operation 198 [2/2] (0.60ns)   --->   "%local_D_load = load i7 %local_D_addr_10" [./dut.cpp:8046]   --->   Operation 198 'load' 'local_D_load' <Predicate = (icmp_ln878_10)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 13 <SV = 11> <Delay = 0.60>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_71 = bitcast i32 %fifo_B_PE_3_3_x079_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'bitcast' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/2] (0.60ns)   --->   "%local_D_load = load i7 %local_D_addr_10" [./dut.cpp:8046]   --->   Operation 200 'load' 'local_D_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 201 [1/1] (0.38ns)   --->   "%br_ln8045 = br void" [./dut.cpp:8045]   --->   Operation 201 'br' 'br_ln8045' <Predicate = true> <Delay = 0.38>

State 14 <SV = 12> <Delay = 1.87>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%c9_V = phi i4 %add_ln691_109, void %.split36, i4 0, void"   --->   Operation 202 'phi' 'c9_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%empty_2464 = phi i32 %add, void %.split36, i32 %local_D_load, void" [./dut.cpp:8046]   --->   Operation 203 'phi' 'empty_2464' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.70ns)   --->   "%add_ln691_109 = add i4 %c9_V, i4 1"   --->   Operation 204 'add' 'add_ln691_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln890_20 = zext i4 %c9_V"   --->   Operation 205 'zext' 'zext_ln890_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.65ns)   --->   "%icmp_ln890_90 = icmp_eq  i4 %c9_V, i4 8"   --->   Operation 206 'icmp' 'icmp_ln890_90' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln8045 = br i1 %icmp_ln890_90, void %.split36, void" [./dut.cpp:8045]   --->   Operation 208 'br' 'br_ln8045' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%local_A_0_0_addr_90 = getelementptr i32 %local_A_0_0, i64 0, i64 %zext_ln890_20" [./dut.cpp:8046]   --->   Operation 209 'getelementptr' 'local_A_0_0_addr_90' <Predicate = (!icmp_ln890_90)> <Delay = 0.00>
ST_14 : Operation 210 [2/2] (0.69ns)   --->   "%local_A_0_0_load = load i3 %local_A_0_0_addr_90" [./dut.cpp:8046]   --->   Operation 210 'load' 'local_A_0_0_load' <Predicate = (!icmp_ln890_90)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%local_C_0_addr_90 = getelementptr i32 %local_C_0, i64 0, i64 %zext_ln890_20" [./dut.cpp:8046]   --->   Operation 211 'getelementptr' 'local_C_0_addr_90' <Predicate = (!icmp_ln890_90)> <Delay = 0.00>
ST_14 : Operation 212 [2/2] (0.69ns)   --->   "%local_C_0_load = load i3 %local_C_0_addr_90" [./dut.cpp:8046]   --->   Operation 212 'load' 'local_C_0_load' <Predicate = (!icmp_ln890_90)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 213 [1/1] (0.60ns)   --->   "%store_ln8046 = store i32 %empty_2464, i7 %local_D_addr_10" [./dut.cpp:8046]   --->   Operation 213 'store' 'store_ln8046' <Predicate = (icmp_ln890_90)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln8048 = br i1 %brmerge906, void, void %._crit_edge" [./dut.cpp:8048]   --->   Operation 214 'br' 'br_ln8048' <Predicate = (icmp_ln890_90)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %empty_2464" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 215 'bitcast' 'bitcast_ln174' <Predicate = (icmp_ln890_90 & !brmerge906)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_3_x0156, i32 %bitcast_ln174" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 216 'write' 'write_ln174' <Predicate = (icmp_ln890_90 & !brmerge906)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln8049 = br void %._crit_edge" [./dut.cpp:8049]   --->   Operation 217 'br' 'br_ln8049' <Predicate = (icmp_ln890_90 & !brmerge906)> <Delay = 0.00>
ST_14 : Operation 218 [2/2] (0.69ns)   --->   "%u7 = load i3 %local_C_0_addr" [./dut.cpp:8056]   --->   Operation 218 'load' 'u7' <Predicate = (icmp_ln890_90)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 219 [2/2] (0.69ns)   --->   "%u6 = load i3 %local_C_0_addr_82" [./dut.cpp:8057]   --->   Operation 219 'load' 'u6' <Predicate = (icmp_ln890_90)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 220 [2/2] (0.69ns)   --->   "%u7_10 = load i3 %local_A_0_0_addr" [./dut.cpp:8074]   --->   Operation 220 'load' 'u7_10' <Predicate = (icmp_ln890_90)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 221 [2/2] (0.69ns)   --->   "%u6_10 = load i3 %local_A_0_0_addr_82" [./dut.cpp:8075]   --->   Operation 221 'load' 'u6_10' <Predicate = (icmp_ln890_90)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 13> <Delay = 0.69>
ST_15 : Operation 222 [1/2] (0.69ns)   --->   "%local_A_0_0_load = load i3 %local_A_0_0_addr_90" [./dut.cpp:8046]   --->   Operation 222 'load' 'local_A_0_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 223 [1/2] (0.69ns)   --->   "%local_C_0_load = load i3 %local_C_0_addr_90" [./dut.cpp:8046]   --->   Operation 223 'load' 'local_C_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 16 <SV = 14> <Delay = 2.32>
ST_16 : Operation 224 [4/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_0_load, i32 %tmp_71" [./dut.cpp:8046]   --->   Operation 224 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.32>
ST_17 : Operation 225 [3/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_0_load, i32 %tmp_71" [./dut.cpp:8046]   --->   Operation 225 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 2.32>
ST_18 : Operation 226 [2/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_0_load, i32 %tmp_71" [./dut.cpp:8046]   --->   Operation 226 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.32>
ST_19 : Operation 227 [1/4] (2.32ns)   --->   "%mul = fmul i32 %local_A_0_0_load, i32 %tmp_71" [./dut.cpp:8046]   --->   Operation 227 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 2.32>
ST_20 : Operation 228 [4/4] (2.32ns)   --->   "%mul2 = fmul i32 %mul, i32 %local_C_0_load" [./dut.cpp:8046]   --->   Operation 228 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 2.32>
ST_21 : Operation 229 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %mul, i32 %local_C_0_load" [./dut.cpp:8046]   --->   Operation 229 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 2.32>
ST_22 : Operation 230 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %mul, i32 %local_C_0_load" [./dut.cpp:8046]   --->   Operation 230 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 2.32>
ST_23 : Operation 231 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %mul, i32 %local_C_0_load" [./dut.cpp:8046]   --->   Operation 231 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 2.34>
ST_24 : Operation 232 [7/7] (2.34ns)   --->   "%add = fadd i32 %empty_2464, i32 %mul2" [./dut.cpp:8046]   --->   Operation 232 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 2.34>
ST_25 : Operation 233 [6/7] (2.34ns)   --->   "%add = fadd i32 %empty_2464, i32 %mul2" [./dut.cpp:8046]   --->   Operation 233 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 2.34>
ST_26 : Operation 234 [5/7] (2.34ns)   --->   "%add = fadd i32 %empty_2464, i32 %mul2" [./dut.cpp:8046]   --->   Operation 234 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 2.34>
ST_27 : Operation 235 [4/7] (2.34ns)   --->   "%add = fadd i32 %empty_2464, i32 %mul2" [./dut.cpp:8046]   --->   Operation 235 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 2.34>
ST_28 : Operation 236 [3/7] (2.34ns)   --->   "%add = fadd i32 %empty_2464, i32 %mul2" [./dut.cpp:8046]   --->   Operation 236 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 2.34>
ST_29 : Operation 237 [2/7] (2.34ns)   --->   "%add = fadd i32 %empty_2464, i32 %mul2" [./dut.cpp:8046]   --->   Operation 237 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 2.34>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln8045 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1061" [./dut.cpp:8045]   --->   Operation 238 'specloopname' 'specloopname_ln8045' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 239 [1/7] (2.34ns)   --->   "%add = fadd i32 %empty_2464, i32 %mul2" [./dut.cpp:8046]   --->   Operation 239 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 240 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 13> <Delay = 0.69>
ST_31 : Operation 241 [1/2] (0.69ns)   --->   "%u7 = load i3 %local_C_0_addr" [./dut.cpp:8056]   --->   Operation 241 'load' 'u7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 242 [1/2] (0.69ns)   --->   "%u6 = load i3 %local_C_0_addr_82" [./dut.cpp:8057]   --->   Operation 242 'load' 'u6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 243 [2/2] (0.69ns)   --->   "%u5 = load i3 %local_C_0_addr_83" [./dut.cpp:8058]   --->   Operation 243 'load' 'u5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 244 [2/2] (0.69ns)   --->   "%u4 = load i3 %local_C_0_addr_84" [./dut.cpp:8059]   --->   Operation 244 'load' 'u4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 245 [1/2] (0.69ns)   --->   "%u7_10 = load i3 %local_A_0_0_addr" [./dut.cpp:8074]   --->   Operation 245 'load' 'u7_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 246 [1/2] (0.69ns)   --->   "%u6_10 = load i3 %local_A_0_0_addr_82" [./dut.cpp:8075]   --->   Operation 246 'load' 'u6_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 247 [2/2] (0.69ns)   --->   "%u5_10 = load i3 %local_A_0_0_addr_83" [./dut.cpp:8076]   --->   Operation 247 'load' 'u5_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 248 [2/2] (0.69ns)   --->   "%u4_10 = load i3 %local_A_0_0_addr_84" [./dut.cpp:8077]   --->   Operation 248 'load' 'u4_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 32 <SV = 14> <Delay = 0.69>
ST_32 : Operation 249 [1/2] (0.69ns)   --->   "%u5 = load i3 %local_C_0_addr_83" [./dut.cpp:8058]   --->   Operation 249 'load' 'u5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 250 [1/2] (0.69ns)   --->   "%u4 = load i3 %local_C_0_addr_84" [./dut.cpp:8059]   --->   Operation 250 'load' 'u4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 251 [2/2] (0.69ns)   --->   "%u3 = load i3 %local_C_0_addr_85" [./dut.cpp:8060]   --->   Operation 251 'load' 'u3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 252 [2/2] (0.69ns)   --->   "%u2 = load i3 %local_C_0_addr_86" [./dut.cpp:8061]   --->   Operation 252 'load' 'u2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 253 [1/2] (0.69ns)   --->   "%u5_10 = load i3 %local_A_0_0_addr_83" [./dut.cpp:8076]   --->   Operation 253 'load' 'u5_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 254 [1/2] (0.69ns)   --->   "%u4_10 = load i3 %local_A_0_0_addr_84" [./dut.cpp:8077]   --->   Operation 254 'load' 'u4_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 255 [2/2] (0.69ns)   --->   "%u3_10 = load i3 %local_A_0_0_addr_85" [./dut.cpp:8078]   --->   Operation 255 'load' 'u3_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 256 [2/2] (0.69ns)   --->   "%u2_10 = load i3 %local_A_0_0_addr_86" [./dut.cpp:8079]   --->   Operation 256 'load' 'u2_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 33 <SV = 15> <Delay = 0.69>
ST_33 : Operation 257 [1/2] (0.69ns)   --->   "%u3 = load i3 %local_C_0_addr_85" [./dut.cpp:8060]   --->   Operation 257 'load' 'u3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 258 [1/2] (0.69ns)   --->   "%u2 = load i3 %local_C_0_addr_86" [./dut.cpp:8061]   --->   Operation 258 'load' 'u2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 259 [2/2] (0.69ns)   --->   "%u1 = load i3 %local_C_0_addr_87" [./dut.cpp:8062]   --->   Operation 259 'load' 'u1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 260 [2/2] (0.69ns)   --->   "%u0 = load i3 %local_C_0_addr_88" [./dut.cpp:8063]   --->   Operation 260 'load' 'u0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 261 [1/2] (0.69ns)   --->   "%u3_10 = load i3 %local_A_0_0_addr_85" [./dut.cpp:8078]   --->   Operation 261 'load' 'u3_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 262 [1/2] (0.69ns)   --->   "%u2_10 = load i3 %local_A_0_0_addr_86" [./dut.cpp:8079]   --->   Operation 262 'load' 'u2_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 263 [2/2] (0.69ns)   --->   "%u1_10 = load i3 %local_A_0_0_addr_87" [./dut.cpp:8080]   --->   Operation 263 'load' 'u1_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 264 [2/2] (0.69ns)   --->   "%u0_10 = load i3 %local_A_0_0_addr_88" [./dut.cpp:8081]   --->   Operation 264 'load' 'u0_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 34 <SV = 16> <Delay = 1.91>
ST_34 : Operation 265 [1/2] (0.69ns)   --->   "%u1 = load i3 %local_C_0_addr_87" [./dut.cpp:8062]   --->   Operation 265 'load' 'u1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_34 : Operation 266 [1/2] (0.69ns)   --->   "%u0 = load i3 %local_C_0_addr_88" [./dut.cpp:8063]   --->   Operation 266 'load' 'u0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%v1_V = bitcast i32 %u7" [./dut.cpp:8064]   --->   Operation 267 'bitcast' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%v2_V_243 = bitcast i32 %u6" [./dut.cpp:8064]   --->   Operation 268 'bitcast' 'v2_V_243' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%v2_V_242 = bitcast i32 %u5" [./dut.cpp:8064]   --->   Operation 269 'bitcast' 'v2_V_242' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (0.00ns)   --->   "%v2_V_241 = bitcast i32 %u4" [./dut.cpp:8064]   --->   Operation 270 'bitcast' 'v2_V_241' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 271 [1/1] (0.00ns)   --->   "%v2_V_240 = bitcast i32 %u3" [./dut.cpp:8064]   --->   Operation 271 'bitcast' 'v2_V_240' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 272 [1/1] (0.00ns)   --->   "%v2_V_239 = bitcast i32 %u2" [./dut.cpp:8064]   --->   Operation 272 'bitcast' 'v2_V_239' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 273 [1/1] (0.00ns)   --->   "%v2_V_238 = bitcast i32 %u1" [./dut.cpp:8064]   --->   Operation 273 'bitcast' 'v2_V_238' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "%v2_V = bitcast i32 %u0" [./dut.cpp:8064]   --->   Operation 274 'bitcast' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_243, i32 %v2_V_242, i32 %v2_V_241, i32 %v2_V_240, i32 %v2_V_239, i32 %v2_V_238, i32 %v2_V"   --->   Operation 275 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_4_3_x0120, i256 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 276 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_34 : Operation 277 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_4_3_x080, i32 %fifo_B_PE_3_3_x079_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_34 : Operation 278 [1/2] (0.69ns)   --->   "%u1_10 = load i3 %local_A_0_0_addr_87" [./dut.cpp:8080]   --->   Operation 278 'load' 'u1_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_34 : Operation 279 [1/2] (0.69ns)   --->   "%u0_10 = load i3 %local_A_0_0_addr_88" [./dut.cpp:8081]   --->   Operation 279 'load' 'u0_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_34 : Operation 280 [1/1] (0.00ns)   --->   "%v1_V_10 = bitcast i32 %u7_10" [./dut.cpp:8082]   --->   Operation 280 'bitcast' 'v1_V_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 281 [1/1] (0.00ns)   --->   "%v2_V_250 = bitcast i32 %u6_10" [./dut.cpp:8082]   --->   Operation 281 'bitcast' 'v2_V_250' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 282 [1/1] (0.00ns)   --->   "%v2_V_249 = bitcast i32 %u5_10" [./dut.cpp:8082]   --->   Operation 282 'bitcast' 'v2_V_249' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 283 [1/1] (0.00ns)   --->   "%v2_V_248 = bitcast i32 %u4_10" [./dut.cpp:8082]   --->   Operation 283 'bitcast' 'v2_V_248' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%v2_V_247 = bitcast i32 %u3_10" [./dut.cpp:8082]   --->   Operation 284 'bitcast' 'v2_V_247' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.00ns)   --->   "%v2_V_246 = bitcast i32 %u2_10" [./dut.cpp:8082]   --->   Operation 285 'bitcast' 'v2_V_246' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%v2_V_245 = bitcast i32 %u1_10" [./dut.cpp:8082]   --->   Operation 286 'bitcast' 'v2_V_245' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%v2_V_244 = bitcast i32 %u0_10" [./dut.cpp:8082]   --->   Operation 287 'bitcast' 'v2_V_244' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %v1_V_10, i32 %v2_V_250, i32 %v2_V_249, i32 %v2_V_248, i32 %v2_V_247, i32 %v2_V_246, i32 %v2_V_245, i32 %v2_V_244"   --->   Operation 288 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_4_x056, i256 %p_Result_20" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 289 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 290 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [43]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [43]  (0 ns)
	'add' operation ('add_ln691') [44]  (0.572 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_102') [52]  (0 ns)
	'or' operation ('ret') [60]  (0 ns)
	'icmp' operation ('icmp_ln890_83') [61]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_100') [66]  (0 ns)
	'add' operation ('add_ln691_100') [67]  (0.708 ns)

 <State 5>: 1.31ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_101') [76]  (0 ns)
	'add' operation ('add_ln8003', ./dut.cpp:8003) [80]  (0.706 ns)
	'getelementptr' operation ('local_D_addr', ./dut.cpp:8003) [82]  (0 ns)
	'store' operation ('store_ln8003', ./dut.cpp:8003) of constant 0 on array 'local_D', ./dut.cpp:7990 [88]  (0.6 ns)

 <State 6>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [95]  (0 ns)
	'add' operation ('c2.V') [96]  (0.705 ns)

 <State 7>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_104') [105]  (0 ns)
	'add' operation ('add_ln691_104') [106]  (0.436 ns)

 <State 8>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_105') [115]  (0 ns)
	'icmp' operation ('cmp_i_i_not') [122]  (0.619 ns)
	'or' operation ('tmp1') [123]  (0 ns)
	'or' operation ('brmerge906') [124]  (0.122 ns)

 <State 9>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_106') [127]  (0 ns)
	'add' operation ('add_ln691_106') [128]  (0.708 ns)

 <State 10>: 1.85ns
The critical path consists of the following:
	fifo read on port 'fifo_A_PE_3_3_x055' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [149]  (1.22 ns)
	blocking operation 0.637 ns on control path)

 <State 11>: 1.87ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_3_3_x079' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [169]  (1.22 ns)
	blocking operation 0.656 ns on control path)

 <State 12>: 1.35ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_108') [173]  (0 ns)
	'add' operation ('add_ln691_108') [175]  (0.708 ns)
	blocking operation 0.647 ns on control path)

 <State 13>: 0.6ns
The critical path consists of the following:
	'load' operation ('local_D_load', ./dut.cpp:8046) on array 'local_D', ./dut.cpp:7990 [191]  (0.6 ns)

 <State 14>: 1.87ns
The critical path consists of the following:
	'phi' operation ('empty_2464', ./dut.cpp:8046) with incoming values : ('local_D_load', ./dut.cpp:8046) ('add', ./dut.cpp:8046) [195]  (0 ns)
	fifo write on port 'fifo_D_drain_PE_3_3_x0156' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [216]  (1.22 ns)
	blocking operation 0.656 ns on control path)

 <State 15>: 0.699ns
The critical path consists of the following:
	'load' operation ('local_A_0_0_load', ./dut.cpp:8046) on array 'local_A[0][0]', ./dut.cpp:7987 [204]  (0.699 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8046) [205]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8046) [205]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8046) [205]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', ./dut.cpp:8046) [205]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', ./dut.cpp:8046) [208]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', ./dut.cpp:8046) [208]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', ./dut.cpp:8046) [208]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', ./dut.cpp:8046) [208]  (2.32 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8046) [209]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8046) [209]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8046) [209]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8046) [209]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8046) [209]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8046) [209]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', ./dut.cpp:8046) [209]  (2.34 ns)

 <State 31>: 0.699ns
The critical path consists of the following:
	'load' operation ('u7', ./dut.cpp:8056) on array 'local_C[0]', ./dut.cpp:7989 [219]  (0.699 ns)

 <State 32>: 0.699ns
The critical path consists of the following:
	'load' operation ('u5', ./dut.cpp:8058) on array 'local_C[0]', ./dut.cpp:7989 [221]  (0.699 ns)

 <State 33>: 0.699ns
The critical path consists of the following:
	'load' operation ('u3', ./dut.cpp:8060) on array 'local_C[0]', ./dut.cpp:7989 [223]  (0.699 ns)

 <State 34>: 1.92ns
The critical path consists of the following:
	'load' operation ('u1', ./dut.cpp:8062) on array 'local_C[0]', ./dut.cpp:7989 [225]  (0.699 ns)
	fifo write on port 'fifo_C_PE_4_3_x0120' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [236]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
