   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"IOs.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.arch armv7e-m
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	init:
  23              	.LFB0:
  24              		.file 1 "hal/Landungsbruecke/tmc/IOs.c"
   1:hal/Landungsbruecke/tmc/IOs.c **** #include "hal/HAL.h"
   2:hal/Landungsbruecke/tmc/IOs.c **** #include "hal/IOs.h"
   3:hal/Landungsbruecke/tmc/IOs.c **** 
   4:hal/Landungsbruecke/tmc/IOs.c **** static void init();
   5:hal/Landungsbruecke/tmc/IOs.c **** static void setPinConfiguration(IOPinTypeDef *pin);
   6:hal/Landungsbruecke/tmc/IOs.c **** static void copyPinConfiguration(IOPinInitTypeDef *from, IOPinTypeDef*to);
   7:hal/Landungsbruecke/tmc/IOs.c **** static void resetPinConfiguration(IOPinTypeDef *pin);
   8:hal/Landungsbruecke/tmc/IOs.c **** static void setPin2Output(IOPinTypeDef *pin);
   9:hal/Landungsbruecke/tmc/IOs.c **** static void setPin2Input(IOPinTypeDef *pin);
  10:hal/Landungsbruecke/tmc/IOs.c **** static void setPinHigh(IOPinTypeDef *pin);
  11:hal/Landungsbruecke/tmc/IOs.c **** static void setPinLow(IOPinTypeDef *pin);
  12:hal/Landungsbruecke/tmc/IOs.c **** static void setPinState(IOPinTypeDef *pin, IO_States state);
  13:hal/Landungsbruecke/tmc/IOs.c **** static IO_States getPinState(IOPinTypeDef *pin);
  14:hal/Landungsbruecke/tmc/IOs.c **** static uint8_t isPinHigh(IOPinTypeDef *pin);
  15:hal/Landungsbruecke/tmc/IOs.c **** 
  16:hal/Landungsbruecke/tmc/IOs.c **** IOsTypeDef IOs =
  17:hal/Landungsbruecke/tmc/IOs.c **** {
  18:hal/Landungsbruecke/tmc/IOs.c **** 	.init        = init,
  19:hal/Landungsbruecke/tmc/IOs.c **** 	.set         = setPinConfiguration,
  20:hal/Landungsbruecke/tmc/IOs.c **** 	.reset       = resetPinConfiguration,
  21:hal/Landungsbruecke/tmc/IOs.c **** 	.copy        = copyPinConfiguration,
  22:hal/Landungsbruecke/tmc/IOs.c **** 	.toOutput    = setPin2Output,
  23:hal/Landungsbruecke/tmc/IOs.c **** 	.toInput     = setPin2Input,
  24:hal/Landungsbruecke/tmc/IOs.c **** 	.setHigh     = setPinHigh,
  25:hal/Landungsbruecke/tmc/IOs.c **** 	.setLow      = setPinLow,
  26:hal/Landungsbruecke/tmc/IOs.c **** 	.setToState  = setPinState,
  27:hal/Landungsbruecke/tmc/IOs.c **** 	.getState    = getPinState,
  28:hal/Landungsbruecke/tmc/IOs.c **** 	.isHigh      = isPinHigh
  29:hal/Landungsbruecke/tmc/IOs.c **** };
  30:hal/Landungsbruecke/tmc/IOs.c **** 
  31:hal/Landungsbruecke/tmc/IOs.c **** static void init()
  32:hal/Landungsbruecke/tmc/IOs.c **** {
  25              		.loc 1 32 1 view -0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  33:hal/Landungsbruecke/tmc/IOs.c **** 	// Set the Clock divider for core/system clock
  34:hal/Landungsbruecke/tmc/IOs.c **** 	// 96 MHz / 2 = 48 MHz
  35:hal/Landungsbruecke/tmc/IOs.c **** 	SIM_CLKDIV1 |= SIM_CLKDIV1_OUTDIV1(1);
  30              		.loc 1 35 2 view .LVU1
  31              		.loc 1 35 14 is_stmt 0 view .LVU2
  32 0000 0E4B     		ldr	r3, .L2
  33 0002 41F24401 		movw	r1, #4164
  34 0006 5A58     		ldr	r2, [r3, r1]
  35 0008 42F08052 		orr	r2, r2, #268435456
  36 000c 5A50     		str	r2, [r3, r1]
  36:hal/Landungsbruecke/tmc/IOs.c **** 
  37:hal/Landungsbruecke/tmc/IOs.c **** 	SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK| SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK |SIM_SCGC5_PORTD_M
  37              		.loc 1 37 2 is_stmt 1 view .LVU3
  38              		.loc 1 37 12 is_stmt 0 view .LVU4
  39 000e 41F23801 		movw	r1, #4152
  40 0012 5A58     		ldr	r2, [r3, r1]
  41 0014 42F4F052 		orr	r2, r2, #7680
  42 0018 5A50     		str	r2, [r3, r1]
  38:hal/Landungsbruecke/tmc/IOs.c **** 
  39:hal/Landungsbruecke/tmc/IOs.c **** 	// Ausgabe des 16Mhz Taktes auf den CLK16 Pin
  40:hal/Landungsbruecke/tmc/IOs.c **** 	SIM_SOPT2 &= ~SIM_SOPT2_CLKOUTSEL_MASK;
  43              		.loc 1 40 2 is_stmt 1 view .LVU5
  44              		.loc 1 40 12 is_stmt 0 view .LVU6
  45 001a 41F20402 		movw	r2, #4100
  46 001e 9958     		ldr	r1, [r3, r2]
  47 0020 21F0E001 		bic	r1, r1, #224
  48 0024 9950     		str	r1, [r3, r2]
  41:hal/Landungsbruecke/tmc/IOs.c **** 	SIM_SOPT2 |= SIM_SOPT2_CLKOUTSEL(6);
  49              		.loc 1 41 2 is_stmt 1 view .LVU7
  50              		.loc 1 41 12 is_stmt 0 view .LVU8
  51 0026 9958     		ldr	r1, [r3, r2]
  52 0028 41F0C001 		orr	r1, r1, #192
  53 002c 9950     		str	r1, [r3, r2]
  42:hal/Landungsbruecke/tmc/IOs.c **** 	PORTC_PCR3 = PORT_PCR_MUX(5);
  54              		.loc 1 42 2 is_stmt 1 view .LVU9
  55              		.loc 1 42 13 is_stmt 0 view .LVU10
  56 002e 03F58043 		add	r3, r3, #16384
  57 0032 4FF4A062 		mov	r2, #1280
  58 0036 DA60     		str	r2, [r3, #12]
  43:hal/Landungsbruecke/tmc/IOs.c **** }
  59              		.loc 1 43 1 view .LVU11
  60 0038 7047     		bx	lr
  61              	.L3:
  62 003a 00BF     		.align	2
  63              	.L2:
  64 003c 00700440 		.word	1074032640
  65              		.cfi_endproc
  66              	.LFE0:
  68              		.align	1
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  72              		.fpu softvfp
  74              	setPinConfiguration:
  75              	.LVL0:
  76              	.LFB1:
  44:hal/Landungsbruecke/tmc/IOs.c **** 
  45:hal/Landungsbruecke/tmc/IOs.c **** static void setPinConfiguration(IOPinTypeDef *pin)
  46:hal/Landungsbruecke/tmc/IOs.c **** {
  77              		.loc 1 46 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  47:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
  82              		.loc 1 47 2 view .LVU13
  83              		.loc 1 47 5 is_stmt 0 view .LVU14
  84 0040 0369     		ldr	r3, [r0, #16]
  85              		.loc 1 47 4 view .LVU15
  86 0042 FBB1     		cbz	r3, .L4
  48:hal/Landungsbruecke/tmc/IOs.c **** 		return;
  49:hal/Landungsbruecke/tmc/IOs.c **** 
  50:hal/Landungsbruecke/tmc/IOs.c **** 	uint32_t config = 0;
  87              		.loc 1 50 2 is_stmt 1 view .LVU16
  88              	.LVL1:
  51:hal/Landungsbruecke/tmc/IOs.c **** 	switch(pin->configuration.GPIO_Mode)
  89              		.loc 1 51 2 view .LVU17
  90 0044 427D     		ldrb	r2, [r0, #21]	@ zero_extendqisi2
  91 0046 013A     		subs	r2, r2, #1
  92 0048 082A     		cmp	r2, #8
  93 004a 33D8     		bhi	.L21
  94 004c DFE802F0 		tbb	[pc, r2]
  95              	.L8:
  96 0050 0A       		.byte	(.L25-.L8)/2
  97 0051 20       		.byte	(.L15-.L8)/2
  98 0052 23       		.byte	(.L14-.L8)/2
  99 0053 26       		.byte	(.L13-.L8)/2
 100 0054 29       		.byte	(.L12-.L8)/2
 101 0055 2C       		.byte	(.L11-.L8)/2
 102 0056 2F       		.byte	(.L10-.L8)/2
 103 0057 05       		.byte	(.L9-.L8)/2
 104 0058 1B       		.byte	(.L7-.L8)/2
 105 0059 00       		.p2align 1
 106              	.L9:
  52:hal/Landungsbruecke/tmc/IOs.c **** 	{
  53:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_IN:
  54:hal/Landungsbruecke/tmc/IOs.c **** 		GPIO_PDD_SetPortInputDirectionMask(pin->GPIOBase, pin->bitWeight);
 107              		.loc 1 54 3 view .LVU18
 108 005a 4168     		ldr	r1, [r0, #4]
 109 005c 4A69     		ldr	r2, [r1, #20]
 110 005e 22EA0303 		bic	r3, r2, r3
 111 0062 4B61     		str	r3, [r1, #20]
 112              	.LVL2:
 113              	.L25:
  55:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_MUX(1);
 114              		.loc 1 55 3 view .LVU19
  56:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 115              		.loc 1 56 3 view .LVU20
  55:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_MUX(1);
 116              		.loc 1 55 10 is_stmt 0 view .LVU21
 117 0064 4FF48073 		mov	r3, #256
 118              	.LVL3:
 119              	.L6:
  57:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_OUT:
  58:hal/Landungsbruecke/tmc/IOs.c **** 		GPIO_PDD_SetPortOutputDirectionMask(pin->GPIOBase, pin->bitWeight);
  59:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_MUX(1);
  60:hal/Landungsbruecke/tmc/IOs.c **** 		break;
  61:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AN:   config |= PORT_PCR_MUX(0);  break;
  62:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF1:  config |= PORT_PCR_MUX(1);  break;
  63:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF2:  config |= PORT_PCR_MUX(2);  break;
  64:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF3:  config |= PORT_PCR_MUX(3);  break;
  65:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF4:  config |= PORT_PCR_MUX(4);  break;
  66:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF5:  config |= PORT_PCR_MUX(5);  break;
  67:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF6:  config |= PORT_PCR_MUX(6);  break;
  68:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF7:  config |= PORT_PCR_MUX(7);  break;
  69:hal/Landungsbruecke/tmc/IOs.c **** 	}
  70:hal/Landungsbruecke/tmc/IOs.c **** 
  71:hal/Landungsbruecke/tmc/IOs.c **** 	switch(pin->configuration.GPIO_OType)
 120              		.loc 1 71 2 is_stmt 1 view .LVU22
 121 0068 C27D     		ldrb	r2, [r0, #23]	@ zero_extendqisi2
 122 006a 012A     		cmp	r2, #1
  72:hal/Landungsbruecke/tmc/IOs.c **** 	{
  73:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_OType_PP:
  74:hal/Landungsbruecke/tmc/IOs.c **** 		break;
  75:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_OType_OD:
  76:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_ODE_MASK; // enable open drain
 123              		.loc 1 76 3 view .LVU23
  77:hal/Landungsbruecke/tmc/IOs.c **** 		break;
  78:hal/Landungsbruecke/tmc/IOs.c **** 	}
  79:hal/Landungsbruecke/tmc/IOs.c **** 	switch(pin->configuration.GPIO_Speed) // die Auswahl der Frequenz bewirkt keine Änderung
  80:hal/Landungsbruecke/tmc/IOs.c **** 	{
  81:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Speed_2MHz:    break;
  82:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Speed_25MHz:   break;
  83:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Speed_50MHz:   break;
  84:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Speed_100MHz:  break;
  85:hal/Landungsbruecke/tmc/IOs.c **** 	}
  86:hal/Landungsbruecke/tmc/IOs.c **** 
  87:hal/Landungsbruecke/tmc/IOs.c **** 	switch(pin->configuration.GPIO_PuPd)
 124              		.loc 1 87 27 is_stmt 0 view .LVU24
 125 006c 027E     		ldrb	r2, [r0, #24]	@ zero_extendqisi2
  76:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 126              		.loc 1 76 10 view .LVU25
 127 006e 08BF     		it	eq
 128 0070 43F02003 		orreq	r3, r3, #32
 129              	.LVL4:
  77:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 130              		.loc 1 77 3 is_stmt 1 view .LVU26
  79:hal/Landungsbruecke/tmc/IOs.c **** 	{
 131              		.loc 1 79 2 view .LVU27
 132              		.loc 1 87 2 view .LVU28
 133 0074 012A     		cmp	r2, #1
 134 0076 1FD0     		beq	.L18
 135 0078 022A     		cmp	r2, #2
 136 007a 20D0     		beq	.L19
 137              	.L20:
  88:hal/Landungsbruecke/tmc/IOs.c **** 	{
  89:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_PuPd_NOPULL:
  90:hal/Landungsbruecke/tmc/IOs.c **** 		config &= ~PORT_PCR_PE_MASK;
  91:hal/Landungsbruecke/tmc/IOs.c **** 		break;
  92:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_PuPd_UP:
  93:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_PE_MASK;
  94:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_PS_MASK;
  95:hal/Landungsbruecke/tmc/IOs.c **** 		break;
  96:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_PuPd_DOWN:
  97:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_PE_MASK;
  98:hal/Landungsbruecke/tmc/IOs.c **** 		config &= ~(PORT_PCR_PS_MASK);
  99:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 100:hal/Landungsbruecke/tmc/IOs.c **** 	}
 101:hal/Landungsbruecke/tmc/IOs.c **** 
 102:hal/Landungsbruecke/tmc/IOs.c **** 	PORT_PCR_REG(pin->portBase, pin->bit) = config;
 138              		.loc 1 102 2 view .LVU29
 139 007c 0268     		ldr	r2, [r0]
 140 007e 017D     		ldrb	r1, [r0, #20]	@ zero_extendqisi2
 141              		.loc 1 102 40 is_stmt 0 view .LVU30
 142 0080 42F82130 		str	r3, [r2, r1, lsl #2]
 143              	.LVL5:
 144              	.L4:
 103:hal/Landungsbruecke/tmc/IOs.c **** }
 145              		.loc 1 103 1 view .LVU31
 146 0084 7047     		bx	lr
 147              	.LVL6:
 148              	.L7:
  58:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_MUX(1);
 149              		.loc 1 58 3 is_stmt 1 view .LVU32
 150 0086 4268     		ldr	r2, [r0, #4]
 151 0088 5169     		ldr	r1, [r2, #20]
 152 008a 0B43     		orrs	r3, r3, r1
 153 008c 5361     		str	r3, [r2, #20]
  59:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 154              		.loc 1 59 3 view .LVU33
 155              	.LVL7:
  60:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AN:   config |= PORT_PCR_MUX(0);  break;
 156              		.loc 1 60 3 view .LVU34
 157 008e E9E7     		b	.L25
 158              	.LVL8:
 159              	.L15:
  63:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF3:  config |= PORT_PCR_MUX(3);  break;
 160              		.loc 1 63 23 view .LVU35
  63:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF3:  config |= PORT_PCR_MUX(3);  break;
 161              		.loc 1 63 51 view .LVU36
  63:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF3:  config |= PORT_PCR_MUX(3);  break;
 162              		.loc 1 63 30 is_stmt 0 view .LVU37
 163 0090 4FF40073 		mov	r3, #512
  63:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF3:  config |= PORT_PCR_MUX(3);  break;
 164              		.loc 1 63 2 view .LVU38
 165 0094 E8E7     		b	.L6
 166              	.LVL9:
 167              	.L14:
  64:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF4:  config |= PORT_PCR_MUX(4);  break;
 168              		.loc 1 64 23 is_stmt 1 view .LVU39
  64:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF4:  config |= PORT_PCR_MUX(4);  break;
 169              		.loc 1 64 51 view .LVU40
  64:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF4:  config |= PORT_PCR_MUX(4);  break;
 170              		.loc 1 64 30 is_stmt 0 view .LVU41
 171 0096 4FF44073 		mov	r3, #768
  64:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF4:  config |= PORT_PCR_MUX(4);  break;
 172              		.loc 1 64 2 view .LVU42
 173 009a E5E7     		b	.L6
 174              	.LVL10:
 175              	.L13:
  65:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF5:  config |= PORT_PCR_MUX(5);  break;
 176              		.loc 1 65 23 is_stmt 1 view .LVU43
  65:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF5:  config |= PORT_PCR_MUX(5);  break;
 177              		.loc 1 65 51 view .LVU44
  65:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF5:  config |= PORT_PCR_MUX(5);  break;
 178              		.loc 1 65 30 is_stmt 0 view .LVU45
 179 009c 4FF48063 		mov	r3, #1024
  65:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF5:  config |= PORT_PCR_MUX(5);  break;
 180              		.loc 1 65 2 view .LVU46
 181 00a0 E2E7     		b	.L6
 182              	.LVL11:
 183              	.L12:
  66:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF6:  config |= PORT_PCR_MUX(6);  break;
 184              		.loc 1 66 23 is_stmt 1 view .LVU47
  66:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF6:  config |= PORT_PCR_MUX(6);  break;
 185              		.loc 1 66 51 view .LVU48
  66:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF6:  config |= PORT_PCR_MUX(6);  break;
 186              		.loc 1 66 30 is_stmt 0 view .LVU49
 187 00a2 4FF4A063 		mov	r3, #1280
  66:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF6:  config |= PORT_PCR_MUX(6);  break;
 188              		.loc 1 66 2 view .LVU50
 189 00a6 DFE7     		b	.L6
 190              	.LVL12:
 191              	.L11:
  67:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF7:  config |= PORT_PCR_MUX(7);  break;
 192              		.loc 1 67 23 is_stmt 1 view .LVU51
  67:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF7:  config |= PORT_PCR_MUX(7);  break;
 193              		.loc 1 67 51 view .LVU52
  67:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF7:  config |= PORT_PCR_MUX(7);  break;
 194              		.loc 1 67 30 is_stmt 0 view .LVU53
 195 00a8 4FF4C063 		mov	r3, #1536
  67:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_Mode_AF7:  config |= PORT_PCR_MUX(7);  break;
 196              		.loc 1 67 2 view .LVU54
 197 00ac DCE7     		b	.L6
 198              	.LVL13:
 199              	.L10:
  68:hal/Landungsbruecke/tmc/IOs.c **** 	}
 200              		.loc 1 68 23 is_stmt 1 view .LVU55
  68:hal/Landungsbruecke/tmc/IOs.c **** 	}
 201              		.loc 1 68 51 view .LVU56
  68:hal/Landungsbruecke/tmc/IOs.c **** 	}
 202              		.loc 1 68 30 is_stmt 0 view .LVU57
 203 00ae 4FF4E063 		mov	r3, #1792
  68:hal/Landungsbruecke/tmc/IOs.c **** 	}
 204              		.loc 1 68 2 view .LVU58
 205 00b2 D9E7     		b	.L6
 206              	.LVL14:
 207              	.L21:
  50:hal/Landungsbruecke/tmc/IOs.c **** 	switch(pin->configuration.GPIO_Mode)
 208              		.loc 1 50 11 view .LVU59
 209 00b4 0023     		movs	r3, #0
 210 00b6 D7E7     		b	.L6
 211              	.LVL15:
 212              	.L18:
  93:hal/Landungsbruecke/tmc/IOs.c **** 		config |= PORT_PCR_PS_MASK;
 213              		.loc 1 93 3 is_stmt 1 view .LVU60
  94:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 214              		.loc 1 94 3 view .LVU61
  94:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 215              		.loc 1 94 10 is_stmt 0 view .LVU62
 216 00b8 43F00303 		orr	r3, r3, #3
 217              	.LVL16:
  95:hal/Landungsbruecke/tmc/IOs.c **** 	case GPIO_PuPd_DOWN:
 218              		.loc 1 95 3 is_stmt 1 view .LVU63
 219 00bc DEE7     		b	.L20
 220              	.L19:
  97:hal/Landungsbruecke/tmc/IOs.c **** 		config &= ~(PORT_PCR_PS_MASK);
 221              		.loc 1 97 3 view .LVU64
  97:hal/Landungsbruecke/tmc/IOs.c **** 		config &= ~(PORT_PCR_PS_MASK);
 222              		.loc 1 97 10 is_stmt 0 view .LVU65
 223 00be 43F00203 		orr	r3, r3, #2
 224              	.LVL17:
  98:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 225              		.loc 1 98 3 is_stmt 1 view .LVU66
  99:hal/Landungsbruecke/tmc/IOs.c **** 	}
 226              		.loc 1 99 3 view .LVU67
 227 00c2 DBE7     		b	.L20
 228              		.cfi_endproc
 229              	.LFE1:
 231              		.align	1
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu softvfp
 237              	setPin2Output:
 238              	.LVL18:
 239              	.LFB2:
 104:hal/Landungsbruecke/tmc/IOs.c **** 
 105:hal/Landungsbruecke/tmc/IOs.c **** static void setPin2Output(IOPinTypeDef *pin)
 106:hal/Landungsbruecke/tmc/IOs.c **** {
 240              		.loc 1 106 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		@ link register save eliminated.
 107:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 245              		.loc 1 107 2 view .LVU69
 246              		.loc 1 107 4 is_stmt 0 view .LVU70
 247 00c4 0269     		ldr	r2, [r0, #16]
 248 00c6 12B1     		cbz	r2, .L26
 108:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 109:hal/Landungsbruecke/tmc/IOs.c **** 
 110:hal/Landungsbruecke/tmc/IOs.c **** 	pin->configuration.GPIO_Mode = GPIO_Mode_OUT;
 249              		.loc 1 110 2 is_stmt 1 view .LVU71
 250              		.loc 1 110 31 is_stmt 0 view .LVU72
 251 00c8 0922     		movs	r2, #9
 252 00ca 4275     		strb	r2, [r0, #21]
 111:hal/Landungsbruecke/tmc/IOs.c **** 	setPinConfiguration(pin);
 253              		.loc 1 111 2 is_stmt 1 view .LVU73
 254 00cc B8E7     		b	setPinConfiguration
 255              	.LVL19:
 256              	.L26:
 112:hal/Landungsbruecke/tmc/IOs.c **** }
 257              		.loc 1 112 1 is_stmt 0 view .LVU74
 258 00ce 7047     		bx	lr
 259              		.cfi_endproc
 260              	.LFE2:
 262              		.align	1
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 266              		.fpu softvfp
 268              	setPin2Input:
 269              	.LVL20:
 270              	.LFB3:
 113:hal/Landungsbruecke/tmc/IOs.c **** 
 114:hal/Landungsbruecke/tmc/IOs.c **** static void setPin2Input(IOPinTypeDef *pin)
 115:hal/Landungsbruecke/tmc/IOs.c **** {
 271              		.loc 1 115 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 116:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 276              		.loc 1 116 2 view .LVU76
 277              		.loc 1 116 4 is_stmt 0 view .LVU77
 278 00d0 0269     		ldr	r2, [r0, #16]
 279 00d2 12B1     		cbz	r2, .L28
 117:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 118:hal/Landungsbruecke/tmc/IOs.c **** 
 119:hal/Landungsbruecke/tmc/IOs.c **** 	pin->configuration.GPIO_Mode = GPIO_Mode_IN;
 280              		.loc 1 119 2 is_stmt 1 view .LVU78
 281              		.loc 1 119 31 is_stmt 0 view .LVU79
 282 00d4 0822     		movs	r2, #8
 283 00d6 4275     		strb	r2, [r0, #21]
 120:hal/Landungsbruecke/tmc/IOs.c **** 	setPinConfiguration(pin);
 284              		.loc 1 120 2 is_stmt 1 view .LVU80
 285 00d8 B2E7     		b	setPinConfiguration
 286              	.LVL21:
 287              	.L28:
 121:hal/Landungsbruecke/tmc/IOs.c **** }
 288              		.loc 1 121 1 is_stmt 0 view .LVU81
 289 00da 7047     		bx	lr
 290              		.cfi_endproc
 291              	.LFE3:
 293              		.align	1
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu softvfp
 299              	getPinState:
 300              	.LVL22:
 301              	.LFB5:
 122:hal/Landungsbruecke/tmc/IOs.c **** 
 123:hal/Landungsbruecke/tmc/IOs.c **** static void setPinState(IOPinTypeDef *pin, IO_States state)
 124:hal/Landungsbruecke/tmc/IOs.c **** {
 125:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 126:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 127:hal/Landungsbruecke/tmc/IOs.c **** 
 128:hal/Landungsbruecke/tmc/IOs.c **** 	switch(state)
 129:hal/Landungsbruecke/tmc/IOs.c **** 	{
 130:hal/Landungsbruecke/tmc/IOs.c **** 	case IOS_LOW:
 131:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_Mode   = GPIO_Mode_OUT;
 132:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_PuPd   = GPIO_PuPd_NOPULL;
 133:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_OType  = GPIO_OType_PP;
 134:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 135:hal/Landungsbruecke/tmc/IOs.c **** 		*pin->resetBitRegister = pin->bitWeight;
 136:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 137:hal/Landungsbruecke/tmc/IOs.c **** 	case IOS_HIGH:
 138:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_Mode   = GPIO_Mode_OUT;
 139:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_PuPd   = GPIO_PuPd_NOPULL;
 140:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_OType  = GPIO_OType_PP;
 141:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 142:hal/Landungsbruecke/tmc/IOs.c **** 		*pin->setBitRegister = pin->bitWeight;
 143:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 144:hal/Landungsbruecke/tmc/IOs.c **** 	case IOS_OPEN:
 145:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_Mode  = GPIO_Mode_AN;
 146:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 147:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 148:hal/Landungsbruecke/tmc/IOs.c **** 	case IOS_NOCHANGE:
 149:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 150:hal/Landungsbruecke/tmc/IOs.c **** 	}
 151:hal/Landungsbruecke/tmc/IOs.c **** 
 152:hal/Landungsbruecke/tmc/IOs.c **** 	pin->state = state;
 153:hal/Landungsbruecke/tmc/IOs.c **** 
 154:hal/Landungsbruecke/tmc/IOs.c **** 	setPinConfiguration(pin);
 155:hal/Landungsbruecke/tmc/IOs.c **** }
 156:hal/Landungsbruecke/tmc/IOs.c **** 
 157:hal/Landungsbruecke/tmc/IOs.c **** static IO_States getPinState(IOPinTypeDef *pin)
 158:hal/Landungsbruecke/tmc/IOs.c **** {
 302              		.loc 1 158 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		@ link register save eliminated.
 159:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 307              		.loc 1 159 2 view .LVU83
 308              		.loc 1 159 5 is_stmt 0 view .LVU84
 309 00dc 0369     		ldr	r3, [r0, #16]
 310              		.loc 1 159 4 view .LVU85
 311 00de 5BB1     		cbz	r3, .L35
 160:hal/Landungsbruecke/tmc/IOs.c **** 		return IOS_OPEN;
 161:hal/Landungsbruecke/tmc/IOs.c **** 
 162:hal/Landungsbruecke/tmc/IOs.c **** 	if(pin->configuration.GPIO_Mode == GPIO_Mode_AN)
 312              		.loc 1 162 2 is_stmt 1 view .LVU86
 313              		.loc 1 162 4 is_stmt 0 view .LVU87
 314 00e0 427D     		ldrb	r2, [r0, #21]	@ zero_extendqisi2
 315 00e2 1AB9     		cbnz	r2, .L32
 163:hal/Landungsbruecke/tmc/IOs.c **** 		pin->state = IOS_OPEN;
 316              		.loc 1 163 3 is_stmt 1 view .LVU88
 317              		.loc 1 163 14 is_stmt 0 view .LVU89
 318 00e4 0223     		movs	r3, #2
 319              	.L34:
 164:hal/Landungsbruecke/tmc/IOs.c **** 	else if(GPIO_PDIR_REG(pin->GPIOBase) & pin->bitWeight)
 165:hal/Landungsbruecke/tmc/IOs.c **** 		pin->state = IOS_HIGH;
 166:hal/Landungsbruecke/tmc/IOs.c **** 	else
 167:hal/Landungsbruecke/tmc/IOs.c **** 		pin->state = IOS_LOW;
 320              		.loc 1 167 3 is_stmt 1 view .LVU90
 321              		.loc 1 167 14 is_stmt 0 view .LVU91
 322 00e6 8377     		strb	r3, [r0, #30]
 168:hal/Landungsbruecke/tmc/IOs.c **** 
 169:hal/Landungsbruecke/tmc/IOs.c **** 	return pin->state;
 323              		.loc 1 169 2 is_stmt 1 view .LVU92
 324              		.loc 1 169 12 is_stmt 0 view .LVU93
 325 00e8 807F     		ldrb	r0, [r0, #30]	@ zero_extendqisi2
 326              	.LVL23:
 327              		.loc 1 169 12 view .LVU94
 328 00ea 7047     		bx	lr
 329              	.LVL24:
 330              	.L32:
 164:hal/Landungsbruecke/tmc/IOs.c **** 	else if(GPIO_PDIR_REG(pin->GPIOBase) & pin->bitWeight)
 331              		.loc 1 164 7 is_stmt 1 view .LVU95
 164:hal/Landungsbruecke/tmc/IOs.c **** 	else if(GPIO_PDIR_REG(pin->GPIOBase) & pin->bitWeight)
 332              		.loc 1 164 10 is_stmt 0 view .LVU96
 333 00ec 4268     		ldr	r2, [r0, #4]
 334 00ee 1269     		ldr	r2, [r2, #16]
 164:hal/Landungsbruecke/tmc/IOs.c **** 	else if(GPIO_PDIR_REG(pin->GPIOBase) & pin->bitWeight)
 335              		.loc 1 164 9 view .LVU97
 336 00f0 1340     		ands	r3, r3, r2
 165:hal/Landungsbruecke/tmc/IOs.c **** 	else
 337              		.loc 1 165 3 is_stmt 1 view .LVU98
 165:hal/Landungsbruecke/tmc/IOs.c **** 	else
 338              		.loc 1 165 14 is_stmt 0 view .LVU99
 339 00f2 18BF     		it	ne
 340 00f4 0123     		movne	r3, #1
 341 00f6 F6E7     		b	.L34
 342              	.L35:
 160:hal/Landungsbruecke/tmc/IOs.c **** 
 343              		.loc 1 160 10 view .LVU100
 344 00f8 0220     		movs	r0, #2
 345              	.LVL25:
 170:hal/Landungsbruecke/tmc/IOs.c **** }
 346              		.loc 1 170 1 view .LVU101
 347 00fa 7047     		bx	lr
 348              		.cfi_endproc
 349              	.LFE5:
 351              		.align	1
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 355              		.fpu softvfp
 357              	setPinHigh:
 358              	.LVL26:
 359              	.LFB6:
 171:hal/Landungsbruecke/tmc/IOs.c **** 
 172:hal/Landungsbruecke/tmc/IOs.c **** static void setPinHigh(IOPinTypeDef *pin)
 173:hal/Landungsbruecke/tmc/IOs.c **** {
 360              		.loc 1 173 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364              		@ link register save eliminated.
 174:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 365              		.loc 1 174 2 view .LVU103
 366              		.loc 1 174 5 is_stmt 0 view .LVU104
 367 00fc 0369     		ldr	r3, [r0, #16]
 368              		.loc 1 174 4 view .LVU105
 369 00fe 1BB1     		cbz	r3, .L36
 175:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 176:hal/Landungsbruecke/tmc/IOs.c **** 
 177:hal/Landungsbruecke/tmc/IOs.c **** 	*pin->setBitRegister = pin->bitWeight;
 370              		.loc 1 177 2 is_stmt 1 view .LVU106
 371              		.loc 1 177 6 is_stmt 0 view .LVU107
 372 0100 8268     		ldr	r2, [r0, #8]
 373              		.loc 1 177 23 view .LVU108
 374 0102 1360     		str	r3, [r2]
 178:hal/Landungsbruecke/tmc/IOs.c **** 	pin->state = IOS_HIGH;
 375              		.loc 1 178 2 is_stmt 1 view .LVU109
 376              		.loc 1 178 13 is_stmt 0 view .LVU110
 377 0104 0123     		movs	r3, #1
 378 0106 8377     		strb	r3, [r0, #30]
 379              	.L36:
 179:hal/Landungsbruecke/tmc/IOs.c **** }
 380              		.loc 1 179 1 view .LVU111
 381 0108 7047     		bx	lr
 382              		.cfi_endproc
 383              	.LFE6:
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu softvfp
 391              	setPinLow:
 392              	.LVL27:
 393              	.LFB7:
 180:hal/Landungsbruecke/tmc/IOs.c **** 
 181:hal/Landungsbruecke/tmc/IOs.c **** static void setPinLow(IOPinTypeDef *pin)
 182:hal/Landungsbruecke/tmc/IOs.c **** {
 394              		.loc 1 182 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 183:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 399              		.loc 1 183 2 view .LVU113
 400              		.loc 1 183 5 is_stmt 0 view .LVU114
 401 010a 0369     		ldr	r3, [r0, #16]
 402              		.loc 1 183 4 view .LVU115
 403 010c 1BB1     		cbz	r3, .L41
 184:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 185:hal/Landungsbruecke/tmc/IOs.c **** 
 186:hal/Landungsbruecke/tmc/IOs.c **** 	*pin->resetBitRegister = pin->bitWeight;
 404              		.loc 1 186 2 is_stmt 1 view .LVU116
 405              		.loc 1 186 6 is_stmt 0 view .LVU117
 406 010e C268     		ldr	r2, [r0, #12]
 407              		.loc 1 186 25 view .LVU118
 408 0110 1360     		str	r3, [r2]
 187:hal/Landungsbruecke/tmc/IOs.c **** 	pin->state = IOS_LOW;
 409              		.loc 1 187 2 is_stmt 1 view .LVU119
 410              		.loc 1 187 13 is_stmt 0 view .LVU120
 411 0112 0023     		movs	r3, #0
 412 0114 8377     		strb	r3, [r0, #30]
 413              	.L41:
 188:hal/Landungsbruecke/tmc/IOs.c **** }
 414              		.loc 1 188 1 view .LVU121
 415 0116 7047     		bx	lr
 416              		.cfi_endproc
 417              	.LFE7:
 419              		.align	1
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 423              		.fpu softvfp
 425              	isPinHigh:
 426              	.LVL28:
 427              	.LFB8:
 189:hal/Landungsbruecke/tmc/IOs.c **** 
 190:hal/Landungsbruecke/tmc/IOs.c **** static uint8_t isPinHigh(IOPinTypeDef *pin) // Die Abfrage eines Pins funktioniert nur, wenn der Pi
 191:hal/Landungsbruecke/tmc/IOs.c **** {
 428              		.loc 1 191 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 192:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 433              		.loc 1 192 2 view .LVU123
 434              		.loc 1 192 5 is_stmt 0 view .LVU124
 435 0118 0369     		ldr	r3, [r0, #16]
 436              		.loc 1 192 4 view .LVU125
 437 011a 33B1     		cbz	r3, .L48
 193:hal/Landungsbruecke/tmc/IOs.c **** 		return -1;
 194:hal/Landungsbruecke/tmc/IOs.c **** 
 195:hal/Landungsbruecke/tmc/IOs.c **** 	return (GPIO_PDIR_REG(pin->GPIOBase) & pin->bitWeight)? 1 : 0;
 438              		.loc 1 195 2 is_stmt 1 view .LVU126
 439              		.loc 1 195 10 is_stmt 0 view .LVU127
 440 011c 4268     		ldr	r2, [r0, #4]
 441 011e 1269     		ldr	r2, [r2, #16]
 442              		.loc 1 195 60 view .LVU128
 443 0120 1342     		tst	r3, r2
 444 0122 14BF     		ite	ne
 445 0124 0120     		movne	r0, #1
 446              	.LVL29:
 447              		.loc 1 195 60 view .LVU129
 448 0126 0020     		moveq	r0, #0
 449 0128 7047     		bx	lr
 450              	.LVL30:
 451              	.L48:
 193:hal/Landungsbruecke/tmc/IOs.c **** 		return -1;
 452              		.loc 1 193 10 view .LVU130
 453 012a FF20     		movs	r0, #255
 454              	.LVL31:
 196:hal/Landungsbruecke/tmc/IOs.c **** }
 455              		.loc 1 196 1 view .LVU131
 456 012c 7047     		bx	lr
 457              		.cfi_endproc
 458              	.LFE8:
 460              		.align	1
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 464              		.fpu softvfp
 466              	setPinState:
 467              	.LVL32:
 468              	.LFB4:
 124:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 469              		.loc 1 124 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 125:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 473              		.loc 1 125 2 view .LVU133
 124:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 474              		.loc 1 124 1 is_stmt 0 view .LVU134
 475 012e 38B5     		push	{r3, r4, r5, lr}
 476              	.LCFI0:
 477              		.cfi_def_cfa_offset 16
 478              		.cfi_offset 3, -16
 479              		.cfi_offset 4, -12
 480              		.cfi_offset 5, -8
 481              		.cfi_offset 14, -4
 125:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 482              		.loc 1 125 4 view .LVU135
 483 0130 0369     		ldr	r3, [r0, #16]
 124:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 484              		.loc 1 124 1 view .LVU136
 485 0132 0446     		mov	r4, r0
 486 0134 0D46     		mov	r5, r1
 125:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 487              		.loc 1 125 4 view .LVU137
 488 0136 03B3     		cbz	r3, .L49
 489              	.LVL33:
 490              	.LBB4:
 491              	.LBI4:
 123:hal/Landungsbruecke/tmc/IOs.c **** {
 492              		.loc 1 123 13 is_stmt 1 view .LVU138
 493              	.LBB5:
 128:hal/Landungsbruecke/tmc/IOs.c **** 	{
 494              		.loc 1 128 2 view .LVU139
 495 0138 0129     		cmp	r1, #1
 496 013a 10D0     		beq	.L51
 497 013c 0229     		cmp	r1, #2
 498 013e 17D0     		beq	.L52
 499 0140 41B9     		cbnz	r1, .L53
 131:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_PuPd   = GPIO_PuPd_NOPULL;
 500              		.loc 1 131 3 view .LVU140
 131:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_PuPd   = GPIO_PuPd_NOPULL;
 501              		.loc 1 131 34 is_stmt 0 view .LVU141
 502 0142 0923     		movs	r3, #9
 503 0144 4375     		strb	r3, [r0, #21]
 132:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_OType  = GPIO_OType_PP;
 504              		.loc 1 132 3 is_stmt 1 view .LVU142
 132:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_OType  = GPIO_OType_PP;
 505              		.loc 1 132 34 is_stmt 0 view .LVU143
 506 0146 0176     		strb	r1, [r0, #24]
 133:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 507              		.loc 1 133 3 is_stmt 1 view .LVU144
 133:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 508              		.loc 1 133 34 is_stmt 0 view .LVU145
 509 0148 C175     		strb	r1, [r0, #23]
 134:hal/Landungsbruecke/tmc/IOs.c **** 		*pin->resetBitRegister = pin->bitWeight;
 510              		.loc 1 134 3 is_stmt 1 view .LVU146
 511 014a FFF779FF 		bl	setPinConfiguration
 512              	.LVL34:
 135:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 513              		.loc 1 135 3 view .LVU147
 135:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 514              		.loc 1 135 7 is_stmt 0 view .LVU148
 515 014e C368     		ldr	r3, [r0, #12]
 516              	.L54:
 142:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 517              		.loc 1 142 29 view .LVU149
 518 0150 2269     		ldr	r2, [r4, #16]
 142:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 519              		.loc 1 142 24 view .LVU150
 520 0152 1A60     		str	r2, [r3]
 143:hal/Landungsbruecke/tmc/IOs.c **** 	case IOS_OPEN:
 521              		.loc 1 143 3 is_stmt 1 view .LVU151
 522              	.L53:
 152:hal/Landungsbruecke/tmc/IOs.c **** 
 523              		.loc 1 152 2 view .LVU152
 152:hal/Landungsbruecke/tmc/IOs.c **** 
 524              		.loc 1 152 13 is_stmt 0 view .LVU153
 525 0154 A577     		strb	r5, [r4, #30]
 154:hal/Landungsbruecke/tmc/IOs.c **** }
 526              		.loc 1 154 2 is_stmt 1 view .LVU154
 527 0156 2046     		mov	r0, r4
 528              	.LVL35:
 154:hal/Landungsbruecke/tmc/IOs.c **** }
 529              		.loc 1 154 2 is_stmt 0 view .LVU155
 530              	.LBE5:
 531              	.LBE4:
 155:hal/Landungsbruecke/tmc/IOs.c **** 
 532              		.loc 1 155 1 view .LVU156
 533 0158 BDE83840 		pop	{r3, r4, r5, lr}
 534              	.LCFI1:
 535              		.cfi_remember_state
 536              		.cfi_restore 14
 537              		.cfi_restore 5
 538              		.cfi_restore 4
 539              		.cfi_restore 3
 540              		.cfi_def_cfa_offset 0
 541              	.LVL36:
 542              	.LBB7:
 543              	.LBB6:
 154:hal/Landungsbruecke/tmc/IOs.c **** }
 544              		.loc 1 154 2 view .LVU157
 545 015c 70E7     		b	setPinConfiguration
 546              	.LVL37:
 547              	.L51:
 548              	.LCFI2:
 549              		.cfi_restore_state
 138:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_PuPd   = GPIO_PuPd_NOPULL;
 550              		.loc 1 138 3 is_stmt 1 view .LVU158
 138:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_PuPd   = GPIO_PuPd_NOPULL;
 551              		.loc 1 138 34 is_stmt 0 view .LVU159
 552 015e 0923     		movs	r3, #9
 553 0160 4375     		strb	r3, [r0, #21]
 139:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_OType  = GPIO_OType_PP;
 554              		.loc 1 139 3 is_stmt 1 view .LVU160
 139:hal/Landungsbruecke/tmc/IOs.c **** 		pin->configuration.GPIO_OType  = GPIO_OType_PP;
 555              		.loc 1 139 34 is_stmt 0 view .LVU161
 556 0162 0023     		movs	r3, #0
 557 0164 0376     		strb	r3, [r0, #24]
 140:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 558              		.loc 1 140 3 is_stmt 1 view .LVU162
 140:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 559              		.loc 1 140 34 is_stmt 0 view .LVU163
 560 0166 C375     		strb	r3, [r0, #23]
 141:hal/Landungsbruecke/tmc/IOs.c **** 		*pin->setBitRegister = pin->bitWeight;
 561              		.loc 1 141 3 is_stmt 1 view .LVU164
 562 0168 FFF76AFF 		bl	setPinConfiguration
 563              	.LVL38:
 142:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 564              		.loc 1 142 3 view .LVU165
 142:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 565              		.loc 1 142 7 is_stmt 0 view .LVU166
 566 016c 8368     		ldr	r3, [r0, #8]
 567 016e EFE7     		b	.L54
 568              	.LVL39:
 569              	.L52:
 145:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 570              		.loc 1 145 3 is_stmt 1 view .LVU167
 145:hal/Landungsbruecke/tmc/IOs.c **** 		setPinConfiguration(pin);
 571              		.loc 1 145 33 is_stmt 0 view .LVU168
 572 0170 0023     		movs	r3, #0
 573 0172 4375     		strb	r3, [r0, #21]
 146:hal/Landungsbruecke/tmc/IOs.c **** 		break;
 574              		.loc 1 146 3 is_stmt 1 view .LVU169
 575 0174 FFF764FF 		bl	setPinConfiguration
 576              	.LVL40:
 147:hal/Landungsbruecke/tmc/IOs.c **** 	case IOS_NOCHANGE:
 577              		.loc 1 147 3 view .LVU170
 578 0178 ECE7     		b	.L53
 579              	.LVL41:
 580              	.L49:
 147:hal/Landungsbruecke/tmc/IOs.c **** 	case IOS_NOCHANGE:
 581              		.loc 1 147 3 is_stmt 0 view .LVU171
 582              	.LBE6:
 583              	.LBE7:
 155:hal/Landungsbruecke/tmc/IOs.c **** 
 584              		.loc 1 155 1 view .LVU172
 585 017a 38BD     		pop	{r3, r4, r5, pc}
 586              		.cfi_endproc
 587              	.LFE4:
 589              		.align	1
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 593              		.fpu softvfp
 595              	copyPinConfiguration:
 596              	.LVL42:
 597              	.LFB9:
 197:hal/Landungsbruecke/tmc/IOs.c **** 
 198:hal/Landungsbruecke/tmc/IOs.c **** static void copyPinConfiguration(IOPinInitTypeDef *from, IOPinTypeDef *to)
 199:hal/Landungsbruecke/tmc/IOs.c **** {
 598              		.loc 1 199 1 is_stmt 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		@ link register save eliminated.
 200:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(to))
 603              		.loc 1 200 2 view .LVU174
 604              		.loc 1 200 4 is_stmt 0 view .LVU175
 605 017c 0A69     		ldr	r2, [r1, #16]
 199:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(to))
 606              		.loc 1 199 1 view .LVU176
 607 017e 0346     		mov	r3, r0
 608 0180 0846     		mov	r0, r1
 609              	.LVL43:
 610              		.loc 1 200 4 view .LVU177
 611 0182 42B1     		cbz	r2, .L55
 612              	.LVL44:
 613              	.LBB10:
 614              	.LBI10:
 198:hal/Landungsbruecke/tmc/IOs.c **** {
 615              		.loc 1 198 13 is_stmt 1 view .LVU178
 616              	.LBB11:
 201:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 202:hal/Landungsbruecke/tmc/IOs.c **** 
 203:hal/Landungsbruecke/tmc/IOs.c **** 	to->configuration.GPIO_Mode   = from->GPIO_Mode;
 617              		.loc 1 203 2 view .LVU179
 618              		.loc 1 203 38 is_stmt 0 view .LVU180
 619 0184 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 620              		.loc 1 203 32 view .LVU181
 621 0186 4A75     		strb	r2, [r1, #21]
 204:hal/Landungsbruecke/tmc/IOs.c **** 	to->configuration.GPIO_OType  = from->GPIO_OType;
 622              		.loc 1 204 2 is_stmt 1 view .LVU182
 623              		.loc 1 204 38 is_stmt 0 view .LVU183
 624 0188 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 625              		.loc 1 204 32 view .LVU184
 626 018a CA75     		strb	r2, [r1, #23]
 205:hal/Landungsbruecke/tmc/IOs.c **** 	to->configuration.GPIO_PuPd   = from->GPIO_PuPd;
 627              		.loc 1 205 2 is_stmt 1 view .LVU185
 628              		.loc 1 205 38 is_stmt 0 view .LVU186
 629 018c DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 630              		.loc 1 205 32 view .LVU187
 631 018e 0A76     		strb	r2, [r1, #24]
 206:hal/Landungsbruecke/tmc/IOs.c **** 	to->configuration.GPIO_Speed  = from->GPIO_Speed;
 632              		.loc 1 206 2 is_stmt 1 view .LVU188
 633              		.loc 1 206 38 is_stmt 0 view .LVU189
 634 0190 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 635              	.LVL45:
 636              		.loc 1 206 32 view .LVU190
 637 0192 8B75     		strb	r3, [r1, #22]
 207:hal/Landungsbruecke/tmc/IOs.c **** 	setPinConfiguration(to);
 638              		.loc 1 207 2 is_stmt 1 view .LVU191
 639 0194 54E7     		b	setPinConfiguration
 640              	.LVL46:
 641              	.L55:
 642              		.loc 1 207 2 is_stmt 0 view .LVU192
 643              	.LBE11:
 644              	.LBE10:
 208:hal/Landungsbruecke/tmc/IOs.c **** }
 645              		.loc 1 208 1 view .LVU193
 646 0196 7047     		bx	lr
 647              		.cfi_endproc
 648              	.LFE9:
 650              		.align	1
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 654              		.fpu softvfp
 656              	resetPinConfiguration:
 657              	.LVL47:
 658              	.LFB10:
 209:hal/Landungsbruecke/tmc/IOs.c **** 
 210:hal/Landungsbruecke/tmc/IOs.c **** static void resetPinConfiguration(IOPinTypeDef *pin)
 211:hal/Landungsbruecke/tmc/IOs.c **** {
 659              		.loc 1 211 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 212:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 663              		.loc 1 212 2 view .LVU195
 664              		.loc 1 212 4 is_stmt 0 view .LVU196
 665 0198 0369     		ldr	r3, [r0, #16]
 211:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 666              		.loc 1 211 1 view .LVU197
 667 019a 10B5     		push	{r4, lr}
 668              	.LCFI3:
 669              		.cfi_def_cfa_offset 8
 670              		.cfi_offset 4, -8
 671              		.cfi_offset 14, -4
 211:hal/Landungsbruecke/tmc/IOs.c **** 	if(IS_DUMMY_PIN(pin))
 672              		.loc 1 211 1 view .LVU198
 673 019c 0446     		mov	r4, r0
 674              		.loc 1 212 4 view .LVU199
 675 019e ABB1     		cbz	r3, .L57
 213:hal/Landungsbruecke/tmc/IOs.c **** 		return;
 214:hal/Landungsbruecke/tmc/IOs.c **** 
 215:hal/Landungsbruecke/tmc/IOs.c **** 	copyPinConfiguration(&(pin->resetConfiguration), pin);
 676              		.loc 1 215 2 is_stmt 1 view .LVU200
 677 01a0 0146     		mov	r1, r0
 678 01a2 1930     		adds	r0, r0, #25
 679              	.LVL48:
 680              		.loc 1 215 2 is_stmt 0 view .LVU201
 681 01a4 FFF7EAFF 		bl	copyPinConfiguration
 682              	.LVL49:
 216:hal/Landungsbruecke/tmc/IOs.c **** 
 217:hal/Landungsbruecke/tmc/IOs.c **** 	// Extra Reset Konfiguration für CLK16
 218:hal/Landungsbruecke/tmc/IOs.c **** 	if(pin == &IOMap.CLK16)
 683              		.loc 1 218 2 is_stmt 1 view .LVU202
 684              		.loc 1 218 4 is_stmt 0 view .LVU203
 685 01a8 094B     		ldr	r3, .L61
 686 01aa 9C42     		cmp	r4, r3
 687 01ac 0ED1     		bne	.L57
 688              	.LBB14:
 689              	.LBI14:
 210:hal/Landungsbruecke/tmc/IOs.c **** {
 690              		.loc 1 210 13 is_stmt 1 view .LVU204
 691              	.LVL50:
 692              	.LBB15:
 219:hal/Landungsbruecke/tmc/IOs.c **** 	{
 220:hal/Landungsbruecke/tmc/IOs.c **** 		SIM_SOPT2 &= ~SIM_SOPT2_CLKOUTSEL_MASK;
 693              		.loc 1 220 3 view .LVU205
 694              		.loc 1 220 13 is_stmt 0 view .LVU206
 695 01ae 094A     		ldr	r2, .L61+4
 696 01b0 41F20403 		movw	r3, #4100
 697              	.LVL51:
 698              		.loc 1 220 13 view .LVU207
 699 01b4 D158     		ldr	r1, [r2, r3]
 700 01b6 21F0E001 		bic	r1, r1, #224
 701 01ba D150     		str	r1, [r2, r3]
 221:hal/Landungsbruecke/tmc/IOs.c **** 		SIM_SOPT2 |= SIM_SOPT2_CLKOUTSEL(6);
 702              		.loc 1 221 3 is_stmt 1 view .LVU208
 703              		.loc 1 221 13 is_stmt 0 view .LVU209
 704 01bc D158     		ldr	r1, [r2, r3]
 705 01be 41F0C001 		orr	r1, r1, #192
 706 01c2 D150     		str	r1, [r2, r3]
 222:hal/Landungsbruecke/tmc/IOs.c **** 		PORTC_PCR3 = PORT_PCR_MUX(5);
 707              		.loc 1 222 3 is_stmt 1 view .LVU210
 708              		.loc 1 222 14 is_stmt 0 view .LVU211
 709 01c4 044B     		ldr	r3, .L61+8
 710 01c6 4FF4A062 		mov	r2, #1280
 711 01ca DA60     		str	r2, [r3, #12]
 712              	.LVL52:
 713              	.L57:
 714              		.loc 1 222 14 view .LVU212
 715              	.LBE15:
 716              	.LBE14:
 223:hal/Landungsbruecke/tmc/IOs.c **** 	}
 224:hal/Landungsbruecke/tmc/IOs.c **** }
 717              		.loc 1 224 1 view .LVU213
 718 01cc 10BD     		pop	{r4, pc}
 719              	.LVL53:
 720              	.L62:
 721              		.loc 1 224 1 view .LVU214
 722 01ce 00BF     		.align	2
 723              	.L61:
 724 01d0 E8010000 		.word	IOMap+488
 725 01d4 00700440 		.word	1074032640
 726 01d8 00B00440 		.word	1074049024
 727              		.cfi_endproc
 728              	.LFE10:
 730              		.comm	hwid,1,1
 731              		.comm	HAL,48,4
 732              		.comm	UART,40,4
 733              		.comm	Timer,16,4
 734              		.comm	WLAN,36,4
 735              		.comm	RS232,36,4
 736              		.comm	LEDs,28,4
 737              		.comm	USB,36,4
 738              		.comm	uart0_interrupt,1,1
 739              		.comm	ADCs,32,4
 740              		.comm	SPI,44,4
 741              		.comm	IOMap,2088,4
 742              		.global	IOs
 743              		.comm	Cpu,8,4
 744              		.data
 745              		.align	2
 748              	IOs:
 749 0000 00000000 		.word	setPinConfiguration
 750 0004 00000000 		.word	copyPinConfiguration
 751 0008 00000000 		.word	resetPinConfiguration
 752 000c 00000000 		.word	setPin2Output
 753 0010 00000000 		.word	setPin2Input
 754 0014 00000000 		.word	setPinHigh
 755 0018 00000000 		.word	setPinLow
 756 001c 00000000 		.word	setPinState
 757 0020 00000000 		.word	getPinState
 758 0024 00000000 		.word	isPinHigh
 759 0028 00000000 		.word	init
 760 002c 00000000 		.space	8
 760      00000000 
 761              		.bss
 762              		.align	1
 765              	ADCValue:
 766 0000 00000000 		.space	12
 766      00000000 
 766      00000000 
 767              		.text
 768              	.Letext0:
 769              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none
 770              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 771              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 772              		.file 5 "TMC-API/tmc/helpers/Types.h"
 773              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 774              		.file 7 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 775              		.file 8 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 776              		.file 9 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 777              		.file 10 "hal/Landungsbruecke/freescale/MK20D10.h"
 778              		.file 11 "./hal/Landungsbruecke/freescale/USB_CDC/PE_Types.h"
 779              		.file 12 "./hal/Landungsbruecke/freescale/Cpu.h"
 780              		.file 13 "./hal/IOs.h"
 781              		.file 14 "./hal/IOMap.h"
 782              		.file 15 "./hal/SPI.h"
 783              		.file 16 "./hal/ADCs.h"
 784              		.file 17 "./hal/RXTX.h"
 785              		.file 18 "./hal/USB.h"
 786              		.file 19 "./hal/LEDs.h"
 787              		.file 20 "./hal/RS232.h"
 788              		.file 21 "./hal/WLAN.h"
 789              		.file 22 "./hal/Timer.h"
 790              		.file 23 "./hal/UART.h"
 791              		.file 24 "./hal/HAL.h"
DEFINED SYMBOLS
                            *ABS*:00000000 IOs.c
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:15     .text:00000000 $t
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:22     .text:00000000 init
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:64     .text:0000003c $d
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:68     .text:00000040 $t
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:74     .text:00000040 setPinConfiguration
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:96     .text:00000050 $d
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:237    .text:000000c4 setPin2Output
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:268    .text:000000d0 setPin2Input
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:299    .text:000000dc getPinState
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:357    .text:000000fc setPinHigh
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:391    .text:0000010a setPinLow
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:425    .text:00000118 isPinHigh
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:466    .text:0000012e setPinState
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:595    .text:0000017c copyPinConfiguration
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:656    .text:00000198 resetPinConfiguration
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:724    .text:000001d0 $d
                            *COM*:00000828 IOMap
                            *COM*:00000001 hwid
                            *COM*:00000030 HAL
                            *COM*:00000028 UART
                            *COM*:00000010 Timer
                            *COM*:00000024 WLAN
                            *COM*:00000024 RS232
                            *COM*:0000001c LEDs
                            *COM*:00000024 USB
                            *COM*:00000001 uart0_interrupt
                            *COM*:00000020 ADCs
                            *COM*:0000002c SPI
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:748    .data:00000000 IOs
                            *COM*:00000008 Cpu
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:745    .data:00000000 $d
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:762    .bss:00000000 $d
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:765    .bss:00000000 ADCValue
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:105    .text:00000059 $d
C:\Users\Shubham\AppData\Local\Temp\cczusLlR.s:105    .text:0000005a $t

NO UNDEFINED SYMBOLS
