#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 13 06:03:23 2025
# Process ID         : 9936
# Current directory  : C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent12928 C:\Users\yourmum\Downloads\fpga-pain\fpga-pain\build\vivado\blank.xpr
# Log file           : C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/vivado.log
# Journal file       : C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado\vivado.jou
# Running On         : PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 9900X 12-Core Processor            
# CPU Frequency      : 4392 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 66125 MB
# Swap memory        : 4160 MB
# Total Virtual      : 70286 MB
# Available Virtual  : 44699 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1360.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1451.891 ; gain = 0.582
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2051.680 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2051.680 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2051.680 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.680 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2051.680 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2051.680 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2051.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2051.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2411.145 ; gain = 1201.059
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -nworst 10000 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2751.129 ; gain = 319.422
phys_opt_design -directive AggressiveExplore
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 3603.629 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.14s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3603.629 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.420 | TNS=-6.481 | WHS=0.035 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1228c764a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3603.629 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.420 | TNS=-6.481 | WHS=0.035 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_0. Processed net: brams/bram1/M_bram1_read_data[0].
INFO: [Physopt 32-703] Processed net sm/D_states_q[5]. Clock skew was adjusted for instance sm/D_states_q_reg[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.275. Path group: clk_0. Processed net: sm/D_states_q[5].
INFO: [Physopt 32-703] Processed net sm/D_states_q[5]. Clock skew was adjusted for instance sm/D_states_q_reg[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.212. Path group: clk_0. Processed net: sm/D_states_q[5].
INFO: [Physopt 32-663] Processed net sm/D_states_q_reg[1]_rep_0.  Re-placed instance sm/D_states_q_reg[1]_rep
INFO: [Physopt 32-952] Improved path group WNS = -0.203. Path group: clk_0. Processed net: sm/D_states_q_reg[1]_rep_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_0. Processed net: sm/D_states_q[5].
INFO: [Physopt 32-703] Processed net sm/D_states_q_reg[4]_rep__0_n_0. Clock skew was adjusted for instance sm/D_states_q_reg[4]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.192. Path group: clk_0. Processed net: sm/D_states_q_reg[4]_rep__0_n_0.
INFO: [Physopt 32-703] Processed net sm/D_states_q[4]. Clock skew was adjusted for instance sm/D_states_q_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.162. Path group: clk_0. Processed net: sm/D_states_q[4].
INFO: [Physopt 32-703] Processed net sm/D_states_q[3]. Clock skew was adjusted for instance sm/D_states_q_reg[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.051. Path group: clk_0. Processed net: sm/D_states_q[3].
INFO: [Physopt 32-710] Processed net display/ADDRARDADDR[7]. Critical path length was reduced through logic transformation on cell display/ram_reg_i_6__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.037. Path group: clk_0. Processed net: sm/ram_reg_i_55_5.
INFO: [Physopt 32-710] Processed net display/ADDRARDADDR[8]. Critical path length was reduced through logic transformation on cell display/ram_reg_i_5__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: clk_0. Processed net: sm/ram_reg_i_55_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_0. Processed net: sm/D_states_q_reg[2]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_0. Processed net: sm/D_states_q[7]_i_5_n_0.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_5_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.003. Path group: clk_0. Processed net: L_reg/D_last_q_reg.
INFO: [Physopt 32-703] Processed net sm/D_states_q_reg[4]_rep__0_n_0. Clock skew was adjusted for instance sm/D_states_q_reg[4]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.002. Path group: clk_0. Processed net: sm/D_states_q_reg[4]_rep__0_n_0.
INFO: [Physopt 32-710] Processed net display/ADDRARDADDR[11]. Critical path length was reduced through logic transformation on cell display/ram_reg_i_2__0_comp.
INFO: [Physopt 32-735] Processed net sm/ram_reg_i_55_1. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.035 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.035 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3603.629 ; gain = 0.000
Phase 2 Critical Path Optimization | Checksum: 1228c764a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3603.629 ; gain = 0.000

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.035 | THS=0.000 |
INFO: [Physopt 32-45] Identified 0 candidate net for hold slack optimization.
INFO: [Physopt 32-234] Optimized 0 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 0 buffers.

INFO: [Physopt 32-668] Current Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.035 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 1228c764a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3603.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3603.629 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.030 | TNS=0.000 | WHS=0.035 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.450  |          6.481  |            0  |              0  |                    11  |           0  |           1  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3603.629 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 24d68023f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3603.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3603.629 ; gain = 17.723
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -nworst 10000 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3603.629 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 06:05:58 2025...
