Release 13.2 - xst O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jenn/quad/quad_fpga/ipcore_dir/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/jenn/quad/quad_fpga/spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <rtl> of entity <spi_slave>.
WARNING:HDLCompiler:957 - "/home/jenn/quad/quad_fpga/spi_slave.vhd" Line 361: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "/home/jenn/quad/quad_fpga/spi_slave.vhd" Line 369: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "/home/jenn/quad/quad_fpga/spi_slave.vhd" Line 378: Case choice must be a locally static expression
Parsing VHDL file "/home/jenn/quad/quad_fpga/reg_file.vhd" into library work
Parsing entity <reg_file>.
Parsing architecture <Behavioral> of entity <reg_file>.
Parsing VHDL file "/home/jenn/quad/quad_fpga/pcm_gen.vhd" into library work
Parsing entity <pcm_gen>.
Parsing architecture <Behavioral> of entity <pcm_gen>.
Parsing VHDL file "/home/jenn/quad/quad_fpga/mem_spi.vhd" into library work
Parsing entity <mem_spi>.
Parsing architecture <Behavioral> of entity <mem_spi>.
WARNING:HDLCompiler:946 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" Line 146: Actual for formal port din is neither a static name nor a globally static expression
Parsing VHDL file "/home/jenn/quad/quad_fpga/ipcore_dir/clk_100mhz/example_design/clk_100mhz_exdes.vhd" into library work
Parsing entity <clk_100mhz_exdes>.
Parsing architecture <xilinx> of entity <clk_100mhz_exdes>.
Parsing VHDL file "/home/jenn/quad/quad_fpga/ipcore_dir/clk_100mhz.vhd" into library work
Parsing entity <clk_100mhz>.
Parsing architecture <xilinx> of entity <clk_100mhz>.
Parsing VHDL file "/home/jenn/quad/quad_fpga/toplevel.vhd" into library work
Parsing entity <toplevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <toplevel> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/jenn/quad/quad_fpga/toplevel.vhd" Line 23: Using initial value '0' for wr_en since it is never assigned
WARNING:HDLCompiler:871 - "/home/jenn/quad/quad_fpga/toplevel.vhd" Line 24: Using initial value "00000000" for wr_addr since it is never assigned
WARNING:HDLCompiler:871 - "/home/jenn/quad/quad_fpga/toplevel.vhd" Line 25: Using initial value "0000000000000000" for wr_data since it is never assigned

Elaborating entity <clk_100mhz> (architecture <xilinx>) from library <work>.

Elaborating entity <mem_spi> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" Line 69: Using initial value '0' for fifo_rst since it is never assigned

Elaborating entity <spi_slave> (architecture <rtl>) with generics from library <work>.

Elaborating entity <reg_file> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.

Elaborating entity <pcm_gen> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <toplevel>.
    Related source file is "/home/jenn/quad/quad_fpga/toplevel.vhd".
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/toplevel.vhd" line 61: Output port <LOCKED> of the instance <clk_100mhz_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_1mhz>.
    Found 18-bit register for signal <idle_counter>.
    Found 1-bit register for signal <rd_en>.
    Found 10-bit register for signal <pcm_array<0>>.
    Found 10-bit register for signal <pcm_array<1>>.
    Found 10-bit register for signal <pcm_array<2>>.
    Found 10-bit register for signal <pcm_array<3>>.
    Found 3-bit register for signal <last_state>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <clk_1mhz_cnt>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | fastclk (rising_edge)                          |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <clk_1mhz_cnt[5]_GND_4_o_add_1_OUT> created at line 105.
    Found 18-bit adder for signal <idle_counter[17]_GND_4_o_add_4_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <toplevel> synthesized.

Synthesizing Unit <clk_100mhz>.
    Related source file is "/home/jenn/quad/quad_fpga/ipcore_dir/clk_100mhz.vhd".
    Summary:
	no macro.
Unit <clk_100mhz> synthesized.

Synthesizing Unit <mem_spi>.
    Related source file is "/home/jenn/quad/quad_fpga/mem_spi.vhd".
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 112: Output port <state_dbg_o> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 112: Output port <sh_reg_dbg_o> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 112: Output port <di_req_o> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 112: Output port <wr_ack_o> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 112: Output port <do_transfer_o> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 112: Output port <wren_o> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 112: Output port <rx_bit_next_o> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 142: Output port <full> of the instance <afifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jenn/quad/quad_fpga/mem_spi.vhd" line 142: Output port <almost_full> of the instance <afifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <do_valid_delay>.
    Found 1-bit register for signal <addr_rxd>.
    Found 8-bit register for signal <addr_hold>.
    Found 1-bit register for signal <lsb_rxd>.
    Found 8-bit register for signal <lsb_hold>.
    Found 1-bit register for signal <reg_wr_en>.
    Found 1-bit register for signal <rd_data_ready_reg>.
    Found 1-bit register for signal <spi_do_valid_delay>.
    Found 8-bit adder for signal <addr_hold[7]_GND_13_o_add_0_OUT> created at line 1241.
    Found 1-bit tristate buffer for signal <miso> created at line 213
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <mem_spi> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/jenn/quad/quad_fpga/spi_slave.vhd".
        N = 8
        CPOL = '1'
        CPHA = '1'
        PREFETCH = 1
    Found 1-bit register for signal <preload_miso>.
    Found 4-bit register for signal <state_reg>.
    Found 1-bit register for signal <do_valid_B>.
    Found 1-bit register for signal <do_valid_C>.
    Found 1-bit register for signal <do_valid_D>.
    Found 1-bit register for signal <do_valid_o_reg>.
    Found 1-bit register for signal <di_req_o_A>.
    Found 1-bit register for signal <di_req_o_B>.
    Found 1-bit register for signal <di_req_o_C>.
    Found 1-bit register for signal <di_req_o_D>.
    Found 1-bit register for signal <di_req_o_reg>.
    Found 8-bit register for signal <di_reg>.
    Found 1-bit register for signal <wren>.
    Found 8-bit register for signal <sh_reg>.
    Found 8-bit register for signal <do_buffer_reg>.
    Found 1-bit register for signal <do_transfer_reg>.
    Found 1-bit register for signal <di_req_reg>.
    Found 1-bit register for signal <wr_ack_reg>.
    Found 1-bit register for signal <tx_bit_reg>.
    Found 1-bit register for signal <do_valid_A>.
    Found 4-bit subtractor for signal <GND_14_o_GND_14_o_sub_6_OUT<3:0>> created at line 376.
    Found 4-bit comparator greater for signal <state_reg[3]_GND_14_o_LessThan_9_o> created at line 369
    Found 4-bit comparator greater for signal <GND_14_o_state_reg[3]_LessThan_10_o> created at line 369
    Found 4-bit comparator greater for signal <state_reg[3]_GND_14_o_LessThan_11_o> created at line 378
    Found 4-bit comparator greater for signal <GND_14_o_state_reg[3]_LessThan_12_o> created at line 378
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "/home/jenn/quad/quad_fpga/reg_file.vhd".
        addr_len = 7
        data_len = 16
    Found 16-bit register for signal <rd_data_reg>.
    Found 128x16-bit dual-port RAM <Mram_regs> for signal <regs>.
    Summary:
	inferred   2 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <reg_file> synthesized.

Synthesizing Unit <pcm_gen>.
    Related source file is "/home/jenn/quad/quad_fpga/pcm_gen.vhd".
    Found 12-bit register for signal <pcm_count>.
    Found 12-bit register for signal <pulse_width_reg>.
    Found 1-bit register for signal <pcm_out_reg>.
    Found 12-bit adder for signal <GND_45_o_pulse_width_reg[11]_add_0_OUT> created at line 1247.
    Found 12-bit adder for signal <pcm_count[11]_GND_45_o_add_4_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <pcm_count[11]_GND_45_o_LessThan_2_o> created at line 25
    Found 12-bit comparator greater for signal <pcm_count[11]_GND_45_o_LessThan_3_o> created at line 25
    Found 12-bit comparator greater for signal <GND_45_o_pcm_count[11]_LessThan_4_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pcm_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x16-bit dual-port RAM                              : 2
# Adders/Subtractors                                   : 12
 12-bit adder                                          : 8
 18-bit adder                                          : 1
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 50
 1-bit register                                        : 28
 10-bit register                                       : 4
 12-bit register                                       : 8
 16-bit register                                       : 1
 18-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 16
 12-bit comparator greater                             : 12
 4-bit comparator greater                              : 4
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 9
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <afifo>.
INFO:Xst:2261 - The FF/Latch <pulse_width_reg_10> in Unit <pcms[0].pcm> is equivalent to the following FF/Latch, which will be removed : <pulse_width_reg_11> 
INFO:Xst:2261 - The FF/Latch <pulse_width_reg_10> in Unit <pcms[1].pcm> is equivalent to the following FF/Latch, which will be removed : <pulse_width_reg_11> 
INFO:Xst:2261 - The FF/Latch <pulse_width_reg_10> in Unit <pcms[2].pcm> is equivalent to the following FF/Latch, which will be removed : <pulse_width_reg_11> 
INFO:Xst:2261 - The FF/Latch <pulse_width_reg_10> in Unit <pcms[3].pcm> is equivalent to the following FF/Latch, which will be removed : <pulse_width_reg_11> 
WARNING:Xst:1293 - FF/Latch <pulse_width_reg_10> has a constant value of 0 in block <pcms[0].pcm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pulse_width_reg_10> has a constant value of 0 in block <pcms[1].pcm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pulse_width_reg_10> has a constant value of 0 in block <pcms[2].pcm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pulse_width_reg_10> has a constant value of 0 in block <pcms[3].pcm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_data_reg_10> of sequential type is unconnected in block <regs>.
WARNING:Xst:2677 - Node <rd_data_reg_11> of sequential type is unconnected in block <regs>.
WARNING:Xst:2677 - Node <rd_data_reg_12> of sequential type is unconnected in block <regs>.
WARNING:Xst:2677 - Node <rd_data_reg_13> of sequential type is unconnected in block <regs>.
WARNING:Xst:2677 - Node <rd_data_reg_14> of sequential type is unconnected in block <regs>.
WARNING:Xst:2677 - Node <rd_data_reg_15> of sequential type is unconnected in block <regs>.

Synthesizing (advanced) Unit <mem_spi>.
The following registers are absorbed into counter <addr_hold>: 1 register on signal <addr_hold>.
Unit <mem_spi> synthesized (advanced).

Synthesizing (advanced) Unit <pcm_gen>.
The following registers are absorbed into counter <pcm_count>: 1 register on signal <pcm_count>.
Unit <pcm_gen> synthesized (advanced).

Synthesizing (advanced) Unit <reg_file>.
INFO:Xst:3226 - The RAM <Mram_regs> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_data_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <rd_en>         | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <rd_data_reg>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 16-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 16-bit                   |          |
    |     addrB          | connected to signal <rd_addr_a>     |          |
    |     doB            | connected to signal <rd_data_a>     |          |
    -----------------------------------------------------------------------
Unit <reg_file> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel>.
The following registers are absorbed into counter <clk_1mhz_cnt>: 1 register on signal <clk_1mhz_cnt>.
The following registers are absorbed into counter <idle_counter>: 1 register on signal <idle_counter>.
Unit <toplevel> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x16-bit dual-port block RAM                        : 1
 128x16-bit dual-port distributed RAM                  : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 4
 4-bit subtractor                                      : 1
# Counters                                             : 7
 12-bit up counter                                     : 4
 18-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 155
 Flip-Flops                                            : 155
# Comparators                                          : 16
 12-bit comparator greater                             : 12
 4-bit comparator greater                              : 4
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <pulse_width_reg_10> has a constant value of 0 in block <pcm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pulse_width_reg_11> has a constant value of 0 in block <pcm_gen>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 000
 read0 | 001
 read1 | 010
 read2 | 011
 read3 | 100
-------------------

Optimizing unit <toplevel> ...

Optimizing unit <spi_slave> ...

Optimizing unit <pcm_gen> ...
WARNING:Xst:2677 - Node <mem/spi_slave/di_req_o_D> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <mem/spi_slave/di_req_o_C> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <mem/spi_slave/di_req_o_B> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <mem/spi_slave/di_req_o_A> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <mem/spi_slave/di_req_reg> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <mem/spi_slave/di_req_o_reg> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 2.
Forward register balancing over carry chain Mcount_idle_counter_cy<0>
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <mem/afifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <mem/afifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <mem/afifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <mem/afifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <mem/afifo> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <mem/afifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Pipelining and Register Balancing Report ...

Processing Unit <toplevel> :
	Register(s) idle_counter_13 idle_counter_14 idle_counter_11 idle_counter_12 idle_counter_0 idle_counter_10 has(ve) been forward balanced into : state_FSM_FFd3-In1_FRB.
	Register(s) idle_counter_2 idle_counter_3 idle_counter_17 idle_counter_1 idle_counter_15 idle_counter_16 has(ve) been forward balanced into : state_FSM_FFd3-In2_FRB.
Unit <toplevel> processed.

Final Macro Processing ...

Processing Unit <toplevel> :
	Found 2-bit shift register for signal <mem/spi_slave/do_valid_D>.
Unit <toplevel> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 230
 Flip-Flops                                            : 230
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : toplevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 438
#      GND                         : 2
#      INV                         : 14
#      LUT1                        : 61
#      LUT2                        : 19
#      LUT3                        : 44
#      LUT4                        : 61
#      LUT5                        : 19
#      LUT6                        : 53
#      MUXCY                       : 88
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 74
# FlipFlops/Latches                : 262
#      FD                          : 32
#      FD_1                        : 1
#      FDC                         : 7
#      FDCE                        : 18
#      FDE                         : 131
#      FDP                         : 7
#      FDP_1                       : 1
#      FDPE                        : 1
#      FDR                         : 56
#      FDRE                        : 8
# RAMS                             : 18
#      RAM128X1D                   : 16
#      RAMB8BWER                   : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 4
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             257  out of  30064     0%  
 Number of Slice LUTs:                  336  out of  15032     2%  
    Number used as Logic:               271  out of  15032     1%  
    Number used as Memory:               65  out of   3664     1%  
       Number used as RAM:               64
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    460
   Number with an unused Flip Flop:     203  out of    460    44%  
   Number with an unused LUT:           124  out of    460    26%  
   Number of fully used LUT-FF pairs:   133  out of    460    28%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    186     4%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     52     1%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk_12mhz                          | clk_100mhz_i/dcm_sp_inst:CLKFX| 165   |
sclk                               | BUFGP                         | 24    |
clk_1mhz                           | BUFG                          | 92    |
-----------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 40.349ns (Maximum Frequency: 24.784MHz)
   Minimum input arrival time before clock: 3.845ns
   Maximum output required time after clock: 4.610ns
   Maximum combinational path delay: 4.842ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_12mhz'
  Clock period: 40.349ns (frequency: 24.784MHz)
  Total number of paths / destination ports: 1338 / 478
-------------------------------------------------------------------------
Delay:               4.842ns (Levels of Logic = 5)
  Source:            mem/fifo_read_en_hold (FF)
  Destination:       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Source Clock:      clk_12mhz rising 8.3X
  Destination Clock: clk_12mhz rising 8.3X

  Data Path: mem/fifo_read_en_hold to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.072  mem/fifo_read_en_hold (mem/fifo_read_en_hold)
     LUT3:I2->O            4   0.205   0.788  mem/fifo_read_en1 (mem/fifo_read_en)
     begin scope: 'mem/afifo:rd_en'
     LUT2:I0->O           13   0.203   1.037  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT6:I4->O            1   0.203   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o13 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o12)
     LUT6:I5->O            2   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o17 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_8_o)
     FDP:D                     0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      4.842ns (1.365ns logic, 3.477ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 6.352ns (frequency: 157.431MHz)
  Total number of paths / destination ports: 217 / 31
-------------------------------------------------------------------------
Delay:               3.176ns (Levels of Logic = 2)
  Source:            mem/spi_slave/state_reg_2 (FF)
  Destination:       mem/spi_slave/tx_bit_reg (FF)
  Source Clock:      sclk rising
  Destination Clock: sclk falling

  Data Path: mem/spi_slave/state_reg_2 to mem/spi_slave/tx_bit_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.447   1.537  mem/spi_slave/state_reg_2 (mem/spi_slave/state_reg_2)
     LUT6:I0->O            1   0.203   0.684  mem/spi_slave/tx_bit_next1 (mem/spi_slave/tx_bit_next1)
     LUT3:I1->O            1   0.203   0.000  mem/spi_slave/tx_bit_next3 (mem/spi_slave/tx_bit_next)
     FD_1:D                    0.102          mem/spi_slave/tx_bit_reg
    ----------------------------------------
    Total                      3.176ns (0.955ns logic, 2.221ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1mhz'
  Clock period: 5.007ns (frequency: 199.724MHz)
  Total number of paths / destination ports: 1408 / 140
-------------------------------------------------------------------------
Delay:               5.007ns (Levels of Logic = 5)
  Source:            pcms[3].pcm/pulse_width_reg_6 (FF)
  Destination:       pcms[3].pcm/pcm_out_reg (FF)
  Source Clock:      clk_1mhz rising
  Destination Clock: clk_1mhz rising

  Data Path: pcms[3].pcm/pulse_width_reg_6 to pcms[3].pcm/pcm_out_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.788  pcms[3].pcm/pulse_width_reg_6 (pcms[3].pcm/pulse_width_reg_6)
     LUT2:I0->O            2   0.203   0.845  pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>_SW0 (N01)
     LUT6:I3->O            2   0.205   0.721  pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9> (pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>)
     LUT4:I2->O            1   0.203   0.000  pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lut<4> (pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lut<4>)
     MUXCY:S->O            1   0.366   0.924  pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4> (pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>)
     LUT6:I1->O            1   0.203   0.000  pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o (pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o)
     FD:D                      0.102          pcms[3].pcm/pcm_out_reg
    ----------------------------------------
    Total                      5.007ns (1.729ns logic, 3.278ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_12mhz'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.845ns (Levels of Logic = 2)
  Source:            ssel (PAD)
  Destination:       mem/lsb_hold_7 (FF)
  Destination Clock: clk_12mhz rising 8.3X

  Data Path: ssel to mem/lsb_hold_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.297  ssel_IBUF (ssel_IBUF)
     LUT5:I1->O            8   0.203   0.802  mem/_n0089_inv21 (mem/_n0089_inv)
     FDE:CE                    0.322          mem/lsb_hold_0
    ----------------------------------------
    Total                      3.845ns (1.747ns logic, 2.098ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.701ns (Levels of Logic = 1)
  Source:            ssel (PAD)
  Destination:       mem/spi_slave/state_reg_3 (FF)
  Destination Clock: sclk rising

  Data Path: ssel to mem/spi_slave/state_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.049  ssel_IBUF (ssel_IBUF)
     FDC:CLR                   0.430          mem/spi_slave/state_reg_0
    ----------------------------------------
    Total                      2.701ns (1.652ns logic, 1.049ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1mhz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            pcms[3].pcm/pcm_out_reg (FF)
  Destination:       pcm_out<3> (PAD)
  Source Clock:      clk_1mhz rising

  Data Path: pcms[3].pcm/pcm_out_reg to pcm_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  pcms[3].pcm/pcm_out_reg (pcms[3].pcm/pcm_out_reg)
     OBUF:I->O                 2.571          pcm_out_3_OBUF (pcm_out<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.610ns (Levels of Logic = 2)
  Source:            mem/spi_slave/preload_miso (FF)
  Destination:       miso (PAD)
  Source Clock:      sclk falling

  Data Path: mem/spi_slave/preload_miso to miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.447   0.808  mem/spi_slave/preload_miso (mem/spi_slave/preload_miso)
     LUT3:I0->O            1   0.205   0.579  mem/spi_slave/Mmux_spi_miso_o11 (mem/spi_miso)
     OBUFT:I->O                2.571          miso_OBUFT (miso)
    ----------------------------------------
    Total                      4.610ns (3.223ns logic, 1.387ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_12mhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            mem/spi_slave/di_reg_7 (FF)
  Destination:       miso (PAD)
  Source Clock:      clk_12mhz rising 8.3X

  Data Path: mem/spi_slave/di_reg_7 to miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.617  mem/spi_slave/di_reg_7 (mem/spi_slave/di_reg_7)
     LUT3:I2->O            1   0.205   0.579  mem/spi_slave/Mmux_spi_miso_o11 (mem/spi_miso)
     OBUFT:I->O                2.571          miso_OBUFT (miso)
    ----------------------------------------
    Total                      4.419ns (3.223ns logic, 1.196ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.842ns (Levels of Logic = 2)
  Source:            ssel (PAD)
  Destination:       miso (PAD)

  Data Path: ssel to miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.049  ssel_IBUF (ssel_IBUF)
     OBUFT:T->O                2.571          miso_OBUFT (miso)
    ----------------------------------------
    Total                      4.842ns (3.793ns logic, 1.049ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_12mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    4.842|         |         |         |
sclk           |    1.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    1.128|         |         |         |
clk_1mhz       |    5.007|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    2.726|         |    2.726|         |
sclk           |    3.176|         |    3.176|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.09 secs
 
--> 


Total memory usage is 292440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :   22 (   0 filtered)

