#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a36460 .scope module, "addLeft" "addLeft" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "contProgramData";
    .port_info 2 /INPUT 64 "shiftLef";
    .port_info 3 /OUTPUT 72 "salidaAddLeft";
P_0000000000974dd0 .param/l "B" 0 2 7, +C4<00000000000000000000000000000001>;
o0000000000976f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000976eb0_0 .net "clk", 0 0, o0000000000976f58;  0 drivers
o0000000000976f88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000a365f0_0 .net "contProgramData", 7 0, o0000000000976f88;  0 drivers
v0000000000a36690_0 .var "salidaAddLeft", 71 0;
o0000000000976fe8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000a36730_0 .net "shiftLef", 63 0, o0000000000976fe8;  0 drivers
E_0000000000974690 .event posedge, v0000000000976eb0_0;
    .scope S_0000000000a36460;
T_0 ;
    %wait E_0000000000974690;
    %load/vec4 v0000000000a36730_0;
    %pad/u 72;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000000a365f0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000000000a36690_0, 0, 72;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "addLeft.v";
