# Coverage statistics for lab-3w1-shade-12
* **task1 : tb_rtl_task1 :**
  * Stmts : 24/24 (Covered/Total)
  * Branches : 13/13 (Covered/Total)
* **task1 : tb_syn_task1 :**
  * Toggle Bins : 102/1018 (Covered/Total)
* **task1 : tb_rtl_init :**
  * Stmts : 21/21 (Covered/Total)
  * Branches : 9/9 (Covered/Total)
* **task1 : tb_syn_init :**
  * Toggle Bins : 106/116 (Covered/Total)
* **task2 : tb_rtl_task2 :**
  * Stmts : 69/69 (Covered/Total)
  * Branches : 36/36 (Covered/Total)
* **task2 : tb_syn_task2 :**
  * Toggle Bins : 540/1666 (Covered/Total)
* **task2 : tb_rtl_ksa :**
  * Stmts : 39/44 (Covered/Total)
  * Branches : 17/19 (Covered/Total)
* **task2 : tb_syn_ksa :**
  * Toggle Bins : 454/730 (Covered/Total)
* **task3 : tb_rtl_task3 :**
  * Stmts : 172/172 (Covered/Total)
  * Branches : 70/70 (Covered/Total)
* **task3 : tb_syn_task3 :**
  * Toggle Bins : 3127/10588 (Covered/Total)
* **task3 : tb_rtl_prga :**
  * Stmts : 80/80 (Covered/Total)
  * Branches : 20/20 (Covered/Total)
* **task3 : tb_syn_prga :**
  * Toggle Bins : 3076/8210 (Covered/Total)
* **task3 : tb_rtl_arc4 :**
  * Stmts : 168/169 (Covered/Total)
  * Branches : 65/66 (Covered/Total)
* **task3 : tb_syn_arc4 :**
  * Toggle Bins : 2872/9886 (Covered/Total)
* **task4 : tb_rtl_task4 :**
  * Stmts : 217/236 (Covered/Total)
  * Branches : 101/118 (Covered/Total)
* **task4 : tb_syn_task4 :**
  * Toggle Bins : 3268/11198 (Covered/Total)
* **task4 : tb_rtl_crack :**
  * Stmts : 207/212 (Covered/Total)
  * Branches : 90/93 (Covered/Total)
* **task4 : tb_syn_crack :**
  * Toggle Bins : 3498/10738 (Covered/Total)
* **task5 : tb_rtl_task5 :**
  * Stmts : 278/303 (Covered/Total)
  * Branches : 127/147 (Covered/Total)
* **task5 : tb_syn_task5 :**
  * Toggle Bins : 9537/30916 (Covered/Total)
* **task5 : tb_rtl_doublecrack :**
  * Stmts : 267/279 (Covered/Total)
  * Branches : 115/122 (Covered/Total)
* **task5 : tb_syn_doublecrack :**
  * Toggle Bins : 9805/30626 (Covered/Total)
* **task5 : tb_rtl_crack :**
  * Stmts : 226/231 (Covered/Total)
  * Branches : 95/98 (Covered/Total)
* **task5 : tb_syn_crack :**
  * Toggle Bins : 3884/11102 (Covered/Total)
