Release 14.7 Drc P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jun 03 21:48:01 2015

drc -z rot_sq_circuit_test.ncd rot_sq_circuit_test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net work/counter_tick is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
