Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 25 09:23:53 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {eth_rxc} [get_ports {eth_rxc}] -period {8} -waveform {0.000 4.000}
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} -master_clock {eth_rxc} -source [get_ports {eth_rxc}] -edges {1 2 3} -edge_shift {1.000000 1.000000 1.000000} [get_pins {u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3.CLKOUT1}] -add
create_generated_clock -name {eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} -master_clock {eth_rxc} -source [get_ports {eth_rxc}] -edges {1 2 3} -edge_shift {1.400000 1.400000 1.400000} [get_pins {u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3.CLKOUT0}] -add


IO Constraint :
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME       | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_rst_n      | output            | B6      | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_tx_ctl     | output            | F9      | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txc        | output            | G9      | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[0]     | output            | F13     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[1]     | output            | E13     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[2]     | output            | B14     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_txd[3]     | output            | A14     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rx_ctl     | input             | D11     | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxc        | input             | C11     | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[0]     | input             | B16     | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[1]     | input             | A16     | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[2]     | input             | D14     | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| eth_rxd[3]     | input             | C14     | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk        | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n      | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| touch_key      | input             | D9      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-------------------------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                                           | Clk_Inst_Name     | Net_Name        | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------+
| CLKOUT0             | u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3     | clkbufg_0         | ntclkbufg_0     | 464        
| O                   | sys_clk_ibuf                                              | clkbufg_1         | ntclkbufg_1     | 26         
| CLKOUT1             | u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3     | clkbufg_2         | ntclkbufg_2     | 1          
+-------------------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------+
| Net_Name        | Rst_Source_Inst     | Fanout     
+-----------------------------------------------------+
| delay_u0/N0     | delay_u0/N0         | 453        
| _$$_GND_$$_     | _$$_GND_$$_         | 12         
+-----------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------+
| Net_Name                      | CE_Source_Inst                | Fanout     
+-----------------------------------------------------------------------------+
| delay_u0/N10                  | delay_u0/N10                  | 25         
| delay_u0/dly_cnt [24]         | delay_u0/dly_cnt[24]          | 1          
| u_arp/u_arp_rx/_N2517_cpy     | u_arp/u_arp_rx/N319_3_cpy     | 81         
| u_arp/u_arp_rx/N564           | u_arp/u_arp_rx/N564_4         | 5          
| u_arp/u_arp_rx/N707           | u_arp/u_arp_rx/N707           | 32         
| u_arp/u_arp_rx/N640           | u_arp/u_arp_rx/N640           | 48         
| u_arp/u_arp_rx/N1058          | u_arp/u_arp_rx/N1058_3        | 8          
| u_arp/u_arp_rx/N867           | u_arp/u_arp_rx/N867_2         | 8          
| u_arp/u_arp_rx/N848           | u_arp/u_arp_rx/N848           | 8          
| u_arp/u_arp_rx/N835           | u_arp/u_arp_rx/N835           | 32         
| u_arp/u_arp_rx/N770           | u_arp/u_arp_rx/N770           | 48         
| u_arp/u_arp_tx/N931           | u_arp/u_arp_tx/N410_1         | 2          
| u_arp/u_arp_tx/N831           | u_arp/u_arp_tx/N831           | 80         
| u_arp/u_arp_tx/N764           | u_arp/u_arp_tx/N288_1         | 6          
| u_arp/u_arp_tx/N780           | u_arp/u_arp_tx/N780_1         | 5          
| u_arp/u_arp_tx/N816           | u_arp/u_arp_tx/N816_1_4       | 8          
| u_arp/u_crc32_d8/N263         | u_arp/u_crc32_d8/N263         | 32         
+-----------------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------------------------+
| Net_Name                             | Driver                                                    | Fanout     
+----------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                          | clkbufg_0                                                 | 464        
| delay_u0/N0                          | delay_u0/N0                                               | 453        
| u_arp/u_arp_rx/_N2517_cpy            | u_arp/u_arp_rx/N319_3_cpy                                 | 200        
| u_arp/u_arp_tx/N831                  | u_arp/u_arp_tx/N831                                       | 80         
| u_arp/u_arp_rx/N770                  | u_arp/u_arp_rx/N770                                       | 48         
| u_arp/u_arp_rx/N640                  | u_arp/u_arp_rx/N640                                       | 48         
| u_arp/u_arp_tx/data_cnt [3]          | u_arp/u_arp_tx/data_cnt[3]                                | 39         
| u_arp/u_arp_tx/data_cnt [4]          | u_arp/u_arp_tx/data_cnt[4]                                | 38         
| u_arp/u_arp_tx/cnt [0]               | u_arp/u_arp_tx/cnt[0]                                     | 36         
| u_arp/u_arp_tx/cnt [1]               | u_arp/u_arp_tx/cnt[1]                                     | 35         
| u_arp/tx_done                        | u_arp/u_arp_tx/crc_clr                                    | 33         
| u_arp/u_crc32_d8/N263                | u_arp/u_crc32_d8/N263                                     | 32         
| u_arp/u_arp_rx/N835                  | u_arp/u_arp_rx/N835                                       | 32         
| u_arp/u_arp_rx/N707                  | u_arp/u_arp_rx/N707                                       | 32         
| u_arp/u_arp_tx/data_cnt [2]          | u_arp/u_arp_tx/data_cnt[2]                                | 30         
| ntclkbufg_1                          | clkbufg_1                                                 | 26         
| delay_u0/N10                         | delay_u0/N10                                              | 25         
| u_arp/u_arp_tx/data_cnt [1]          | u_arp/u_arp_tx/data_cnt[1]                                | 23         
| u_arp/u_arp_tx/N415                  | u_arp/u_arp_tx/N415_5                                     | 21         
| u_arp/u_arp_tx/cnt [2]               | u_arp/u_arp_tx/cnt[2]                                     | 20         
| u_arp/u_arp_tx/data_cnt [0]          | u_arp/u_arp_tx/data_cnt[0]                                | 20         
| gmii_rx_dv                           | u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_dv                     | 18         
| u_arp/u_arp_tx/skip_en               | u_arp/u_arp_tx/skip_en                                    | 17         
| u_arp/u_arp_tx/cur_state_reg [2]     | u_arp/u_arp_tx/cur_state_reg[2]                           | 14         
| u_arp/u_arp_rx/cnt [2]               | u_arp/u_arp_rx/cnt[2]                                     | 13         
| u_arp/u_arp_rx/cnt [1]               | u_arp/u_arp_rx/cnt[1]                                     | 13         
| u_arp/u_arp_rx/skip_en               | u_arp/u_arp_rx/skip_en                                    | 13         
| u_arp/u_arp_tx/N418                  | u_arp/u_arp_tx/N418_5                                     | 12         
| u_arp/u_arp_rx/cnt [3]               | u_arp/u_arp_rx/cnt[3]                                     | 12         
| gmii_txd[5]                          | u_arp/u_arp_tx/gmii_txd[5]                                | 11         
| u_arp/u_arp_tx/cnt [3]               | u_arp/u_arp_tx/cnt[3]                                     | 11         
| gmii_txd[0]                          | u_arp/u_arp_tx/gmii_txd[0]                                | 11         
| u_arp/u_arp_rx/cnt [4]               | u_arp/u_arp_rx/cnt[4]                                     | 11         
| gmii_tx_clk                          | u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3     | 11         
| u_arp/u_arp_tx/cur_state_reg [4]     | u_arp/u_arp_tx/cur_state_reg[4]                           | 11         
| u_arp/u_arp_tx/N410                  | u_arp/u_arp_tx/N410_5                                     | 11         
| u_arp/u_arp_rx/N419                  | u_arp/u_arp_rx/N419_5                                     | 10         
| u_arp/u_arp_tx/cur_state_reg [0]     | u_arp/u_arp_tx/cur_state_reg[0]                           | 10         
| u_arp/u_arp_tx/cur_state_reg [3]     | u_arp/u_arp_tx/cur_state_reg[3]                           | 10         
| u_arp/u_crc32_d8/crc_data [26]       | u_arp/u_crc32_d8/crc_data[26]                             | 10         
| u_arp/u_crc32_d8/_N1685              | u_arp/u_crc32_d8/N192_1                                   | 10         
| u_arp/u_crc32_d8/crc_data [31]       | u_arp/u_crc32_d8/crc_data[31]                             | 10         
| u_arp/u_arp_rx/cnt [0]               | u_arp/u_arp_rx/cnt[0]                                     | 10         
| u_arp/u_arp_rx/error_en              | u_arp/u_arp_rx/error_en                                   | 10         
| gmii_txd[6]                          | u_arp/u_arp_tx/gmii_txd[6]                                | 9          
| u_arp/u_arp_rx/N1058                 | u_arp/u_arp_rx/N1058_3                                    | 8          
| u_arp/u_arp_tx/cur_state_reg [1]     | u_arp/u_arp_tx/cur_state_reg[1]                           | 8          
| u_arp/u_arp_tx/next_state [3]        | u_arp/u_arp_tx/cur_state_fsm[4:0]_12                      | 8          
| u_arp/u_arp_tx/N816                  | u_arp/u_arp_tx/N816_1_4                                   | 8          
| gmii_rxd[7]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[7]                    | 8          
| u_arp/u_crc32_d8/crc_data [25]       | u_arp/u_crc32_d8/crc_data[25]                             | 8          
| gmii_txd[7]                          | u_arp/u_arp_tx/gmii_txd[7]                                | 8          
| u_arp/u_crc32_d8/_N1704              | u_arp/u_crc32_d8/N189_1                                   | 8          
| u_arp/u_arp_rx/N867                  | u_arp/u_arp_rx/N867_2                                     | 8          
| u_arp/u_arp_rx/N848                  | u_arp/u_arp_rx/N848                                       | 8          
| gmii_txd[2]                          | u_arp/u_arp_tx/gmii_txd[2]                                | 8          
| u_arp/u_arp_tx/_N2478_inv            | u_arp/u_arp_tx/N819_56[0]_1                               | 8          
| gmii_txd[1]                          | u_arp/u_arp_tx/gmii_txd[1]                                | 7          
| u_arp/u_crc32_d8/crc_data [29]       | u_arp/u_crc32_d8/crc_data[29]                             | 7          
| u_arp/u_crc32_d8/crc_data [24]       | u_arp/u_crc32_d8/crc_data[24]                             | 7          
| gmii_rxd[5]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[5]                    | 7          
| u_arp/u_arp_tx/N764                  | u_arp/u_arp_tx/N288_1                                     | 7          
| u_arp/u_arp_tx/next_state [4]        | u_arp/u_arp_tx/cur_state_fsm[4:0]_15                      | 7          
| u_arp/u_arp_tx/cnt [5]               | u_arp/u_arp_tx/cnt[5]                                     | 7          
| u_arp/u_arp_tx/cnt [4]               | u_arp/u_arp_tx/cnt[4]                                     | 7          
| gmii_rxd[3]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[3]                    | 7          
| gmii_rxd[2]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[2]                    | 7          
| gmii_txd[3]                          | u_arp/u_arp_tx/gmii_txd[3]                                | 7          
| u_arp/u_arp_rx/cur_state_reg [2]     | u_arp/u_arp_rx/cur_state_reg[2]                           | 7          
| u_arp/u_arp_rx/next_state [2]        | u_arp/u_arp_rx/cur_state_fsm[4:0]_11                      | 6          
| u_arp/u_arp_rx/cur_state_reg [1]     | u_arp/u_arp_rx/cur_state_reg[1]                           | 6          
| gmii_rxd[1]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[1]                    | 6          
| gmii_rxd[0]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[0]                    | 6          
| gmii_rxd[6]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[6]                    | 6          
| u_arp/u_arp_rx/cur_state_reg [4]     | u_arp/u_arp_rx/cur_state_reg[4]                           | 6          
| gmii_txd[4]                          | u_arp/u_arp_tx/gmii_txd[4]                                | 6          
| u_arp/u_crc32_d8/crc_data [30]       | u_arp/u_crc32_d8/crc_data[30]                             | 6          
| u_arp/u_crc32_d8/_N1707              | u_arp/u_crc32_d8/N186_1                                   | 6          
| u_arp/u_crc32_d8/crc_data [28]       | u_arp/u_crc32_d8/crc_data[28]                             | 6          
| u_arp/u_arp_rx/_N1660                | u_arp/u_arp_rx/N289_1                                     | 6          
| gmii_rxd[4]                          | u_gmii_to_rgmii/u_rgmii_rx/gmii_rxd[4]                    | 6          
| u_arp/u_crc32_d8/_N1684              | u_arp/u_crc32_d8/N84_1                                    | 5          
| u_arp/u_crc32_d8/crc_data [27]       | u_arp/u_crc32_d8/crc_data[27]                             | 5          
| u_arp/u_arp_rx/cur_state_reg [0]     | u_arp/u_arp_rx/cur_state_reg[0]                           | 5          
| u_arp/u_arp_rx/next_state [4]        | u_arp/u_arp_rx/cur_state_fsm[4:0]_40                      | 5          
| u_arp/u_arp_tx/_N1698                | u_arp/u_arp_tx/N290_8                                     | 5          
| u_arp/u_arp_tx/N780                  | u_arp/u_arp_tx/N780_1                                     | 5          
| u_arp/u_arp_tx/next_state [2]        | u_arp/u_arp_tx/cur_state_fsm[4:0]_9                       | 5          
| u_arp/u_arp_rx/_N243                 | u_arp/u_arp_rx/N567_14_3                                  | 5          
| u_arp/u_arp_rx/N364                  | u_arp/u_arp_rx/N364                                       | 5          
| u_arp/u_arp_rx/cur_state_reg [3]     | u_arp/u_arp_rx/cur_state_reg[3]                           | 5          
| u_arp/u_arp_rx/N422                  | u_arp/u_arp_rx/N422_7                                     | 5          
| u_arp/u_arp_rx/N564                  | u_arp/u_arp_rx/N564_4                                     | 5          
| u_arp/u_crc32_d8/_N1703              | u_arp/u_crc32_d8/N75_1                                    | 5          
| u_arp/u_arp_rx/N447                  | u_arp/u_arp_rx/N447_63                                    | 4          
| u_arp/u_arp_rx/N366                  | u_arp/u_arp_rx/N366_3                                     | 4          
| u_arp/u_arp_tx/N426                  | u_arp/u_arp_tx/N426_6                                     | 4          
| u_arp/u_arp_rx/N643 [0]              | u_arp/u_arp_rx/N643_1[0]                                  | 4          
| u_arp/u_arp_rx/N643 [1]              | u_arp/u_arp_rx/N643_1[1]                                  | 4          
| u_arp/u_arp_rx/N643 [2]              | u_arp/u_arp_rx/N643_1[2]                                  | 4          
+----------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 480      | 33840         | 2                  
| LUT                   | 452      | 22560         | 3                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 16       | 226           | 8                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.06 sec.


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                         
+-------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/synthesize/eth_arp_test_syn.adf     
| Output     | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/device_map/eth_arp_test_map.adf     
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/device_map/eth_arp_test_dmr.prt     
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/device_map/eth_arp_test.dmr         
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/device_map/dmr.db                   
+-------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 215 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
