timestamp 1713185578
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_1036_n50#" 7 40.1357 1036 -50 ndif 0 0 0 0 8800 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_764_n50#" 7 24.8249 764 -50 ndif 0 0 0 0 10400 408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_492_n50#" 7 24.8249 492 -50 ndif 0 0 0 0 10400 408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_220_n50#" 7 24.8249 220 -50 ndif 0 0 0 0 10400 408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_n52_n50#" 7 24.8249 -52 -50 ndif 0 0 0 0 10400 408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_n324_n50#" 7 24.8249 -324 -50 ndif 0 0 0 0 10400 408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_n596_n50#" 7 24.8249 -596 -50 ndif 0 0 0 0 10400 408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_n868_n50#" 7 24.8249 -868 -50 ndif 0 0 0 0 10400 408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_n1124_n50#" 7 40.1357 -1124 -50 ndif 0 0 0 0 8800 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4416 284 0 0 0 0 0 0 0 0
node "a_868_n94#" 8 245.793 868 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_596_n94#" 8 235.63 596 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_324_n94#" 8 235.63 324 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52_n94#" 8 235.63 52 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n220_n94#" 8 235.63 -220 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n492_n94#" 8 235.63 -492 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n764_n94#" 8 235.63 -764 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1036_n94#" 8 245.793 -1036 -94 p 0 0 0 0 0 0 0 0 0 0 0 0 31584 712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_n596_n50#" "a_n868_n50#" 18.8684
cap "a_n52_n50#" "a_220_n50#" 18.8684
cap "a_492_n50#" "a_324_n94#" 4.78575
cap "a_n324_n50#" "a_n596_n50#" 18.8684
cap "a_n324_n50#" "a_n492_n94#" 4.78575
cap "a_1036_n50#" "a_764_n50#" 18.8684
cap "a_52_n94#" "a_324_n94#" 10.3896
cap "a_n220_n94#" "a_n492_n94#" 10.3896
cap "a_n868_n50#" "a_n1036_n94#" 4.78575
cap "a_492_n50#" "a_596_n94#" 4.78575
cap "a_52_n94#" "a_n220_n94#" 10.3896
cap "a_492_n50#" "a_220_n50#" 18.8684
cap "a_n764_n94#" "a_n596_n50#" 4.78575
cap "a_52_n94#" "a_220_n50#" 4.78575
cap "a_492_n50#" "a_764_n50#" 18.8684
cap "a_n764_n94#" "a_n492_n94#" 10.3896
cap "a_n52_n50#" "a_52_n94#" 4.78575
cap "a_n324_n50#" "a_n220_n94#" 4.78575
cap "a_596_n94#" "a_324_n94#" 10.3896
cap "a_220_n50#" "a_324_n94#" 4.78575
cap "a_n492_n94#" "a_n596_n50#" 4.78575
cap "a_n764_n94#" "a_n868_n50#" 4.78575
cap "a_n764_n94#" "a_n1036_n94#" 10.3896
cap "a_868_n94#" "a_596_n94#" 10.3896
cap "a_n52_n50#" "a_n324_n50#" 18.8684
cap "a_n868_n50#" "a_n1124_n50#" 18.8684
cap "a_n52_n50#" "a_n220_n94#" 4.78575
cap "a_868_n94#" "a_764_n50#" 4.78575
cap "a_n1036_n94#" "a_n1124_n50#" 4.78575
cap "a_1036_n50#" "a_868_n94#" 4.78575
cap "a_764_n50#" "a_596_n94#" 4.78575
device msubckt nfet_03v3 868 -50 869 -49 l=168 w=100 "VSUBS" "a_868_n94#" 336 0 "a_764_n50#" 100 5200,204 "a_1036_n50#" 100 8800,376
device msubckt nfet_03v3 596 -50 597 -49 l=168 w=100 "VSUBS" "a_596_n94#" 336 0 "a_492_n50#" 100 5200,204 "a_764_n50#" 100 5200,204
device msubckt nfet_03v3 324 -50 325 -49 l=168 w=100 "VSUBS" "a_324_n94#" 336 0 "a_220_n50#" 100 5200,204 "a_492_n50#" 100 5200,204
device msubckt nfet_03v3 52 -50 53 -49 l=168 w=100 "VSUBS" "a_52_n94#" 336 0 "a_n52_n50#" 100 5200,204 "a_220_n50#" 100 5200,204
device msubckt nfet_03v3 -220 -50 -219 -49 l=168 w=100 "VSUBS" "a_n220_n94#" 336 0 "a_n324_n50#" 100 5200,204 "a_n52_n50#" 100 5200,204
device msubckt nfet_03v3 -492 -50 -491 -49 l=168 w=100 "VSUBS" "a_n492_n94#" 336 0 "a_n596_n50#" 100 5200,204 "a_n324_n50#" 100 5200,204
device msubckt nfet_03v3 -764 -50 -763 -49 l=168 w=100 "VSUBS" "a_n764_n94#" 336 0 "a_n868_n50#" 100 5200,204 "a_n596_n50#" 100 5200,204
device msubckt nfet_03v3 -1036 -50 -1035 -49 l=168 w=100 "VSUBS" "a_n1036_n94#" 336 0 "a_n1124_n50#" 100 8800,376 "a_n868_n50#" 100 5200,204
