INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/ADDSUB_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDSUB_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol Y_3, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:28]
INFO: [VRFC 10-2458] undeclared symbol X_3, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:29]
INFO: [VRFC 10-2458] undeclared symbol Y_2, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:30]
INFO: [VRFC 10-2458] undeclared symbol X_2, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:31]
INFO: [VRFC 10-2458] undeclared symbol Y_1, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:32]
INFO: [VRFC 10-2458] undeclared symbol X_1, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:33]
INFO: [VRFC 10-2458] undeclared symbol Y_0, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:34]
INFO: [VRFC 10-2458] undeclared symbol X_0, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:35]
INFO: [VRFC 10-2458] undeclared symbol Y_31, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:36]
INFO: [VRFC 10-2458] undeclared symbol Y_32, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:37]
INFO: [VRFC 10-2458] undeclared symbol Y_33, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:38]
INFO: [VRFC 10-2458] undeclared symbol Y_34, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:39]
INFO: [VRFC 10-2458] undeclared symbol Y_35, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:40]
INFO: [VRFC 10-2458] undeclared symbol Y__3, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:42]
INFO: [VRFC 10-2458] undeclared symbol Y_21, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:43]
INFO: [VRFC 10-2458] undeclared symbol Y_22, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:44]
INFO: [VRFC 10-2458] undeclared symbol Y_23, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:45]
INFO: [VRFC 10-2458] undeclared symbol Y_24, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:46]
INFO: [VRFC 10-2458] undeclared symbol Y_25, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:47]
INFO: [VRFC 10-2458] undeclared symbol Y_26, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:48]
INFO: [VRFC 10-2458] undeclared symbol Y__2, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:50]
INFO: [VRFC 10-2458] undeclared symbol Y_11, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:51]
INFO: [VRFC 10-2458] undeclared symbol Y_12, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:52]
INFO: [VRFC 10-2458] undeclared symbol Y_13, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:53]
INFO: [VRFC 10-2458] undeclared symbol Y_14, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:54]
INFO: [VRFC 10-2458] undeclared symbol Y_15, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:55]
INFO: [VRFC 10-2458] undeclared symbol Y__1, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:57]
INFO: [VRFC 10-2458] undeclared symbol Y_51, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:58]
INFO: [VRFC 10-2458] undeclared symbol Y_52, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:59]
INFO: [VRFC 10-2458] undeclared symbol Y_53, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:60]
INFO: [VRFC 10-2458] undeclared symbol Y_54, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:61]
INFO: [VRFC 10-2458] undeclared symbol Y__0, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:63]
INFO: [VRFC 10-2458] undeclared symbol Y_4, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/CLA_4.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/CONUNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONUNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/DATAMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/DEC5T32E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_FFEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_FFEC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_FFEC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_FFEC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_FFEC5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC5
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_FFEC6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FFEC6
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/D_Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/EXT16T32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT16T32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/INSTMEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/MUX2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2458] undeclared symbol S_n, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/MUX2X1.v:26]
INFO: [VRFC 10-2458] undeclared symbol A0_S, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/MUX2X1.v:27]
INFO: [VRFC 10-2458] undeclared symbol A1_S, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/MUX2X1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/MUX32X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/MUX6X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/PCadd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCadd4
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [G:/L_CPU/L_CPU.srcs/sources_1/new/PCadd4.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/REG_exmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_exmem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/REG_idex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_idex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/REG_ifid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ifid
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/REG_memwb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_memwb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/SHIFTER32_L2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER32_L2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/SHIFTER_COMBINATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER_COMBINATION
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sources_1/new/ShIFTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/L_CPU/L_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
