[{"DBLP title": "Low cost dynamic error detection in linearity testing of SAR ADCs.", "DBLP authors": ["Nimit Jain", "Nitin Agarwal", "Rajavelu Thinakaran", "Rubin A. Parekhji"], "year": 2017, "MAG papers": [{"PaperId": 2782385765, "PaperTitle": "low cost dynamic error detection in linearity testing of sar adcs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas instruments": 3.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "Concurrent built in test and tuning of beamforming MIMO systems using learning assisted performance optimization.", "DBLP authors": ["Sabyasachi Deyati", "Barry J. Muldrey", "Byunghoo Jung", "Abhijit Chatterjee"], "year": 2017, "MAG papers": [{"PaperId": 2781865878, "PaperTitle": "concurrent built in test and tuning of beamforming mimo systems using learning assisted performance optimization", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An on-chip ADC BIST solution and the BIST enabled calibration scheme.", "DBLP authors": ["Xiankun Jin", "Tao Chen", "Mayank Jain", "Arun Kumar Barman", "David Kramer", "Doug Garrity", "Randall L. Geiger", "Degang Chen"], "year": 2017, "MAG papers": [{"PaperId": 2781664087, "PaperTitle": "an on chip adc bist solution and the bist enabled calibration scheme", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nxp semiconductors": 5.0, "iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Built-in self-test for stability measurement of low dropout regulator.", "DBLP authors": ["Jae Woong Jeong", "Ender Yilmaz", "LeRoy Winemberg", "Sule Ozev"], "year": 2017, "MAG papers": [{"PaperId": 2781709338, "PaperTitle": "built in self test for stability measurement of low dropout regulator", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nxp semiconductors": 3.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Increasing IJTAG bandwidth and managing security through parallel locking-SIBs.", "DBLP authors": ["Saurabh Gupta", "Al Crouch", "Jennifer Dworak", "Daniel Engels"], "year": 2017, "MAG papers": [{"PaperId": 2781852892, "PaperTitle": "increasing ijtag bandwidth and managing security through parallel locking sibs", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"southern methodist university": 3.0}}], "source": "ES"}, {"DBLP title": "Advancing test compression to the physical dimension.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Paul Cunningham", "Brian Foutz", "Dale Meehl", "Louis Milano", "Christos Papameletis", "David Scott", "Steev Wilcox"], "year": 2017, "MAG papers": [{"PaperId": 2781558509, "PaperTitle": "advancing test compression to the physical dimension", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"cadence design systems": 9.0}}], "source": "ES"}, {"DBLP title": "Full-scan LBIST with capture-per-cycle hybrid test points.", "DBLP authors": ["Sylwester Milewski", "Nilanjan Mukherjee", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Justyna Zawada"], "year": 2017, "MAG papers": [{"PaperId": 2781764167, "PaperTitle": "full scan lbist with capture per cycle hybrid test points", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"mentor graphics": 5.0, "poznan university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Software-based online self-testing of network-on-chip using bounded model checking.", "DBLP authors": ["Ying Zhang", "Krishnendu Chakrabarty", "Huawei Li", "Jianhui Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2781937213, "PaperTitle": "software based online self testing of network on chip using bounded model checking", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese academy of sciences": 1.0, "duke university": 1.0, "tongji university": 2.0}}], "source": "ES"}, {"DBLP title": "RTL functional test generation using factored concolic execution.", "DBLP authors": ["Sonal Pinto", "Michael S. Hsiao"], "year": 2017, "MAG papers": [{"PaperId": 2736817226, "PaperTitle": "rtl functional test generation using factored concolic execution", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling trans-threshold correlations for reducing functional test time in ultra-low power systems.", "DBLP authors": ["Christopher J. Lukas", "Farah B. Yahya", "Benton H. Calhoun"], "year": 2017, "MAG papers": [{"PaperId": 2781716934, "PaperTitle": "modeling trans threshold correlations for reducing functional test time in ultra low power systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Automated die inking: A pattern recognition-based approach.", "DBLP authors": ["Constantinos Xanthopoulos", "Peter Sarson", "Heinz Reiter", "Yiorgos Makris"], "year": 2017, "MAG papers": [{"PaperId": 2781490043, "PaperTitle": "automated die inking a pattern recognition based approach", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ams ag": 2.0, "university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Front-end layout reflection for test chip design.", "DBLP authors": ["Zeye Liu", "Phillip Fynan", "Ronald D. Blanton"], "year": 2017, "MAG papers": [{"PaperId": 2782120976, "PaperTitle": "front end layout reflection for test chip design", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Cognitive approach to support dynamic aging compensation.", "DBLP authors": ["Souhir Mhira", "Vincent Huard", "Ahmed Benhassain", "Florian Cacho", "David Meyer", "Sylvie Naudet", "A. Jain", "C. R. Parthasarathy", "Alain Bravaix"], "year": 2017, "MAG papers": [{"PaperId": 2782190170, "PaperTitle": "cognitive approach to support dynamic aging compensation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 8.0}}], "source": "ES"}, {"DBLP title": "Changepoint-based anomaly detection in a core router system.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2017, "MAG papers": [{"PaperId": 2782273298, "PaperTitle": "changepoint based anomaly detection in a core router system", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"duke university": 2.0, "huawei": 2.0}}], "source": "ES"}, {"DBLP title": "Symbol-based health-status analysis in a core router system.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2017, "MAG papers": [{"PaperId": 2782029916, "PaperTitle": "symbol based health status analysis in a core router system", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huawei": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Safety analysis for integrated circuits in the context of hybrid systems.", "DBLP authors": ["V. Prasanth", "Rubin A. Parekhji", "Bharadwaj Amrutur"], "year": 2017, "MAG papers": [{"PaperId": 2782084805, "PaperTitle": "safety analysis for integrated circuits in the context of hybrid systems", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of science": 1.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Advanced functional safety mechanisms for embedded memories and IPs in automotive SoCs.", "DBLP authors": ["Tal Kogan", "Yehonatan Abotbol", "Gabriele Boschi", "Gurgen Harutyunyan", "I. Kroul", "Hanna Shaheen", "Yervant Zorian"], "year": 2017, "MAG papers": [{"PaperId": 2782069098, "PaperTitle": "advanced functional safety mechanisms for embedded memories and ips in automotive socs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"synopsys": 2.0, "intel": 4.0}}], "source": "ES"}, {"DBLP title": "Some considerations on choosing an outlier method for automotive product lines.", "DBLP authors": ["Li-C. Wang", "Sebastian Siatkowski", "Chuanhe Jay Shan", "Matthew Nero", "Nikolas Sumikawa", "LeRoy Winemberg"], "year": 2017, "MAG papers": [{"PaperId": 2782277753, "PaperTitle": "some considerations on choosing an outlier method for automotive product lines", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 4.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Diagnosing multiple faulty chains with low pin convolution compressor using compressed production test set.", "DBLP authors": ["Subhadip Kundu", "Kuldip Kumar", "Rishi Kumar", "Rohit Kapur"], "year": 2017, "MAG papers": [{"PaperId": 2782520394, "PaperTitle": "diagnosing multiple faulty chains with low pin convolution compressor using compressed production test set", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"synopsys": 4.0}}], "source": "ES"}, {"DBLP title": "Test reordering for improved scan chain diagnosis using an enhanced defect diagnosis procedure.", "DBLP authors": ["Srikanth Venkataraman", "Irith Pomeranz", "Shraddha Bodhe", "M. Enamul Amyeen"], "year": 2017, "MAG papers": [{"PaperId": 2782519681, "PaperTitle": "test reordering for improved scan chain diagnosis using an enhanced defect diagnosis procedure", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Systematic defect detection methodology for volume diagnosis: A data mining perspective.", "DBLP authors": ["Chuanhe Jay Shan", "Pietro Babighian", "Yan Pan", "John M. Carulli", "Li-C. Wang"], "year": 2017, "MAG papers": [{"PaperId": 2782393944, "PaperTitle": "systematic defect detection methodology for volume diagnosis a data mining perspective", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"globalfoundries": 3.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "High throughput multiple device diagnosis system.", "DBLP authors": ["Sameer Chillarige", "Anil Malik", "Sharjinder Singh", "Joe Swenton", "Krishna Chakravadhanula"], "year": 2017, "MAG papers": [{"PaperId": 2781756121, "PaperTitle": "high throughput multiple device diagnosis system", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"cadence design systems": 5.0}}], "source": "ES"}, {"DBLP title": "Frequency scaled segmented (FSS) scan architecture for optimized scan-shift power and faster test application time.", "DBLP authors": ["W. Pradeep", "P. Narayanan", "R. Mittal", "N. Maheshwari", "N. Naresh"], "year": 2017, "MAG papers": [{"PaperId": 2782250263, "PaperTitle": "frequency scaled segmented fss scan architecture for optimized scan shift power and faster test application time", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas instruments": 5.0}}], "source": "ES"}, {"DBLP title": "Maximizing scan pin and bandwidth utilization with a scan routing fabric.", "DBLP authors": ["Yan Dong", "Grady Giles", "GuoLiang Li", "Jeff Rearick", "John Schulze", "James Wingfield", "Tim Wood"], "year": 2017, "MAG papers": [{"PaperId": 2782462789, "PaperTitle": "maximizing scan pin and bandwidth utilization with a scan routing fabric", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"advanced micro devices": 4.0}}], "source": "ES"}, {"DBLP title": "On applying scan based structural test for designs with dual-edge triggered flip-flops.", "DBLP authors": ["Xijiang Lin"], "year": 2017, "MAG papers": [{"PaperId": 2781792336, "PaperTitle": "on applying scan based structural test for designs with dual edge triggered flip flops", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis and mitigation or IR-Drop induced scan shift-errors.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Koshi Kawagoe", "Michael A. Kochte", "Kohei Miyase", "Hans-Joachim Wunderlich", "Seiji Kajihara", "Xiaoqing Wen"], "year": 2017, "MAG papers": [{"PaperId": 2781925293, "PaperTitle": "analysis and mitigation or ir drop induced scan shift errors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyushu institute of technology": 5.0, "university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Non-intrusive detection of defects in mixed-signal integrated circuits using light activation.", "DBLP authors": ["Baris Esen", "Anthony Coyette", "Nektar Xama", "Wim Dobbelaere", "Ronny Vanhooren", "Georges G. E. Gielen"], "year": 2017, "MAG papers": [{"PaperId": 2781952488, "PaperTitle": "non intrusive detection of defects in mixed signal integrated circuits using light activation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 4.0, "on semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate ADC testing with significantly relaxed instrumentation including large cumulative jitter.", "DBLP authors": ["Li Xu", "Yuming Zhuang", "Rajavelu Thinakaran", "Kenneth M. Butler", "Degang Chen"], "year": 2017, "MAG papers": [{"PaperId": 2781485675, "PaperTitle": "accurate adc testing with significantly relaxed instrumentation including large cumulative jitter", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"iowa state university": 3.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "A jitter separation and BER estimation method for asymmetric total jitter distributions.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama"], "year": 2017, "MAG papers": [{"PaperId": 2781505583, "PaperTitle": "a jitter separation and ber estimation method for asymmetric total jitter distributions", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"advantest": 2.0}}], "source": "ES"}, {"DBLP title": "DFM-aware fault model and ATPG for intra-cell and inter-cell defects.", "DBLP authors": ["Arani Sinha", "Sujay Pandey", "Ayush Singhal", "Alodeep Sanyal", "Alan Schmaltz"], "year": 2017, "MAG papers": [{"PaperId": 2782177023, "PaperTitle": "dfm aware fault model and atpg for intra cell and inter cell defects", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Layout-aware 2-step window-based pattern reordering for fast bridge/open test generation.", "DBLP authors": ["Masayuki Arai", "Shingo Inuyama", "Kazuhiko Iwasaki"], "year": 2017, "MAG papers": [{"PaperId": 2781692898, "PaperTitle": "layout aware 2 step window based pattern reordering for fast bridge open test generation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tokyo metropolitan university": 2.0, "college of industrial technology": 1.0}}], "source": "ES"}, {"DBLP title": "Selecting target bridging faults for uniform circuit coverage.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2781984181, "PaperTitle": "selecting target bridging faults for uniform circuit coverage", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware trojan detection through information flow security verification.", "DBLP authors": ["Adib Nahiyan", "Mehdi Sadi", "Rahul Vittal", "Gustavo K. Contreras", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2017, "MAG papers": [{"PaperId": 3102863525, "PaperTitle": "hardware trojan detection through information flow security verification", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of florida": 6.0}}], "source": "ES"}, {"DBLP title": "Run-time hardware trojan detection using performance counters.", "DBLP authors": ["Rana Elnaggar", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2781484049, "PaperTitle": "run time hardware trojan detection using performance counters", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"karlsruhe institute of technology": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Thwarting analog IC piracy via combinational locking.", "DBLP authors": ["Jiafan Wang", "Congyin Shi", "Adriana C. Sanabria-Borbon", "Edgar S\u00e1nchez-Sinencio", "Jiang Hu"], "year": 2017, "MAG papers": [{"PaperId": 2782164439, "PaperTitle": "thwarting analog ic piracy via combinational locking", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"texas a m university": 5.0}}], "source": "ES"}, {"DBLP title": "Cross-layer refresh mitigation for efficient and reliable DRAM systems: A comparative study.", "DBLP authors": ["Xiaoan Ding", "Xi Liang", "Yanjing Li"], "year": 2017, "MAG papers": [{"PaperId": 2782055018, "PaperTitle": "cross layer refresh mitigation for efficient and reliable dram systems a comparative study", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of chicago": 3.0}}], "source": "ES"}, {"DBLP title": "Improvement of the tolerated raw bit error rate in NAND flash-based SSDs with the help of embedded statistics.", "DBLP authors": ["Valentin Gherman", "Emna Farjallah", "Jean-Marc Armani", "Marcelino Seif", "Luigi Dilillo"], "year": 2017, "MAG papers": [{"PaperId": 2780154696, "PaperTitle": "improvement of the tolerated raw bit error rate in nand flash based ssds with the help of embedded statistics", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analytical test of 3D integrated circuits.", "DBLP authors": ["Raphael Robertazzi", "Micheal Scheurman", "Matt Wordeman", "Shurong Tian", "Christy Tyberg"], "year": 2017, "MAG papers": [{"PaperId": 2782135728, "PaperTitle": "analytical test of 3d integrated circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Use models for extending IEEE 1687 to analog test.", "DBLP authors": ["Peter Sarson", "Jeff Rearick"], "year": 2017, "MAG papers": [{"PaperId": 2782049248, "PaperTitle": "use models for extending ieee 1687 to analog test", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Single-pin test control for Big A, little D devices.", "DBLP authors": ["Michael Laisne", "Hans Martin von Staudt", "Sourabh Bhalerao", "Mark Eason"], "year": 2017, "MAG papers": [{"PaperId": 2781504564, "PaperTitle": "single pin test control for big a little d devices", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Marginal PCB assembly defect detection on DDR3/4 memory bus.", "DBLP authors": ["Sergei Odintsov", "Artur Jutman", "Sergei Devadze"], "year": 2017, "MAG papers": [{"PaperId": 2781720365, "PaperTitle": "marginal pcb assembly defect detection on ddr3 4 memory bus", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tallinn university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Kernel based clustering for quality improvement and excursion detection.", "DBLP authors": ["Nik Sumikawa", "Matt Nero", "Li-C. Wang"], "year": 2017, "MAG papers": [{"PaperId": 2781517074, "PaperTitle": "kernel based clustering for quality improvement and excursion detection", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california santa barbara": 2.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting path delay test generation to develop better TDF tests for small delay defects.", "DBLP authors": ["Ankush Srivastava", "Adit D. Singh", "Virendra Singh", "Kewal K. Saluja"], "year": 2017, "MAG papers": [{"PaperId": 2781990833, "PaperTitle": "exploiting path delay test generation to develop better tdf tests for small delay defects", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology bombay": 1.0, "university of wisconsin madison": 1.0, "nxp semiconductors": 1.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "POSTT: Path-oriented static test compaction for transition faults in scan circuits.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "MAG papers": [{"PaperId": 2781997936, "PaperTitle": "postt path oriented static test compaction for transition faults in scan circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Demystifying automotive safety and security for semiconductor developer.", "DBLP authors": ["V. Prasanth", "David Foley", "Srivaths Ravi"], "year": 2017, "MAG papers": [{"PaperId": 2782185887, "PaperTitle": "demystifying automotive safety and security for semiconductor developer", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 3.0}}], "source": "ES"}, {"DBLP title": "An effective functional safety solution for automotive systems-on-chip.", "DBLP authors": ["Grigor Tshagharyan", "Gurgen Harutyunyan", "Yervant Zorian"], "year": 2017, "MAG papers": [{"PaperId": 2781952442, "PaperTitle": "an effective functional safety solution for automotive systems on chip", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Highly reliable and low-cost symbiotic IOT devices and systems.", "DBLP authors": ["Bing-Yang Lin", "Hsin-Wei Hung", "Shu-Mei Tseng", "Chi Chen", "Cheng-Wen Wu"], "year": 2017, "MAG papers": [{"PaperId": 2782130263, "PaperTitle": "highly reliable and low cost symbiotic iot devices and systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "A run-pause-resume silicon debug technique with cycle granularity for multiple clock domain systems.", "DBLP authors": ["Shuo-Lian Hong", "Kuen-Jong Lee"], "year": 2017, "MAG papers": [{"PaperId": 2782427524, "PaperTitle": "a run pause resume silicon debug technique with cycle granularity for multiple clock domain systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Fault simulation acceleration for TRAX dictionary construction using GPUs.", "DBLP authors": ["Matthew Beckler", "Ronald D. Blanton"], "year": 2017, "MAG papers": [{"PaperId": 2782051895, "PaperTitle": "fault simulation acceleration for trax dictionary construction using gpus", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "A/MS benchmark circuits for comparing fault simulation, DFT, and test generation methods.", "DBLP authors": ["Stephen Sunter", "Peter Sarson"], "year": 2017, "MAG papers": [{"PaperId": 2782226720, "PaperTitle": "a ms benchmark circuits for comparing fault simulation dft and test generation methods", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ams ag": 1.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Fault tolerant electronic system design.", "DBLP authors": ["Boyang Du", "Luca Sterpone"], "year": 2017, "MAG papers": [{"PaperId": 2421082941, "PaperTitle": "fault tolerant electronic system design", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate and robust spectral testing with relaxed instrumentation requirements.", "DBLP authors": ["Yuming Zhuang", "Degang Chen"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Design-for-test and test time optimization for 3D SOCs.", "DBLP authors": ["Surajit Kumar Roy", "Chandan Giri"], "year": 2017, "MAG papers": [{"PaperId": 2782109235, "PaperTitle": "design for test and test time optimization for 3d socs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0}}], "source": "ES"}]