var g_data = {"name":"../tb/test_bench.v","src":"module test_bench;\n\n    reg a, b, c;\n    wire z;\n\n    // Instantiate the design under test (DUT)\n    top u_dut (\n        .a(a),\n        .b(b),\n        .c(c),\n        .z(z)\n    );\n\n    initial begin\n        // Initialize inputs\n        a = 0;\n        b = 0;\n        c = 0;\n\n        #100;\n\n        // Apply test cases to cover all scenarios for (a, b, c)\n        // Test vector (a, b, c) = (0, 0, 0)\n        a = 0; b = 0; c = 0;\n        #10;\n\n        // Test vector (a, b, c) = (0, 0, 1)\n        a = 0; b = 0; c = 1;\n        #10;\n\n        // Test vector (a, b, c) = (0, 1, 0)\n        a = 0; b = 1; c = 0;\n        #10;\n\n        // Test vector (a, b, c) = (0, 1, 1)\n        a = 0; b = 1; c = 1;\n        #10;\n\n        // Test vector (a, b, c) = (1, 0, 0)\n        a = 1; b = 0; c = 0;\n        #10;\n\n        // Test vector (a, b, c) = (1, 0, 1)\n        a = 1; b = 0; c = 1;\n        #10;\n\n        // Test vector (a, b, c) = (1, 1, 0)\n        a = 1; b = 1; c = 0;\n        #10;\n\n        // Test vector (a, b, c) = (1, 1, 1)\n        a = 1; b = 1; c = 1;\n        #10;\n\n        // End simulation after applying all test cases\n        #100;\n        $finish;\n    end\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);