#!/usr/bin/env python3

#
# This file is part of LiteX-XTRX.
#
# Copyright (c) 2021-2024 Enjoy-Digital <enjoy-digital.fr>
# SPDX-License-Identifier: BSD-2-Clause

import os
import argparse

from migen import *

from litex.gen import *

from litex_boards.platforms import fairwaves_xtrx
from litex_boards.platforms import limesdr_xtrx

from litex.soc.interconnect.csr import *
from litex.soc.interconnect     import stream

from litex.soc.integration.soc_core import *
from litex.soc.integration.builder  import *

from litex.soc.cores.clock     import *
from litex.soc.cores.led       import LedChaser
from litex.soc.cores.icap      import ICAP
from litex.soc.cores.xadc      import XADC
from litex.soc.cores.dna       import DNA
from litex.soc.cores.gpio      import GPIOOut
from litex.soc.cores.spi_flash import S7SPIFlash
from litex.soc.cores.bitbang   import I2CMaster
from litex.soc.cores.spi       import SPIMaster

from litepcie.phy.s7pciephy import S7PCIEPHY

from litescope import LiteScopeAnalyzer

from gateware.gpio        import GPIO
from gateware.aux         import AUX
from gateware.gps         import GPS
from gateware.vctcxo      import VCTCXO
from gateware.synchro     import Synchro
from gateware.rf_switches import RFSwitches
from gateware.lms7002m    import LMS7002M

from software import generate_litepcie_software

# CRG ----------------------------------------------------------------------------------------------

class CRG(LiteXModule):
    def __init__(self, platform, sys_clk_freq):
        self.cd_sys    = ClockDomain()
        self.cd_idelay = ClockDomain()

        # # #

        # Clk / Rst.
        clk125 = ClockSignal("pcie")
        rst125 = ResetSignal("pcie")

        # PLL.
        self.pll = pll = S7PLL(speedgrade=-1)
        self.comb += pll.reset.eq(rst125)
        pll.register_clkin(clk125, 125e6)
        pll.create_clkout(self.cd_sys,    sys_clk_freq)
        pll.create_clkout(self.cd_idelay, 200e6)

        # IDelayCtrl.
        self.idelayctrl = S7IDELAYCTRL(self.cd_idelay)

# BaseSoC -----------------------------------------------------------------------------------------

class BaseSoC(SoCCore):
    SoCCore.csr_map = {
        # SoC.
        "uart"        : 0,
        "icap"        : 1,
        "flash"       : 2,
        "xadc"        : 3,
        "dna"         : 4,

        # PCIe.
        "pcie_phy"    : 10,
        "pcie_msi"    : 11,
        "pcie_dma0"   : 12,

        # XTRX.
        "i2c0"        : 20,
        "i2c1"        : 21,
        "gpio"        : 22,
        "gps"         : 23,
        "vctcxo"      : 24,
        "rf_switches" : 25,
        "lms7002m"    : 26,
        "xsync_spi"   : 27,
        "synchro"     : 28,

        # Analyzer.
        "analyzer"    : 30,
    }

    def __init__(self, board="fairwaves", sys_clk_freq=int(125e6),
        with_cpu      = True, cpu_firmware=None,
        with_jtagbone = True,
    ):
        # Platform ---------------------------------------------------------------------------------
        platform = {
            "fairwaves_cs"  : fairwaves_xtrx.Platform(variant="xc7a35t"),
            "fairwaves_pro" : fairwaves_xtrx.Platform(variant="xc7a50t"),
            "limesdr"       : limesdr_xtrx.Platform()
        }[board]

        # SoCCore ----------------------------------------------------------------------------------
        SoCCore.__init__(self, platform, sys_clk_freq,
            ident                    = f"LiteX SoC on {board.capitalize()} XTRX ",
            ident_version            = True,
            cpu_type                 = "vexriscv" if with_cpu else None,
            cpu_variant              = "minimal",
            integrated_rom_size      = 0x8000 if with_cpu else 0,
            integrated_sram_ram_size = 0x1000 if with_cpu else 0,
            integrated_main_ram_size = 0x4000 if with_cpu else 0,
            integrated_main_ram_init = [] if cpu_firmware is None else get_mem_data(cpu_firmware, endianness="little"),
            uart_name                = "crossover",
        )
        # Automatically jump to pre-initialized firmware.
        self.add_constant("ROM_BOOT_ADDRESS", self.mem_map["main_ram"])
        # Avoid stalling CPU at startup.
        self.uart.add_auto_tx_flush(sys_clk_freq=sys_clk_freq, timeout=1, interval=128)

        # Clocking ---------------------------------------------------------------------------------
        self.crg = CRG(platform, sys_clk_freq)

        # JTAGBone ---------------------------------------------------------------------------------
        if with_jtagbone:
            self.add_jtagbone()
            platform.add_period_constraint(self.jtagbone_phy.cd_jtag.clk, 1e9/20e6)
            platform.add_false_path_constraints(self.jtagbone_phy.cd_jtag.clk, self.crg.cd_sys.clk)

        # Leds -------------------------------------------------------------------------------------
        self.leds = LedChaser(
            pads         = platform.request_all("user_led"),
            sys_clk_freq = sys_clk_freq
        )
        self.leds2 = LedChaser(
            pads         = platform.request_all("user_led2"),
            sys_clk_freq = sys_clk_freq
        )

        # ICAP -------------------------------------------------------------------------------------
        self.icap = ICAP()
        self.icap.add_reload()
        self.icap.add_timing_constraints(platform, sys_clk_freq, self.crg.cd_sys.clk)

        # SPIFlash ---------------------------------------------------------------------------------
        self.flash_cs_n = GPIOOut(platform.request("flash_cs_n"))
        self.flash      = S7SPIFlash(platform.request("flash"), sys_clk_freq, 25e6)

        # XADC -------------------------------------------------------------------------------------
        self.xadc = XADC()

        # DNA --------------------------------------------------------------------------------------
        self.dna = DNA()
        self.dna.add_timing_constraints(platform, sys_clk_freq, self.crg.cd_sys.clk)

        # PCIe -------------------------------------------------------------------------------------
        self.pcie_phy = S7PCIEPHY(platform, platform.request(f"pcie_x2"),
            data_width = 64,
            bar0_size  = 0x20000,
            cd         = "sys",
        )
        self.add_pcie(phy=self.pcie_phy, address_width=32, ndmas=1,
            with_dma_buffering    = True, dma_buffering_depth=8192,
            with_dma_loopback     = True,
            with_dma_synchronizer = True,
            with_msi              = True
        )

        # I2C Bus0 ---------------------------------------------------------------------------------
        # - Temperature Sensor (TMP108  @ 0x4a) Lime: (TMP1075 @ 0x4b).
        # - PMIC-LMS           (LP8758  @ 0x60).
        # - VCTCXO DAC         Rev4: (MCP4725 @ 0x62) Rev5: (DAC60501 @ 0x4b) Lime: (AD5693 @ 0x4c).
        self.i2c0 = I2CMaster(pads=platform.request("i2c", 0))

        # I2C Bus1 ---------------------------------------------------------------------------------
        # PMIC-FPGA (LP8758 @ 0x60).
        self.i2c1 = I2CMaster(pads=platform.request("i2c", 1))

        # XSYNC SPI Bus ----------------------------------------------------------------------------
        xsync_spi_pads      = platform.request("xsync_spi")
        xsync_spi_pads.miso = Signal() # SPI is 3-wire, add fake MISO. Will only allow writes, not reads.
        self.xsync_spi = SPIMaster(
            pads         = xsync_spi_pads,
            data_width   = 32,
            sys_clk_freq = sys_clk_freq,
            spi_clk_freq = 1e6
        )

        # PMIC-FPGA --------------------------------------------------------------------------------
        # Buck0: 1.0V VCCINT + 1.0V MGTAVCC.
        # Buck1: 1.8V/3.3V VCCIO (DIGPRVDD2/DIGPRVDD3/DIGPRPOC + VDD18_TXBUF of LMS + Bank 0/14/16/34/35 of FPGA).
        # Buck2: 1.2V MGTAVTT + 1.2V VDLMS (VDD12_DIG / VDD_SPI_BUF / DVDD_SXR / DVDD_SXT / DVDD_CGEN).
        # Buck3: 1.8V VCCAUX  + 1.8V VDLMS (VDD18_DIG).

        # PMIC-LMS ---------------------------------------------------------------------------------
        # Buck0: +2.05V (used as input to 1.8V LDO for LMS analog 1.8V).
        # Buck1: +3.3V rail.
        # Buck2: +1.75V (used as input to 1.4V LDO for LMS analog 1.4V).
        # Buck3: +1.5V  (used as input to 1.25V LDO for LMS analog 1.25V).

        # Aux -------------------------------------------------------------------------------------
        self.aux = AUX(platform.request("aux"))

        # GPIO -------------------------------------------------------------------------------------
        #self.gpio = GPIO(platform.request("gpio"))

        # GPS --------------------------------------------------------------------------------------
        self.gps = GPS(platform.request("gps"), sys_clk_freq, baudrate=9600)

        # VCTCXO -----------------------------------------------------------------------------------
        vctcxo_pads = platform.request("vctcxo")
        self.vctcxo = VCTCXO(vctcxo_pads)
        platform.add_period_constraint(vctcxo_pads.clk, 20)

        # Synchro ----------------------------------------------------------------------------------
        self.synchro = Synchro(platform.request("synchro"))
        self.comb += self.synchro.pps_gps.eq(self.gps.pps)
        self.comb += self.pcie_dma0.synchronizer.pps.eq(self.synchro.pps)

        # RF Switches ------------------------------------------------------------------------------
        self.rf_switches = RFSwitches(platform.request("rf_switches"))

        # LMS7002M ---------------------------------------------------------------------------------
        self.lms7002m = LMS7002M(platform, platform.request("lms7002m"), sys_clk_freq,
            tx_delay_init = 16,
            rx_delay_init = 16
        )
        platform.add_false_path_constraints(self.crg.cd_sys.clk, self.lms7002m.cd_rfic.clk)

        # Timing Constraints/False Paths -----------------------------------------------------------
        for i in range(4):
            platform.toolchain.pre_placement_commands.append(f"set_clock_groups -group [get_clocks {{{{*s7pciephy_clkout{i}}}}}] -group [get_clocks        dna_clk] -asynchronous")
            platform.toolchain.pre_placement_commands.append(f"set_clock_groups -group [get_clocks {{{{*s7pciephy_clkout{i}}}}}] -group [get_clocks       jtag_clk] -asynchronous")
            platform.toolchain.pre_placement_commands.append(f"set_clock_groups -group [get_clocks {{{{*s7pciephy_clkout{i}}}}}] -group [get_clocks       icap_clk] -asynchronous")
            platform.toolchain.pre_placement_commands.append(f"set_clock_groups -group [get_clocks {{{{*s7pciephy_clkout{i}}}}}] -group [get_clocks     vctcxo_clk] -asynchronous")
            platform.toolchain.pre_placement_commands.append(f"set_clock_groups -group [get_clocks {{{{*s7pciephy_clkout{i}}}}}] -group [get_clocks lms7002m_mclk1] -asynchronous")


    def add_pcie_dma_probe(self):
        # DMA TX.
        tx_data = Record([("i0", 16), ("q0", 16), ("i1", 16), ("q1", 16)])
        self.comb += [
            tx_data.i0.eq(self.pcie_dma0.source.data[0*16:1*16]),
            tx_data.q0.eq(self.pcie_dma0.source.data[1*16:2*16]),
            tx_data.i1.eq(self.pcie_dma0.source.data[2*16:3*16]),
            tx_data.q1.eq(self.pcie_dma0.source.data[3*16:4*16]),
        ]

        # DMA RX.
        rx_data = Record([("i0", 16), ("q0", 16), ("i1", 16), ("q1", 16)])
        self.comb += [
            rx_data.i0.eq(self.pcie_dma0.sink.data[0*16:1*16]),
            rx_data.q0.eq(self.pcie_dma0.sink.data[1*16:2*16]),
            rx_data.i1.eq(self.pcie_dma0.sink.data[2*16:3*16]),
            rx_data.q1.eq(self.pcie_dma0.sink.data[3*16:4*16]),
        ]
        analyzer_signals = [
            # DMA TX.
            self.pcie_dma0.source.valid,
            self.pcie_dma0.source.ready,
            self.pcie_dma0.source.first,
            self.pcie_dma0.source.last,
            tx_data,

            # DMA RX.
            self.pcie_dma0.sink.valid,
            self.pcie_dma0.sink.ready,
            self.pcie_dma0.sink.first,
            self.pcie_dma0.sink.last,
            rx_data,
        ]
        self.analyzer = LiteScopeAnalyzer(analyzer_signals,
            depth        = 512,
            clock_domain = "sys",
            register     = True,
            csr_csv      = "analyzer.csv"
        )

# Build --------------------------------------------------------------------------------------------

def main():
    parser = argparse.ArgumentParser(description="LiteX SoC on Fairwaves/LimeSDR XTRX.")
    parser.add_argument("--board",   default="fairwaves_pro", help="Select XTRX board.", choices=["fairwaves_cs", "fairwaves_pro", "limesdr"])
    parser.add_argument("--build",   action="store_true",     help="Build bitstream.")
    parser.add_argument("--load",    action="store_true",     help="Load bitstream.")
    parser.add_argument("--flash",   action="store_true",     help="Flash bitstream.")
    parser.add_argument("--driver",  action="store_true",     help="Generate PCIe driver from LitePCIe (override local version).")
    probeopts = parser.add_mutually_exclusive_group()
    probeopts.add_argument("--with-pcie-dma-probe", action="store_true", help="Enable PCIe DMA LiteScope Probe.")
    args = parser.parse_args()

    # Build SoC.
    for run in range(2):
        prepare = (run == 0)
        build   = ((run == 1) & args.build)
        soc = BaseSoC(
            board        = args.board,
            cpu_firmware = None if prepare else "firmware/firmware.bin",
        )
        if args.with_pcie_dma_probe:
            soc.add_pcie_dma_probe()
        builder = Builder(soc, csr_csv="csr.csv")
        builder.build(run=build)
        if prepare:
            os.system(f"cd firmware && make BUILD_DIR={builder.output_dir} clean all")

    # Generate LitePCIe Driver.
    generate_litepcie_software(soc, "software", use_litepcie_software=args.driver)

    # Load Bistream.
    if args.load:
        prog = soc.platform.create_programmer()
        prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))

    # Flash Bitstream.
    if args.flash:
        prog = soc.platform.create_programmer()
        prog.flash(0, os.path.join(builder.gateware_dir, soc.build_name + ".bin"))

if __name__ == "__main__":
    main()
