Classic Timing Analyzer report for traffic_light
Thu Jan 14 20:00:57 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From              ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.669 ns                         ; sensor            ; present_state.green ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.732 ns                         ; enable            ; o_Enable            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.306 ns                        ; sensor            ; present_state.red   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 251.13 MHz ( period = 3.982 ns ) ; enable            ; counter[1]          ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; present_state.red ; reset               ; clk        ; clk      ; 2            ;
; Total number of failed paths ;                                          ;               ;                                  ;                   ;                     ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 251.13 MHz ( period = 3.982 ns )               ; enable               ; counter[1]           ; clk        ; clk      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; 262.26 MHz ( period = 3.813 ns )               ; reset                ; counter[0]           ; clk        ; clk      ; None                        ; None                      ; 0.634 ns                ;
; N/A   ; 265.32 MHz ( period = 3.769 ns )               ; enable               ; counter[0]           ; clk        ; clk      ; None                        ; None                      ; 0.589 ns                ;
; N/A   ; 277.70 MHz ( period = 3.601 ns )               ; reset                ; counter[1]           ; clk        ; clk      ; None                        ; None                      ; 0.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.yellow ; present_state.red    ; clk        ; clk      ; None                        ; None                      ; 0.508 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]           ; counter[1]           ; clk        ; clk      ; None                        ; None                      ; 0.889 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.red    ; present_state.red    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.green  ; present_state.green  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]           ; counter[0]           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1]           ; counter[1]           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.red    ; present_state.green  ; clk        ; clk      ; None                        ; None                      ; 0.448 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.green  ; present_state.yellow ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                  ;
+------------------------------------------+-------------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; present_state.red ; reset  ; clk        ; clk      ; None                       ; None                       ; 0.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; present_state.red ; enable ; clk        ; clk      ; None                       ; None                       ; 0.626 ns                 ;
+------------------------------------------+-------------------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+--------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                  ; To Clock ;
+-------+--------------+------------+--------+---------------------+----------+
; N/A   ; None         ; 3.669 ns   ; sensor ; present_state.green ; clk      ;
; N/A   ; None         ; 3.545 ns   ; sensor ; present_state.red   ; clk      ;
+-------+--------------+------------+--------+---------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+----------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To           ; From Clock ;
+-------+--------------+------------+----------------------+--------------+------------+
; N/A   ; None         ; 9.732 ns   ; enable               ; o_Enable     ; clk        ;
; N/A   ; None         ; 9.547 ns   ; reset                ; o_Reset      ; clk        ;
; N/A   ; None         ; 6.830 ns   ; present_state.green  ; g_light      ; clk        ;
; N/A   ; None         ; 6.317 ns   ; present_state.yellow ; y_light      ; clk        ;
; N/A   ; None         ; 6.277 ns   ; counter[1]           ; o_Counter[1] ; clk        ;
; N/A   ; None         ; 6.269 ns   ; counter[0]           ; o_Counter[0] ; clk        ;
; N/A   ; None         ; 5.956 ns   ; present_state.red    ; r_light      ; clk        ;
+-------+--------------+------------+----------------------+--------------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+--------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                  ; To Clock ;
+---------------+-------------+-----------+--------+---------------------+----------+
; N/A           ; None        ; -3.306 ns ; sensor ; present_state.red   ; clk      ;
; N/A           ; None        ; -3.430 ns ; sensor ; present_state.green ; clk      ;
+---------------+-------------+-----------+--------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jan 14 20:00:57 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "complete" is a latch
    Warning: Node "reset" is a latch
    Warning: Node "enable" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "present_state.yellow" as buffer
Info: Clock "clk" has Internal fmax of 251.13 MHz between source register "enable" and destination register "counter[1]" (period= 3.982 ns)
    Info: + Longest register to register delay is 0.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 3; REG Node = 'enable'
        Info: 2: + IC(0.419 ns) + CELL(0.228 ns) = 0.647 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 1; COMB Node = 'counter~5'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.802 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 4; REG Node = 'counter[1]'
        Info: Total cell delay = 0.383 ns ( 47.76 % )
        Info: Total interconnect delay = 0.419 ns ( 52.24 % )
    Info: - Smallest clock skew is -3.090 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 4; REG Node = 'counter[1]'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
        Info: - Longest clock path from clock "clk" to source register is 5.555 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.179 ns; Loc. = LCFF_X21_Y18_N9; Fanout = 3; REG Node = 'present_state.yellow'
            Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 4.622 ns; Loc. = CLKCTRL_G14; Fanout = 2; COMB Node = 'present_state.yellow~clkctrl'
            Info: 4: + IC(0.880 ns) + CELL(0.053 ns) = 5.555 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 3; REG Node = 'enable'
            Info: Total cell delay = 1.619 ns ( 29.14 % )
            Info: Total interconnect delay = 3.936 ns ( 70.86 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "present_state.red" and destination pin or register "reset" for clock "clk" (Hold time is 2.495 ns)
    Info: + Largest clock skew is 3.089 ns
        Info: + Longest clock path from clock "clk" to destination register is 5.554 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.179 ns; Loc. = LCFF_X21_Y18_N9; Fanout = 3; REG Node = 'present_state.yellow'
            Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 4.622 ns; Loc. = CLKCTRL_G14; Fanout = 2; COMB Node = 'present_state.yellow~clkctrl'
            Info: 4: + IC(0.879 ns) + CELL(0.053 ns) = 5.554 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; REG Node = 'reset'
            Info: Total cell delay = 1.619 ns ( 29.15 % )
            Info: Total interconnect delay = 3.935 ns ( 70.85 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N11; Fanout = 6; REG Node = 'present_state.red'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N11; Fanout = 6; REG Node = 'present_state.red'
        Info: 2: + IC(0.272 ns) + CELL(0.228 ns) = 0.500 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; REG Node = 'reset'
        Info: Total cell delay = 0.228 ns ( 45.60 % )
        Info: Total interconnect delay = 0.272 ns ( 54.40 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "present_state.green" (data pin = "sensor", clock pin = "clk") is 3.669 ns
    Info: + Longest pin to register delay is 6.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 2; PIN Node = 'sensor'
        Info: 2: + IC(4.723 ns) + CELL(0.346 ns) = 5.889 ns; Loc. = LCCOMB_X21_Y18_N18; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.044 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'present_state.green'
        Info: Total cell delay = 1.321 ns ( 21.86 % )
        Info: Total interconnect delay = 4.723 ns ( 78.14 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'present_state.green'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
Info: tco from clock "clk" to destination pin "o_Enable" through register "enable" is 9.732 ns
    Info: + Longest clock path from clock "clk" to source register is 5.555 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.179 ns; Loc. = LCFF_X21_Y18_N9; Fanout = 3; REG Node = 'present_state.yellow'
        Info: 3: + IC(1.443 ns) + CELL(0.000 ns) = 4.622 ns; Loc. = CLKCTRL_G14; Fanout = 2; COMB Node = 'present_state.yellow~clkctrl'
        Info: 4: + IC(0.880 ns) + CELL(0.053 ns) = 5.555 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 3; REG Node = 'enable'
        Info: Total cell delay = 1.619 ns ( 29.14 % )
        Info: Total interconnect delay = 3.936 ns ( 70.86 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 3; REG Node = 'enable'
        Info: 2: + IC(2.023 ns) + CELL(2.154 ns) = 4.177 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'o_Enable'
        Info: Total cell delay = 2.154 ns ( 51.57 % )
        Info: Total interconnect delay = 2.023 ns ( 48.43 % )
Info: th for register "present_state.red" (data pin = "sensor", clock pin = "clk") is -3.306 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X21_Y18_N11; Fanout = 6; REG Node = 'present_state.red'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.920 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 2; PIN Node = 'sensor'
        Info: 2: + IC(4.717 ns) + CELL(0.228 ns) = 5.765 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.920 ns; Loc. = LCFF_X21_Y18_N11; Fanout = 6; REG Node = 'present_state.red'
        Info: Total cell delay = 1.203 ns ( 20.32 % )
        Info: Total interconnect delay = 4.717 ns ( 79.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Thu Jan 14 20:00:57 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


