#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb829d07db0 .scope module, "RegFile_sim" "RegFile_sim" 2 5;
 .timescale 0 0;
v0x7fb829d19690_0 .var "CLK", 0 0;
v0x7fb829d19720_0 .var "RST", 0 0;
v0x7fb829d197b0_0 .net "ReadData1", 31 0, L_0x7fb829d1a350;  1 drivers
v0x7fb829d19840_0 .net "ReadData2", 31 0, L_0x7fb829d1aae0;  1 drivers
v0x7fb829d198d0_0 .var "ReadReg1", 4 0;
v0x7fb829d199a0_0 .var "ReadReg2", 4 0;
v0x7fb829d19a50_0 .var "RegWre", 0 0;
v0x7fb829d19b00_0 .var "WriteData", 31 0;
v0x7fb829d19bb0_0 .var "WriteReg", 4 0;
S_0x7fb829d07f10 .scope module, "uut" "RegisterFile" 2 21, 3 1 0, S_0x7fb829d07db0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadReg1"
    .port_info 1 /INPUT 5 "ReadReg2"
    .port_info 2 /INPUT 5 "WriteReg"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "CLK"
    .port_info 5 /INPUT 1 "RegWre"
    .port_info 6 /INPUT 1 "RST"
    .port_info 7 /OUTPUT 32 "ReadData1"
    .port_info 8 /OUTPUT 32 "ReadData2"
v0x7fb829d08070_0 .net "CLK", 0 0, v0x7fb829d19690_0;  1 drivers
v0x7fb829d18010_0 .net "RST", 0 0, v0x7fb829d19720_0;  1 drivers
v0x7fb829d180b0_0 .net "ReadData1", 31 0, L_0x7fb829d1a350;  alias, 1 drivers
v0x7fb829d18150_0 .net "ReadData2", 31 0, L_0x7fb829d1aae0;  alias, 1 drivers
v0x7fb829d18200_0 .net "ReadReg1", 4 0, v0x7fb829d198d0_0;  1 drivers
v0x7fb829d182f0_0 .net "ReadReg2", 4 0, v0x7fb829d199a0_0;  1 drivers
v0x7fb829d183a0 .array "RegFile", 31 1, 31 0;
v0x7fb829d18440_0 .net "RegWre", 0 0, v0x7fb829d19a50_0;  1 drivers
v0x7fb829d184e0_0 .net "WriteData", 31 0, v0x7fb829d19b00_0;  1 drivers
v0x7fb829d185f0_0 .net "WriteReg", 4 0, v0x7fb829d19bb0_0;  1 drivers
v0x7fb829d186a0_0 .net *"_s0", 31 0, L_0x7fb829d19cc0;  1 drivers
v0x7fb829d18750_0 .net *"_s10", 31 0, L_0x7fb829d19f50;  1 drivers
v0x7fb829d18800_0 .net *"_s12", 6 0, L_0x7fb829d1a050;  1 drivers
L_0x107f2c0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb829d188b0_0 .net *"_s15", 1 0, L_0x107f2c0e0;  1 drivers
L_0x107f2c128 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x7fb829d18960_0 .net/2u *"_s16", 6 0, L_0x107f2c128;  1 drivers
v0x7fb829d18a10_0 .net *"_s18", 6 0, L_0x7fb829d1a1d0;  1 drivers
v0x7fb829d18ac0_0 .net *"_s22", 31 0, L_0x7fb829d1a4b0;  1 drivers
L_0x107f2c170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb829d18c50_0 .net *"_s25", 26 0, L_0x107f2c170;  1 drivers
L_0x107f2c1b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb829d18ce0_0 .net/2u *"_s26", 31 0, L_0x107f2c1b8;  1 drivers
v0x7fb829d18d90_0 .net *"_s28", 0 0, L_0x7fb829d1a610;  1 drivers
L_0x107f2c008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb829d18e30_0 .net *"_s3", 26 0, L_0x107f2c008;  1 drivers
L_0x107f2c200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb829d18ee0_0 .net/2u *"_s30", 31 0, L_0x107f2c200;  1 drivers
v0x7fb829d18f90_0 .net *"_s32", 31 0, L_0x7fb829d1a730;  1 drivers
v0x7fb829d19040_0 .net *"_s34", 6 0, L_0x7fb829d1a820;  1 drivers
L_0x107f2c248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb829d190f0_0 .net *"_s37", 1 0, L_0x107f2c248;  1 drivers
L_0x107f2c290 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x7fb829d191a0_0 .net/2u *"_s38", 6 0, L_0x107f2c290;  1 drivers
L_0x107f2c050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb829d19250_0 .net/2u *"_s4", 31 0, L_0x107f2c050;  1 drivers
v0x7fb829d19300_0 .net *"_s40", 6 0, L_0x7fb829d1a940;  1 drivers
v0x7fb829d193b0_0 .net *"_s6", 0 0, L_0x7fb829d19e30;  1 drivers
L_0x107f2c098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb829d19450_0 .net/2u *"_s8", 31 0, L_0x107f2c098;  1 drivers
v0x7fb829d19500_0 .var/i "i", 31 0;
E_0x7fb829d07540 .event negedge, v0x7fb829d18010_0, v0x7fb829d08070_0;
L_0x7fb829d19cc0 .concat [ 5 27 0 0], v0x7fb829d198d0_0, L_0x107f2c008;
L_0x7fb829d19e30 .cmp/eq 32, L_0x7fb829d19cc0, L_0x107f2c050;
L_0x7fb829d19f50 .array/port v0x7fb829d183a0, L_0x7fb829d1a1d0;
L_0x7fb829d1a050 .concat [ 5 2 0 0], v0x7fb829d198d0_0, L_0x107f2c0e0;
L_0x7fb829d1a1d0 .arith/sub 7, L_0x7fb829d1a050, L_0x107f2c128;
L_0x7fb829d1a350 .functor MUXZ 32, L_0x7fb829d19f50, L_0x107f2c098, L_0x7fb829d19e30, C4<>;
L_0x7fb829d1a4b0 .concat [ 5 27 0 0], v0x7fb829d199a0_0, L_0x107f2c170;
L_0x7fb829d1a610 .cmp/eq 32, L_0x7fb829d1a4b0, L_0x107f2c1b8;
L_0x7fb829d1a730 .array/port v0x7fb829d183a0, L_0x7fb829d1a940;
L_0x7fb829d1a820 .concat [ 5 2 0 0], v0x7fb829d199a0_0, L_0x107f2c248;
L_0x7fb829d1a940 .arith/sub 7, L_0x7fb829d1a820, L_0x107f2c290;
L_0x7fb829d1aae0 .functor MUXZ 32, L_0x7fb829d1a730, L_0x107f2c200, L_0x7fb829d1a610, C4<>;
    .scope S_0x7fb829d07f10;
T_0 ;
    %wait E_0x7fb829d07540;
    %load/vec4 v0x7fb829d18010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb829d19500_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fb829d19500_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb829d19500_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb829d183a0, 0, 4;
    %load/vec4 v0x7fb829d19500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb829d19500_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb829d18440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb829d185f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fb829d184e0_0;
    %load/vec4 v0x7fb829d185f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb829d183a0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb829d07db0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0x7fb829d19690_0;
    %nor/r;
    %store/vec4 v0x7fb829d19690_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb829d07db0;
T_2 ;
    %vpi_call 2 36 "$dumpfile", "RegisterFile.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb829d07db0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 48 "$display", "1" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 59 "$display", "2" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 69 "$display", "3" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 79 "$display", "4" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 89 "$display", "5" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 99 "$display", "6" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 109 "$display", "7" {0 0 0};
    %delay 200, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb829d19a50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d198d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb829d199a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb829d19bb0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fb829d19b00_0, 0, 32;
    %vpi_call 2 121 "$display", "8" {0 0 0};
    %vpi_call 2 122 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_Test.v";
    "./RegisterFile.v";
