set ::env(PROJECT_NAME) cf_fp_mul
set ::env(DESIGN_TOP) cf_fp_mul_p_5_10
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/cf_fp_mul/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/cf_fp_mul/rtl/cf_fp_mul_p_5_10.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
