Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 25 12:41:45 2017
| Host         : DESKTOP-BIGAK2L running 64-bit major release  (build 9200)
| Command      : report_methodology -file Basys3_Counter_Top_methodology_drc_routed.rpt -rpx Basys3_Counter_Top_methodology_drc_routed.rpx
| Design       : Basys3_Counter_Top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA[0] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on JA[1] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) VIRTUAL_clk200 
Related violations: <none>


