//===-- SIGEMMScheduleOptimize.cpp - GEMM loop schedule optimization -----===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This pass optimizes FMHA-style GEMM loops by:
//   T1: Hoisting V global_loads before the first s_barrier
//   T2: Converting serial ds_read/MFMA chains to double-buffered
//   T3: Interleaving V ds_writes into GEMM1 MFMA slots
//   T4: (implicit) Original V sections removed via instruction movement
//
// Runs before SIInsertWaitcnts so waitcnt values are auto-generated.
//
//===----------------------------------------------------------------------===//

#include "AMDGPU.h"
#include "GCNSubtarget.h"
#include "MCTargetDesc/AMDGPUMCTargetDesc.h"
#include "SIInstrInfo.h"
#include "SIRegisterInfo.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/Support/CommandLine.h"

using namespace llvm;

#define DEBUG_TYPE "si-gemm-schedule-opt"

static cl::opt<bool> EnableGEMMScheduleOpt(
    "amdgpu-gemm-schedule-opt", cl::init(false), cl::Hidden,
    cl::desc("Enable GEMM loop schedule optimization"));

static cl::opt<unsigned> MinChainLength(
    "amdgpu-gemm-min-chain", cl::init(4), cl::Hidden,
    cl::desc("Minimum ds_read/MFMA chain length to trigger"));

namespace {

struct ReadMFMAPair {
  MachineInstr *Read;
  MachineInstr *MFMA;
};

struct VLoadInfo {
  MachineInstr *AddrCompute = nullptr;
  MachineInstr *Load = nullptr;
  Register LoadDest;
  SmallVector<MachineInstr *, 8> Writes;
};

class SIGEMMScheduleOptimize {
  const SIInstrInfo *TII = nullptr;
  const SIRegisterInfo *TRI = nullptr;

  static bool isDSRead2B32(const MachineInstr &MI) {
    unsigned Opc = MI.getOpcode();
    return Opc == AMDGPU::DS_READ2_B32 || Opc == AMDGPU::DS_READ2_B32_gfx9;
  }

  static bool isDSWriteB16(const MachineInstr &MI) {
    unsigned Opc = MI.getOpcode();
    return Opc == AMDGPU::DS_WRITE_B16 || Opc == AMDGPU::DS_WRITE_B16_gfx9 ||
           Opc == AMDGPU::DS_WRITE_B16_D16_HI ||
           Opc == AMDGPU::DS_WRITE_B16_D16_HI_vi ||
           Opc == AMDGPU::DS_WRITE_B16_t16;
  }

  static bool isGlobalLoadDwordX4(const MachineInstr &MI) {
    unsigned Opc = MI.getOpcode();
    return Opc == AMDGPU::GLOBAL_LOAD_DWORDX4 ||
           Opc == AMDGPU::GLOBAL_LOAD_DWORDX4_SADDR;
  }

  bool findReadMFMAChain(MachineBasicBlock &MBB,
                         SmallVectorImpl<ReadMFMAPair> &Chain);
  bool findBarrierPair(MachineBasicBlock &MBB,
                       const SmallVectorImpl<ReadMFMAPair> &Chain,
                       MachineInstr *&Barrier1, MachineInstr *&Barrier2);
  bool findVLoadWritePattern(MachineBasicBlock &MBB,
                             MachineInstr *Barrier1, MachineInstr *Barrier2,
                             VLoadInfo &VHi, VLoadInfo &VLo);

  bool processLoop(MachineBasicBlock &MBB);

public:
  bool run(MachineFunction &MF);
};

class SIGEMMScheduleOptimizeLegacy : public MachineFunctionPass {
public:
  static char ID;
  SIGEMMScheduleOptimizeLegacy() : MachineFunctionPass(ID) {
    initializeSIGEMMScheduleOptimizeLegacyPass(
        *PassRegistry::getPassRegistry());
  }
  bool runOnMachineFunction(MachineFunction &MF) override {
    return SIGEMMScheduleOptimize().run(MF);
  }
  StringRef getPassName() const override {
    return "SI GEMM Schedule Optimize";
  }
};

} // end anonymous namespace

INITIALIZE_PASS(SIGEMMScheduleOptimizeLegacy, DEBUG_TYPE,
                "SI GEMM schedule optimization", false, false)

char SIGEMMScheduleOptimizeLegacy::ID = 0;
char &llvm::SIGEMMScheduleOptimizeLegacyID =
    SIGEMMScheduleOptimizeLegacy::ID;

FunctionPass *llvm::createSIGEMMScheduleOptimizePass() {
  return new SIGEMMScheduleOptimizeLegacy();
}

// ===================================================================
// Pattern Recognition
// ===================================================================

bool SIGEMMScheduleOptimize::findReadMFMAChain(
    MachineBasicBlock &MBB, SmallVectorImpl<ReadMFMAPair> &Chain) {
  Chain.clear();
  Register ReadDstReg, ReadBaseReg;

  for (auto II = MBB.begin(), IE = MBB.end(); II != IE;) {
    MachineInstr &MI = *II;
    ++II;
    if (!isDSRead2B32(MI))
      continue;

    Register DstReg = MI.getOperand(0).getReg();
    Register BaseReg = MI.getOperand(1).getReg();

    if (Chain.empty()) {
      ReadDstReg = DstReg;
      ReadBaseReg = BaseReg;
    } else if (DstReg != ReadDstReg || BaseReg != ReadBaseReg) {
      break;
    }

    MachineInstr *PairedMFMA = nullptr;
    for (auto JJ = II; JJ != IE; ++JJ) {
      if (!SIInstrInfo::isMFMA(*JJ))
        continue;
      if (JJ->getOperand(1).isReg() &&
          JJ->getOperand(1).getReg() == ReadDstReg) {
        PairedMFMA = &*JJ;
        II = std::next(MachineBasicBlock::iterator(PairedMFMA));
        break;
      }
      break;
    }
    if (!PairedMFMA)
      break;
    Chain.push_back({&MI, PairedMFMA});
  }
  return Chain.size() >= MinChainLength;
}

bool SIGEMMScheduleOptimize::findBarrierPair(
    MachineBasicBlock &MBB, const SmallVectorImpl<ReadMFMAPair> &Chain,
    MachineInstr *&Barrier1, MachineInstr *&Barrier2) {
  Barrier1 = nullptr;
  Barrier2 = nullptr;

  MachineInstr *FirstRead = Chain.front().Read;
  MachineInstr *LastMFMA = Chain.back().MFMA;
  bool SeenFirstRead = false;
  bool SeenLastMFMA = false;

  for (auto &MI : MBB) {
    if (&MI == FirstRead) SeenFirstRead = true;
    if (&MI == LastMFMA) SeenLastMFMA = true;

    if (MI.getOpcode() != AMDGPU::S_BARRIER)
      continue;

    if (!Barrier1 && !SeenFirstRead) {
      Barrier1 = &MI;
      continue;
    }
    if (Barrier1 && SeenLastMFMA) {
      Barrier2 = &MI;
      break;
    }
  }
  return Barrier1 && Barrier2;
}

bool SIGEMMScheduleOptimize::findVLoadWritePattern(
    MachineBasicBlock &MBB, MachineInstr *Barrier1, MachineInstr *Barrier2,
    VLoadInfo &VHi, VLoadInfo &VLo) {

  // Find GLOBAL_LOAD_DWORDX4 instructions between Barrier1 and Barrier2.
  // In the original schedule they appear after softmax/O-rescale.
  SmallVector<MachineInstr *, 4> GlobalLoads;
  bool PastBarrier1 = false;
  for (auto &MI : MBB) {
    if (&MI == Barrier1) PastBarrier1 = true;
    if (&MI == Barrier2) break;
    if (PastBarrier1 && isGlobalLoadDwordX4(MI))
      GlobalLoads.push_back(&MI);
  }

  if (GlobalLoads.size() != 2)
    return false;

  // Assign: first load = VHi, second = VLo (matching script convention)
  VHi.Load = GlobalLoads[0];
  VLo.Load = GlobalLoads[1];
  VHi.LoadDest = VHi.Load->getOperand(0).getReg();
  VLo.LoadDest = VLo.Load->getOperand(0).getReg();

  // Find the address computation just before the first V load.
  // Walk backward from VHi.Load to find the first non-load instruction
  // that defines the address register used by VHi.Load.
  Register AddrReg = VHi.Load->getOperand(1).getReg();
  for (auto II = MachineBasicBlock::reverse_iterator(VHi.Load->getIterator()),
            IE = MBB.rend(); II != IE; ++II) {
    for (const auto &MO : II->operands()) {
      if (MO.isReg() && MO.isDef() && MO.getReg() == AddrReg) {
        VHi.AddrCompute = &*II;
        VLo.AddrCompute = nullptr; // shares same addr
        goto found_addr;
      }
    }
  }
found_addr:

  // Collect DS_WRITE_B16 instructions that source from V load destinations.
  // They appear between the V loads and Barrier2.
  auto getVGPR32Subs = [&](Register SuperReg) -> SmallVector<MCRegister, 4> {
    SmallVector<MCRegister, 4> Subs;
    for (MCRegister Sub : TRI->subregs(SuperReg.asMCReg())) {
      if (AMDGPU::VGPR_32RegClass.contains(Sub))
        Subs.push_back(Sub);
    }
    return Subs;
  };

  auto VHiSubs = getVGPR32Subs(VHi.LoadDest);
  auto VLoSubs = getVGPR32Subs(VLo.LoadDest);
  DenseSet<unsigned> VHiRegs(VHiSubs.begin(), VHiSubs.end());
  DenseSet<unsigned> VLoRegs(VLoSubs.begin(), VLoSubs.end());

  bool PastLoads = false;
  for (auto &MI : MBB) {
    if (&MI == VLo.Load) PastLoads = true;
    if (!PastLoads) continue;
    if (&MI == Barrier2) break;

    if (!isDSWriteB16(MI))
      continue;

    // The data source operand for DS_WRITE_B16 is operand 1 (after addr).
    // Check which V load group it belongs to.
    for (const auto &MO : MI.operands()) {
      if (!MO.isReg() || MO.isDef())
        continue;
      MCRegister Reg = MO.getReg().asMCReg();
      if (VHiRegs.count(Reg)) {
        VHi.Writes.push_back(&MI);
        break;
      }
      if (VLoRegs.count(Reg)) {
        VLo.Writes.push_back(&MI);
        break;
      }
      // Also check sub-registers
      for (MCRegister Sub : TRI->subregs(Reg)) {
        if (VHiRegs.count(Sub)) { VHi.Writes.push_back(&MI); goto next_mi; }
        if (VLoRegs.count(Sub)) { VLo.Writes.push_back(&MI); goto next_mi; }
      }
    }
    next_mi:;
  }

  return VHi.Writes.size() >= 2 && VLo.Writes.size() >= 2;
}

// ===================================================================
// Transformations
// ===================================================================

bool SIGEMMScheduleOptimize::processLoop(MachineBasicBlock &MBB) {
  // Step 1: Find GEMM1 chain
  SmallVector<ReadMFMAPair, 32> Chain;
  if (!findReadMFMAChain(MBB, Chain))
    return false;

  unsigned N = Chain.size();

  MachineInstr *Barrier1 = nullptr, *Barrier2 = nullptr;
  if (!findBarrierPair(MBB, Chain, Barrier1, Barrier2))
    return false;

  VLoadInfo VHi, VLo;
  if (!findVLoadWritePattern(MBB, Barrier1, Barrier2, VHi, VLo))
    return false;

  // Determine how many V hi/lo writes go into each GEMM1 slot.
  // Script uses 2 writes per MFMA slot.
  unsigned VHiWritesPerSlot = 2;
  unsigned VLoWritesPerSlot = 2;
  unsigned VHiSlots = std::min((unsigned)VHi.Writes.size() / VHiWritesPerSlot,
                               std::min(N, 4u));
  unsigned VLoSlots = std::min((unsigned)VLo.Writes.size() / VLoWritesPerSlot,
                               std::min(N - VHiSlots, 4u));
  unsigned DBStart = VHiSlots;
  unsigned VLoStart = N > (VLoSlots + 2) ? N - VLoSlots - 2 : DBStart;

  // ===== T1: Hoist V loads before Barrier1 =====
  auto BarrierIt = MachineBasicBlock::iterator(Barrier1);
  // Find the lgkmcnt(0) / s_waitcnt before barrier (if any pre-existing waitcnt)
  // Since we run pre-waitcnt, there might be one from SIMemoryLegalizer.
  // We insert before the barrier itself.

  if (VHi.AddrCompute) {
    VHi.AddrCompute->removeFromParent();
    MBB.insert(BarrierIt, VHi.AddrCompute);
  }
  VHi.Load->removeFromParent();
  MBB.insert(BarrierIt, VHi.Load);
  VLo.Load->removeFromParent();
  MBB.insert(BarrierIt, VLo.Load);

  // ===== T3a: Interleave V hi writes into GEMM1 #0..VHiSlots-1 =====
  unsigned vhiIdx = 0;
  for (unsigned i = 0; i < VHiSlots && vhiIdx < VHi.Writes.size(); ++i) {
    auto InsertPt = MachineBasicBlock::iterator(Chain[i].MFMA);
    for (unsigned w = 0; w < VHiWritesPerSlot && vhiIdx < VHi.Writes.size();
         ++w, ++vhiIdx) {
      MachineInstr *VW = VHi.Writes[vhiIdx];
      VW->removeFromParent();
      MBB.insert(InsertPt, VW);
    }
  }
  // ===== T2: K double-buffer for GEMM1 #DBStart..N-1 =====
  // SecondBuf = first VReg_64 sub-register of VHi.LoadDest (now dead)
  Register SecondBuf;
  {
    // Find the VReg_64 containing the first two sub-regs of VHi.LoadDest
    SmallVector<MCRegister, 4> HiSubs;
    for (MCRegister Sub : TRI->subregs(VHi.LoadDest.asMCReg())) {
      if (AMDGPU::VGPR_32RegClass.contains(Sub))
        HiSubs.push_back(Sub);
    }
    if (HiSubs.size() >= 2) {
      // Find the VReg_64 super-register of HiSubs[0] and HiSubs[1]
      for (MCRegister Super : TRI->superregs(HiSubs[0])) {
        if (AMDGPU::VReg_64RegClass.contains(Super) &&
            TRI->isSubRegisterEq(Super, HiSubs[1])) {
          SecondBuf = Super;
          break;
        }
      }
    }
  }

  if (!SecondBuf) {
    DenseSet<unsigned> UsedVGPR32;
    for (auto &MI : MBB) {
      for (const auto &MO : MI.operands()) {
        if (!MO.isReg() || !MO.getReg().isPhysical()) continue;
        MCRegister Reg = MO.getReg().asMCReg();
        if (AMDGPU::VGPR_32RegClass.contains(Reg))
          UsedVGPR32.insert(Reg);
        for (MCRegister Sub : TRI->subregs(Reg))
          if (AMDGPU::VGPR_32RegClass.contains(Sub))
            UsedVGPR32.insert(Sub);
      }
    }
    for (const auto &LI : MBB.liveins()) {
      MCRegister Reg = LI.PhysReg;
      if (AMDGPU::VGPR_32RegClass.contains(Reg))
        UsedVGPR32.insert(Reg);
      for (MCRegister Sub : TRI->subregs(Reg))
        if (AMDGPU::VGPR_32RegClass.contains(Sub))
          UsedVGPR32.insert(Sub);
    }
    for (unsigned R = 0; R < AMDGPU::VReg_64RegClass.getNumRegs(); ++R) {
      MCRegister P = AMDGPU::VReg_64RegClass.getRegister(R);
      bool Free = true;
      for (MCRegister Sub : TRI->subregs(P))
        if (AMDGPU::VGPR_32RegClass.contains(Sub) && UsedVGPR32.count(Sub))
          { Free = false; break; }
      if (Free) { SecondBuf = P; break; }
    }
  }

  if (!SecondBuf)
    return true;

  Register BufA = Chain[0].Read->getOperand(0).getReg();
  Register BufB = SecondBuf;

  if (DBStart < N && N - DBStart >= 2) {
    // Move Read[DBStart+1] before MFMA[DBStart], set dest to BufB
    if (DBStart + 1 < N) {
      MachineInstr *R1 = Chain[DBStart + 1].Read;
      R1->removeFromParent();
      MBB.insert(MachineBasicBlock::iterator(Chain[DBStart].MFMA), R1);
      R1->getOperand(0).setReg(BufB);
    }

    // For DBStart+1..N-2: move Read[i+1] before MFMA[i], alternate bufs
    for (unsigned i = DBStart + 1; i < N - 1; ++i) {
      unsigned relIdx = i - DBStart;
      bool UseB = (relIdx % 2 == 1);
      Register UseBuf = UseB ? BufB : BufA;
      Register PrefBuf = UseB ? BufA : BufB;

      Chain[i].MFMA->getOperand(1).setReg(UseBuf);

      MachineInstr *NextRead = Chain[i + 1].Read;
      NextRead->removeFromParent();
      MBB.insert(MachineBasicBlock::iterator(Chain[i].MFMA), NextRead);
      NextRead->getOperand(0).setReg(PrefBuf);
    }

    // Last MFMA uses the last-written buffer
    {
      unsigned relIdx = (N - 1) - DBStart;
      bool UseB = (relIdx % 2 == 1);
      Chain[N - 1].MFMA->getOperand(1).setReg(UseB ? BufB : BufA);
    }
  }

  // ===== T3b: Interleave V lo writes into GEMM1 #VLoStart..VLoStart+VLoSlots-1 =====
  unsigned vloIdx = 0;
  for (unsigned i = 0; i < VLoSlots && vloIdx < VLo.Writes.size(); ++i) {
    unsigned chainIdx = VLoStart + i;
    if (chainIdx >= N) break;
    auto InsertPt = MachineBasicBlock::iterator(Chain[chainIdx].MFMA);
    for (unsigned w = 0; w < VLoWritesPerSlot && vloIdx < VLo.Writes.size();
         ++w, ++vloIdx) {
      MachineInstr *VW = VLo.Writes[vloIdx];
      VW->removeFromParent();
      MBB.insert(InsertPt, VW);
    }
  }
  return true;
}

bool SIGEMMScheduleOptimize::run(MachineFunction &MF) {
  const Function &F = MF.getFunction();
  Attribute GSOAttr = F.getFnAttribute("amdgpu-gemm-schedule-opt");
  bool Enable = EnableGEMMScheduleOpt;
  if (GSOAttr.isValid())
    Enable = (GSOAttr.getValueAsString() != "false");
  if (!Enable)
    return false;

  const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>();
  TII = ST.getInstrInfo();
  TRI = ST.getRegisterInfo();

  bool Changed = false;
  for (MachineBasicBlock &MBB : MF) {
    bool HasBackedge = false;
    for (MachineBasicBlock *Succ : MBB.successors())
      if (Succ == &MBB) { HasBackedge = true; break; }
    if (!HasBackedge)
      continue;
    Changed |= processLoop(MBB);
  }
  return Changed;
}
