m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Verilog/EECE490_Midterm/UART/uart_tx/simulation/modelsim
vbaud_counter
Z1 !s110 1572363506
!i10b 1
!s100 ZI92TSWamA`94eBHC8hBX1
I_gIa`@E1YJ0K5:^@TN1fC3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1572268851
8D:/Verilog/EECE490_Midterm/UART/uart_tx/baud_counter.v
FD:/Verilog/EECE490_Midterm/UART/uart_tx/baud_counter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1572363506.000000
!s107 D:/Verilog/EECE490_Midterm/UART/uart_tx/baud_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/uart_tx|D:/Verilog/EECE490_Midterm/UART/uart_tx/baud_counter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART/uart_tx
Z7 tCvgOpt 0
vLatchN
Z8 !s110 1572363505
!i10b 1
!s100 3[hQ_<[;Wb:h`^::hnfhE1
I`ST:@`2]:gl1o2FV?_YBf3
R2
R0
Z9 w1378073400
Z10 8D:/Verilog/common/REGISTER.v
Z11 FD:/Verilog/common/REGISTER.v
L0 46
R3
r1
!s85 0
31
Z12 !s108 1572363505.000000
Z13 !s107 D:/Verilog/common/REGISTER.v|
Z14 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/common|D:/Verilog/common/REGISTER.v|
!i113 1
R5
Z15 !s92 -vlog01compat -work work +incdir+D:/Verilog/common
R7
n@latch@n
vLatchN_gate
R8
!i10b 1
!s100 8AjaWP2?8EM=>1jIeHlXj3
InG4ha?GR7K<af9>BfQ5nW3
R2
R0
R9
R10
R11
L0 60
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@latch@n_gate
vPipeReg
R8
!i10b 1
!s100 z?>;_AV<idaVeCUE_z7o[1
I]5BQzAeVz2@COQ?R;GIj=3
R2
R0
R9
R10
R11
L0 109
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@pipe@reg
vPipeRegS
R8
!i10b 1
!s100 R6:ajSQU@jb^R<hea@V;43
I:T<FDRl=DFD`NTOK=@W5=3
R2
R0
R9
R10
R11
L0 92
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@pipe@reg@s
vREG
R8
!i10b 1
!s100 O?`YJiQ0f1[5;FW1hUJYI3
Ic=FLUz4YAk`odcVKL@8E13
R2
R0
R9
R10
R11
L0 29
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@r@e@g
vSyncRegN
R8
!i10b 1
!s100 fi0E3?3CM25Y5dHfGiY543
IlPhTJS9`c:Ofoi<EgE9Pf3
R2
R0
R9
R10
R11
L0 78
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@sync@reg@n
vtx_cp
R1
!i10b 1
!s100 d9ZVfz1<[<D4bmk@0S2T[3
IeChcA4PeA07XS=H=nU?`a3
R2
R0
w1572362901
8D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v
FD:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/uart_tx|D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v|
!i113 1
R5
R6
R7
vtx_dp
R1
!i10b 1
!s100 VBFJ6YT_NEX^T19BcW[BQ0
IK4>@0@9Ih<7IIP1aFgC1M2
R2
R0
w1572267948
8D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v
FD:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/uart_tx|D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v|
!i113 1
R5
R6
R7
vtx_tb
R1
!i10b 1
!s100 kE[FieQG1ZbbCzCHgh=WL2
I9j`gO@N=`?mW?Q;;SkmQ?1
R2
R0
w1572363366
8D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_tb.v
FD:/Verilog/EECE490_Midterm/UART/uart_tx/tx_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/uart_tx|D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_tb.v|
!i113 1
R5
R6
R7
vuart_tx
R8
!i10b 1
!s100 ^YJ93B^=Z_ET[_54ef_VI3
ImBeGN4D:]U;Q8nHeXP:0Q2
R2
R0
w1572279055
8D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v
FD:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART/uart_tx|D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v|
!i113 1
R5
R6
R7
