digraph "CFG for '_Z18saxpy_kernel_largefPKfS0_Pfjj' function" {
	label="CFG for '_Z18saxpy_kernel_largefPKfS0_Pfjj' function";

	Node0x61642c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = mul i32 %15, %5\l  %17 = add i32 %16, %7\l  %18 = add i32 %17, %14\l  %19 = icmp ult i32 %18, %4\l  br i1 %19, label %20, label %29\l|{<s0>T|<s1>F}}"];
	Node0x61642c0:s0 -> Node0x6166530;
	Node0x61642c0:s1 -> Node0x61665c0;
	Node0x6166530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = zext i32 %18 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %24 = fmul contract float %23, %0\l  %25 = getelementptr inbounds float, float addrspace(1)* %2, i64 %21\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %27 = fadd contract float %24, %26\l  %28 = getelementptr inbounds float, float addrspace(1)* %3, i64 %21\l  store float %27, float addrspace(1)* %28, align 4, !tbaa !7\l  br label %29\l}"];
	Node0x6166530 -> Node0x61665c0;
	Node0x61665c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
