`timescale 1ns / 1ps

module two_bit_adder(input [1:0]A, input [1:0]B, output [1:0]S, output Carry_out);
endmodule
