
---------- Begin Simulation Statistics ----------
final_tick                                86404101000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    89670                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1129.32                       # Real time elapsed on the host
host_tick_rate                               76509649                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100911488                       # Number of instructions simulated
sim_ops                                     101266574                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086404                       # Number of seconds simulated
sim_ticks                                 86404101000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.010820                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11134860                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13098168                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1520435                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17315854                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1751746                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1769115                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17369                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22302142                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       181130                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         88781                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           860295                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21268817                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3011130                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         267639                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3575693                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            87763366                       # Number of instructions committed
system.cpu0.commit.committedOps              87852272                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    151209071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.580999                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.416933                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    111057462     73.45%     73.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23586246     15.60%     89.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5783381      3.82%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4940444      3.27%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1516001      1.00%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       626988      0.41%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       221985      0.15%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       465434      0.31%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3011130      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    151209071                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1973265                       # Number of function calls committed.
system.cpu0.commit.int_insts                 85034910                       # Number of committed integer instructions.
system.cpu0.commit.loads                     27734680                       # Number of loads committed
system.cpu0.commit.membars                     177574                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       177583      0.20%      0.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        47676999     54.27%     54.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         677846      0.77%     55.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          176567      0.20%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       27823449     31.67%     87.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11319763     12.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         87852272                       # Class of committed instruction
system.cpu0.commit.refs                      39143247                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   87763366                       # Number of Instructions Simulated
system.cpu0.committedOps                     87852272                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.931970                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.931970                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             14207339                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               660508                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11109424                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              93175232                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                69544602                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 67418733                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                861649                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1207840                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               334424                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22302142                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17100805                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     82485154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               390863                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      94871683                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 187                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3043592                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131532                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68359311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12886606                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559530                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         152366747                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623240                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.864828                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                82915533     54.42%     54.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                53166596     34.89%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9734061      6.39%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4999569      3.28%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  801324      0.53%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  556831      0.37%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   13585      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  177258      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1990      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           152366747                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                       17189421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              862179                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                21828174                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538355                       # Inst execution rate
system.cpu0.iew.exec_refs                    41459859                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11643420                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10574383                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             29619335                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             90297                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           396673                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            11741883                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           91427329                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             29816439                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           228430                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             91281379                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 80638                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               243175                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                861649                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               419978                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1801616                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          642                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1135                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads       391901                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      1884655                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       333316                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1135                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        14368                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        847811                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 37157645                       # num instructions consuming a value
system.cpu0.iew.wb_count                     90652933                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.863272                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32077152                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534648                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      90655127                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110429997                       # number of integer regfile reads
system.cpu0.int_regfile_writes               58003374                       # number of integer regfile writes
system.cpu0.ipc                              0.517606                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517606                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           178016      0.19%      0.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             48845402     53.38%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              678050      0.74%     54.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               176614      0.19%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            29986635     32.77%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11645027     12.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91509810                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                135                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                67                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     109716                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001199                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  16781     15.29%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 78589     71.63%     86.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14343     13.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91441441                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         335497517                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90652867                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         95003432                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91159290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91509810                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             268039                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3575053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             1570                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           400                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined       897406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    152366747                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600589                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795510                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           84349198     55.36%     55.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           49180462     32.28%     87.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15425185     10.12%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2618250      1.72%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             415707      0.27%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             325879      0.21%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              37452      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               9619      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               4995      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      152366747                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539702                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           790999                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           70288                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            29619335                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           11741883                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    469                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                       169556168                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3252064                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               11617921                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             55984943                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                595181                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                70739786                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                609015                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  208                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            111966418                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              92589863                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59616292                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 66515846                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1353763                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                861649                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2569100                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3631344                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       111966362                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         62445                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1443                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1239098                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1437                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   239620615                       # The number of ROB reads
system.cpu0.rob.rob_writes                  184014190                       # The number of ROB writes
system.cpu0.timesIdled                        2213196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  425                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.323640                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 838976                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              971896                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            93721                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1249221                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             24869                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          32424                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7555                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1460095                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3393                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         88570                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            77172                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1208535                       # Number of branches committed
system.cpu1.commit.bw_lim_events                89526                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         266344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts         538437                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             4678193                       # Number of instructions committed
system.cpu1.commit.committedOps               4766947                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     17101620                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.278742                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.973103                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     14973981     87.56%     87.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1076100      6.29%     93.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       381722      2.23%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       331920      1.94%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       132015      0.77%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        20837      0.12%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        85443      0.50%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10076      0.06%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        89526      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     17101620                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               32167                       # Number of function calls committed.
system.cpu1.commit.int_insts                  4476653                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1344366                       # Number of loads committed
system.cpu1.commit.membars                     177195                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       177195      3.72%      3.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2773286     58.18%     61.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             40      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              80      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1432936     30.06%     91.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        383398      8.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4766947                       # Class of committed instruction
system.cpu1.commit.refs                       1816346                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    4678193                       # Number of Instructions Simulated
system.cpu1.committedOps                      4766947                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.718341                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.718341                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             13445677                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                16661                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              805839                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               5588958                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  956498                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  2518813                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 77526                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                34040                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               217009                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1460095                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   833832                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     16164158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                20723                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       5707806                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 188150                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083937                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            957277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            863845                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.328127                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          17215523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.336754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.769885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                13473603     78.26%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2438440     14.16%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  811111      4.71%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  321514      1.87%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  105079      0.61%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   43230      0.25%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   22219      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     200      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     127      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17215523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         179594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               79683                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1265798                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.294059                       # Inst execution rate
system.cpu1.iew.exec_refs                     1943611                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    511668                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10478366                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1464331                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             89410                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            76726                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              543990                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5304814                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1431943                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            86859                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              5115186                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 71592                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               154539                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 77526                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               337352                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         5980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           47688                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1466                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       119965                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        72010                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           216                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        27909                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         51774                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2666483                       # num instructions consuming a value
system.cpu1.iew.wb_count                      5056754                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.803566                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  2142696                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.290700                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       5058987                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6474023                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3210887                       # number of integer regfile writes
system.cpu1.ipc                              0.268937                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268937                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           177401      3.41%      3.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3053104     58.69%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   80      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1540854     29.62%     91.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             430543      8.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5202045                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     106593                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020491                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  16628     15.60%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 76242     71.53%     87.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                13720     12.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               5131222                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          27729385                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      5056742                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          5842840                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5038106                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5202045                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             266708                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined         537866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             3206                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       273874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     17215523                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.302172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.754695                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           13887740     80.67%     80.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2203834     12.80%     93.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             672770      3.91%     97.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             257990      1.50%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             130784      0.76%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              30917      0.18%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              21797      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               7330      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2361      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17215523                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.299052                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           670326                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          101897                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1464331                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             543990                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                        17395117                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   155406636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               11407052                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              3013436                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                593692                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1079664                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                116073                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  656                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              6979707                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5475112                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3456625                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2554571                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1339862                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 77526                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2079442                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                  443189                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         6979695                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17268                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               761                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1264946                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           754                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    22316451                       # The number of ROB reads
system.cpu1.rob.rob_writes                   10725272                       # The number of ROB writes
system.cpu1.timesIdled                           3182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.344532                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 999781                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             1199576                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           129399                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1534153                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             28598                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          37594                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            8996                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1794897                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         3617                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         88555                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           100658                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   1387743                       # Number of branches committed
system.cpu2.commit.bw_lim_events               102075                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         266310                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         867068                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             5340024                       # Number of instructions committed
system.cpu2.commit.committedOps               5428747                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     17955559                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.302344                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.998210                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     15492023     86.28%     86.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1248866      6.96%     93.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       457259      2.55%     95.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       386700      2.15%     97.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       152800      0.85%     98.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27490      0.15%     98.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        78409      0.44%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         9937      0.06%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       102075      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     17955559                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               42624                       # Number of function calls committed.
system.cpu2.commit.int_insts                  5109497                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1488942                       # Number of loads committed
system.cpu2.commit.membars                     177152                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       177152      3.26%      3.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         3227929     59.46%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             40      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              80      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1577497     29.06%     91.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        446037      8.22%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          5428747                       # Class of committed instruction
system.cpu2.commit.refs                       2023546                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    5340024                       # Number of Instructions Simulated
system.cpu2.committedOps                      5428747                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.423672                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.423672                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             13351320                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30238                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              950225                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               6719083                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1204894                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  3267147                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                101017                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                51661                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               203654                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1794897                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1030162                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     16809008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                23421                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       7133216                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 259516                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.098176                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1189245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           1028379                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.390167                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          18128032                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.400941                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.849106                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                13524490     74.61%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2969394     16.38%     90.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1023313      5.64%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  373726      2.06%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  114128      0.63%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   63732      0.35%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   58959      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     166      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     124      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            18128032                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         154456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              103893                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 1481853                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.320074                       # Inst execution rate
system.cpu2.iew.exec_refs                     2168840                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    577871                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10494024                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1711647                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            109396                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            99553                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              643907                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            6294985                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1590969                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            88892                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              5851748                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 65456                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               175926                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                101017                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               346750                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         6840                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           51776                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1709                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          100                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       222705                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       109303                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           207                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        41549                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         62344                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2952332                       # num instructions consuming a value
system.cpu2.iew.wb_count                      5783426                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.806901                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  2382240                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.316337                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       5785826                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 7462832                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3660531                       # number of integer regfile writes
system.cpu2.ipc                              0.292084                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.292084                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           177372      2.99%      2.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              3563871     59.99%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   80      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1702149     28.65%     91.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             497107      8.37%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               5940640                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     110546                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018608                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  18700     16.92%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 77729     70.31%     87.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                14114     12.77%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               5873799                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          30123911                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      5783414                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          7161367                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   5970728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  5940640                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             324257                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         866237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             4080                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         57947                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       530095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     18128032                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.327705                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.774549                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           14301516     78.89%     78.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2540110     14.01%     92.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             778935      4.30%     97.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             303328      1.67%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             135043      0.74%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              35078      0.19%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              23675      0.13%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               7712      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2635      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       18128032                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.324936                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           776379                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          119329                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1711647                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             643907                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                        18282488                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   154520330                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               11361528                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              3438665                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                527509                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1351224                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                107089                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  520                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              8341616                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               6535041                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            4132186                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  3269115                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1367418                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                101017                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2025198                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  693521                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         8341604                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         19950                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               801                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1163925                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           794                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    24147973                       # The number of ROB reads
system.cpu2.rob.rob_writes                   12764641                       # The number of ROB writes
system.cpu2.timesIdled                           3544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.760611                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 485007                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              657542                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            58305                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           854121                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             15750                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          22741                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6991                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 950280                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2383                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         88540                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            41766                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    736975                       # Number of branches committed
system.cpu3.commit.bw_lim_events                82421                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         266247                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts         441696                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3129905                       # Number of instructions committed
system.cpu3.commit.committedOps               3218608                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     15180525                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.212022                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.909805                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     13851879     91.25%     91.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       669657      4.41%     95.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       205831      1.36%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       197022      1.30%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        74409      0.49%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        13676      0.09%     98.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        78571      0.52%     99.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         7059      0.05%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        82421      0.54%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     15180525                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24496                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3000000                       # Number of committed integer instructions.
system.cpu3.commit.loads                       939552                       # Number of loads committed
system.cpu3.commit.membars                     177137                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       177137      5.50%      5.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1797099     55.83%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             40      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              80      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1028092     31.94%     93.28% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        216148      6.72%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3218608                       # Class of committed instruction
system.cpu3.commit.refs                       1244252                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3129905                       # Number of Instructions Simulated
system.cpu3.committedOps                      3218608                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.936671                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.936671                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             13099353                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                16693                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              457539                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3848314                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  583161                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1353516                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 42069                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                30709                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185946                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     950280                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   527737                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     14568299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 8655                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       4145470                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 117216                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.061502                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            637137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            500757                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.268292                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          15264045                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.279956                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.765284                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                12737719     83.45%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1486755      9.74%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  626189      4.10%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  251231      1.65%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   81059      0.53%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   30636      0.20%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   50293      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      36      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     127      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            15264045                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         187265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               43234                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  786662                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219853                       # Inst execution rate
system.cpu3.iew.exec_refs                     1296502                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    314504                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10435607                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1057494                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            105320                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            48410                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              347549                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3659987                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               981998                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            28342                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3397021                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 66988                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               101268                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 42069                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               274287                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           21391                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          593                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       117942                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        42849                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           118                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        17487                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         25747                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1933991                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3372063                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.838329                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1621321                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218238                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3373357                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 4248477                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2197064                       # number of integer regfile writes
system.cpu3.ipc                              0.202566                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.202566                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           177345      5.18%      5.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1942663     56.71%     61.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     61.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   80      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     61.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1077375     31.45%     93.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             227844      6.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3425363                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     101545                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029645                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  15851     15.61%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 73630     72.51%     88.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                12061     11.88%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3349548                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          22218327                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3372051                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          4101457                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3346825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3425363                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             313162                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined         441378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             2038                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         46915                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       283872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     15264045                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224407                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.694088                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           13164541     86.25%     86.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1375914      9.01%     95.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             394910      2.59%     97.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             151266      0.99%     98.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             119753      0.78%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              29326      0.19%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              20015      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               6461      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1859      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       15264045                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.221688                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           639718                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           61599                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1057494                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             347549                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu3.numCycles                        15451310                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   157351505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               11215699                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2100262                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                536048                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  669766                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 94674                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  587                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              4692853                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3763396                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2458795                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1396414                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1259311                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 42069                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1919904                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  358533                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         4692841                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         20193                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               738                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1137106                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           736                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    18757238                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7404424                       # The number of ROB writes
system.cpu3.timesIdled                           2896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       370886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        732444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        67860                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        11440                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6170806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       397305                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12377814                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         408745                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             174851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       207566                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153854                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              903                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            554                       # Transaction distribution
system.membus.trans_dist::ReadExReq            194693                       # Transaction distribution
system.membus.trans_dist::ReadExResp           194649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        174851                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            21                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1101944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1101944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36932352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36932352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1313                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            371022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  371022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              371022                       # Request fanout histogram
system.membus.respLayer1.occupancy         1962584000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1664789007                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    651377754.237288                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   3485229939.228696                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          118    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  28522902500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     9541526000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  76862575000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1025217                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1025217                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1025217                       # number of overall hits
system.cpu2.icache.overall_hits::total        1025217                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4945                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4945                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4945                       # number of overall misses
system.cpu2.icache.overall_misses::total         4945                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    174886000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    174886000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    174886000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    174886000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      1030162                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1030162                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      1030162                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1030162                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004800                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004800                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004800                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004800                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 35366.228514                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35366.228514                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 35366.228514                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35366.228514                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4350                       # number of writebacks
system.cpu2.icache.writebacks::total             4350                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          563                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          563                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          563                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          563                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4382                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4382                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4382                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4382                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    155514000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    155514000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    155514000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    155514000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004254                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004254                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004254                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004254                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35489.274304                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35489.274304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35489.274304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35489.274304                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4350                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1025217                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1025217                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4945                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4945                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    174886000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    174886000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1030162                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1030162                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004800                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004800                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 35366.228514                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35366.228514                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          563                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          563                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4382                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4382                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    155514000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    155514000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004254                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004254                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35489.274304                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35489.274304                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.056207                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1012063                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4350                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           232.658161                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400415500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.056207                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.939256                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.939256                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2064706                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2064706                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1625877                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1625877                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1625877                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1625877                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       330702                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        330702                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       330702                       # number of overall misses
system.cpu2.dcache.overall_misses::total       330702                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  40268970549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40268970549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  40268970549                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40268970549                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1956579                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1956579                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1956579                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1956579                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.169021                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.169021                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.169021                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.169021                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 121768.149419                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121768.149419                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 121768.149419                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121768.149419                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       411025                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        10037                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             7264                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             99                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.583838                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   101.383838                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        86744                       # number of writebacks
system.cpu2.dcache.writebacks::total            86744                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       260661                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       260661                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       260661                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       260661                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        70041                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70041                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        70041                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70041                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   7640420100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7640420100                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   7640420100                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7640420100                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035798                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035798                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035798                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035798                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109084.965949                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109084.965949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109084.965949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109084.965949                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 86744                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1315603                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1315603                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       195310                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       195310                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  19182319000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19182319000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1510913                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1510913                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.129266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.129266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98214.730429                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98214.730429                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       160183                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       160183                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        35127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3559317500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3559317500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023249                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023249                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101327.113047                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101327.113047                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       310274                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        310274                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       135392                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       135392                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21086651549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21086651549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       445666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       445666                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.303797                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.303797                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 155745.181023                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 155745.181023                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       100478                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       100478                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34914                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34914                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4081102600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4081102600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.078341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.078341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116890.147219                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116890.147219                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          291                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2121000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2121000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.383475                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.383475                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 11718.232044                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11718.232044                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           97                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.177966                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.177966                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17761.904762                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17761.904762                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1310000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1310000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.454039                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.454039                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8036.809816                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8036.809816                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1170000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.448468                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.448468                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7267.080745                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7267.080745                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       339500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       339500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       318500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       318500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        68938                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          68938                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        19617                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        19617                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1401820000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1401820000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        88555                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        88555                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.221523                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.221523                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 71459.448438                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 71459.448438                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        19617                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        19617                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1382203000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1382203000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.221523                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.221523                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 70459.448438                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 70459.448438                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.262882                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1784900                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            89511                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.940566                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400427000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.262882                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.883215                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883215                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4181473                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4181473                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    663321559.322034                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3483979712.772130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  28522011500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     8132157000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  78271944000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       523674                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          523674                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       523674                       # number of overall hits
system.cpu3.icache.overall_hits::total         523674                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4063                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4063                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4063                       # number of overall misses
system.cpu3.icache.overall_misses::total         4063                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    192328000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    192328000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    192328000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    192328000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       527737                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       527737                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       527737                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       527737                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007699                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007699                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007699                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007699                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47336.450898                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47336.450898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47336.450898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47336.450898                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    98.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3548                       # number of writebacks
system.cpu3.icache.writebacks::total             3548                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          483                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          483                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          483                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          483                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3580                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3580                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3580                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3580                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    171174000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    171174000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    171174000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    171174000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006784                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006784                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006784                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006784                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 47813.966480                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47813.966480                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 47813.966480                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47813.966480                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3548                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       523674                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         523674                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4063                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4063                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    192328000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    192328000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       527737                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       527737                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007699                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007699                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47336.450898                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47336.450898                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          483                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          483                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3580                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3580                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    171174000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    171174000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 47813.966480                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47813.966480                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.955827                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             514278                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3548                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           144.948703                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        406635500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.955827                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.967370                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.967370                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1059054                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1059054                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       900796                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          900796                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       900796                       # number of overall hits
system.cpu3.dcache.overall_hits::total         900796                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       265819                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        265819                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       265819                       # number of overall misses
system.cpu3.dcache.overall_misses::total       265819                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  34927014531                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  34927014531                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  34927014531                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  34927014531                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1166615                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1166615                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1166615                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1166615                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.227855                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.227855                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.227855                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.227855                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131393.973083                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131393.973083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131393.973083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131393.973083                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       159479                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        19184                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2614                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            146                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.009564                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   131.397260                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        77671                       # number of writebacks
system.cpu3.dcache.writebacks::total            77671                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       207654                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       207654                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       207654                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       207654                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        58165                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58165                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        58165                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58165                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6615278697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6615278697                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6615278697                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6615278697                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.049858                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.049858                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.049858                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.049858                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113732.978544                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113732.978544                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113732.978544                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113732.978544                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 77671                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       796551                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         796551                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       154266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       154266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  15954597500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15954597500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       950817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       950817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.162246                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162246                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103422.643356                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103422.643356                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       126349                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       126349                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        27917                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        27917                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3014831000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3014831000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 107992.656804                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107992.656804                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       104245                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        104245                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       111553                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111553                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  18972417031                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18972417031                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       215798                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       215798                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.516933                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.516933                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 170075.363558                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170075.363558                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        81305                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        81305                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30248                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30248                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3600447697                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3600447697                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.140168                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.140168                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 119030.934177                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 119030.934177                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          271                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          271                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          164                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2788500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2788500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.377011                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.377011                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17003.048780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17003.048780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           89                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1773000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1773000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        23640                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        23640                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1080500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1080500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.448980                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.448980                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7016.233766                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7016.233766                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       943500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       943500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440233                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440233                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6248.344371                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6248.344371                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       339500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       339500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       325500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       325500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        67504                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          67504                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        21036                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        21036                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1527247500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1527247500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        88540                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        88540                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.237588                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.237588                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 72601.611523                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 72601.611523                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        21036                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        21036                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1506211500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1506211500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.237588                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.237588                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 71601.611523                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 71601.611523                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.422618                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1047782                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            79006                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.262056                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        406647000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.422618                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.888207                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.888207                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2590899                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2590899                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    85581131.578947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   224790089.549169                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    951675000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    84778059500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1626041500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14173539                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14173539                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14173539                       # number of overall hits
system.cpu0.icache.overall_hits::total       14173539                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      2927265                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2927265                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      2927265                       # number of overall misses
system.cpu0.icache.overall_misses::total      2927265                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  40190062992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  40190062992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  40190062992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  40190062992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17100804                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17100804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17100804                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17100804                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.171177                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.171177                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.171177                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.171177                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13729.560867                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13729.560867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13729.560867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13729.560867                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3394                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.873016                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2583247                       # number of writebacks
system.cpu0.icache.writebacks::total          2583247                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       343984                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       343984                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       343984                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       343984                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2583281                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2583281                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2583281                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2583281                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  34691047995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  34691047995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  34691047995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  34691047995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151062                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151062                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151062                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151062                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13429.064819                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13429.064819                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13429.064819                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13429.064819                       # average overall mshr miss latency
system.cpu0.icache.replacements               2583247                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14173539                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14173539                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      2927265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2927265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  40190062992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  40190062992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17100804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17100804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.171177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.171177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13729.560867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13729.560867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       343984                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       343984                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2583281                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2583281                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  34691047995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  34691047995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13429.064819                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13429.064819                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999287                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16756654                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2583247                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.486663                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999287                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36784887                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36784887                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34663391                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34663391                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34663391                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34663391                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4257423                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4257423                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4257423                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4257423                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 100957687782                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 100957687782                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 100957687782                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 100957687782                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     38920814                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     38920814                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     38920814                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     38920814                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109387                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109387                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109387                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23713.332639                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23713.332639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23713.332639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23713.332639                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       403084                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        22182                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            12030                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            181                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    33.506567                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   122.552486                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3338363                       # number of writebacks
system.cpu0.dcache.writebacks::total          3338363                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       937857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       937857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       937857                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       937857                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3319566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3319566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3319566                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3319566                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  53171381417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53171381417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  53171381417                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53171381417                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085290                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085290                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085290                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085290                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16017.570194                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16017.570194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16017.570194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16017.570194                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3338363                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     24309158                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       24309158                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3292720                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3292720                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  61256691000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61256691000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     27601878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     27601878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18603.674470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18603.674470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       495366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       495366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2797354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2797354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  39313542500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39313542500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.101347                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.101347                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14053.831764                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14053.831764                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10354233                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10354233                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       964703                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       964703                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  39700996782                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  39700996782                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     11318936                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     11318936                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41153.595233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41153.595233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       442491                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       442491                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       522212                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       522212                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13857838917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13857838917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.046136                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046136                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26536.806732                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26536.806732                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10545500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10545500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.244111                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.244111                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46252.192982                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46252.192982                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          199                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          199                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.031049                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.031049                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40327.586207                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40327.586207                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          650                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          650                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1198500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1198500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.234393                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.234393                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6022.613065                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6022.613065                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1000500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1000500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.234393                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.234393                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5027.638191                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5027.638191                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        67654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          67654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        21127                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        21127                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1441694500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1441694500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        88781                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        88781                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.237968                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.237968                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 68239.432953                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 68239.432953                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        21127                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        21127                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1420567500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1420567500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.237968                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.237968                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 67239.432953                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 67239.432953                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.962602                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           38072531                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3340466                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.397371                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.962602                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         81363253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        81363253                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             2551063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3215577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2637                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               13159                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               12797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1953                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               12282                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5812502                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            2551063                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3215577                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2637                       # number of overall hits
system.l2.overall_hits::.cpu1.data              13159                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3034                       # number of overall hits
system.l2.overall_hits::.cpu2.data              12797                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1953                       # number of overall hits
system.l2.overall_hits::.cpu3.data              12282                       # number of overall hits
system.l2.overall_hits::total                 5812502                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            122336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             71830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             74150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             65494                       # number of demand (read+write) misses
system.l2.demand_misses::total                 370552                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32217                       # number of overall misses
system.l2.overall_misses::.cpu0.data           122336                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1550                       # number of overall misses
system.l2.overall_misses::.cpu1.data            71830                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1348                       # number of overall misses
system.l2.overall_misses::.cpu2.data            74150                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1627                       # number of overall misses
system.l2.overall_misses::.cpu3.data            65494                       # number of overall misses
system.l2.overall_misses::total                370552                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2612092000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  12195940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    135774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8433074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    114249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   8684817500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    142878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   7821868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40140693000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2612092000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  12195940000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    135774000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8433074000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    114249000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   8684817500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    142878500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   7821868000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40140693000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2583280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         3337913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           84989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           86947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           77776                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6183054                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2583280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        3337913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          84989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          86947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          77776                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6183054                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012471                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.036650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.370193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.845168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.307622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.852818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.454469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.842085                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059930                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012471                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.036650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.370193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.845168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.307622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.852818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.454469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.842085                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059930                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81078.064376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99692.159299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87596.129032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117403.229848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 84754.451039                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117124.983142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87817.148125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119428.772101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108326.747663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81078.064376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99692.159299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87596.129032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117403.229848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 84754.451039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117124.983142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87817.148125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119428.772101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108326.747663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              207566                       # number of writebacks
system.l2.writebacks::total                    207566                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1050                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1050                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       122317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        71746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        74069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        65431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            369502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       122317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        71746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        74069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        65431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           369502                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2289189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10971446001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    104373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7709632501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     84947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   7938261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    113924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   7163214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36374987002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2289189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10971446001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    104373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7709632501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     84947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   7938261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    113924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   7163214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36374987002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.036645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.305230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.844180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.242355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.851887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.391899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.841275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.036645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.305230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.844180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.242355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.851887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.391899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.841275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059760                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71101.658591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89696.820565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81669.014085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107457.314707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 79987.758945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107173.864910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81200.285103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109477.380752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98443.275008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71101.658591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89696.820565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81669.014085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107457.314707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 79987.758945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107173.864910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81200.285103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109477.380752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98443.275008                       # average overall mshr miss latency
system.l2.replacements                         768380                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       801284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           801284                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       801284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       801284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5355102                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5355102                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      5355104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5355104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   76                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                125                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.804878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.469388                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.619048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.621891                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4590.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1538.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1936                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           124                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       669500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       469000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       614000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       787000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2539500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.804878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.448980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.619048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.616915                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20287.878788                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21318.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20466.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20179.487179                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20479.838710                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       138000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       138000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             98                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.687500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.538462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         9200                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2190.476190                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           61                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       247000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       289500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       444000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       280000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1260500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.541667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.687500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.538462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.622449                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22269.230769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20181.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20663.934426                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           477909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                501945                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          64266                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          43601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          45020                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          41762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              194649                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6478291500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5095229000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   5258328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4905946500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21737795500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       542175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        51875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        52226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        50318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            696594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.118534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.840501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.862023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.829961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.279430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100804.336663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116860.370175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116799.833407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117473.935635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111676.892766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        64266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        45020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        41762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         194649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5835631500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4659219000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4808128500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4488326500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19791305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.118534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.840501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.862023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.829961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.279430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90804.336663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106860.370175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106799.833407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107473.935635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101676.892766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       2551063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2637                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2558687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2612092000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    135774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    114249000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    142878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3004993500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2583280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2595429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.370193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.307622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.454469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81078.064376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87596.129032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 84754.451039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87817.148125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81786.334440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           803                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        35939                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2289189000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    104373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     84947000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    113924000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2592433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012463                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.305230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.242355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.391899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71101.658591                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81669.014085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 79987.758945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81200.285103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72134.255266                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2737668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         3726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2751870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        58070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        28229                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        29130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        23732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          139161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5717648500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3337845000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3426489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2915921500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15397904000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2795738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        33114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        34721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        27458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2891031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.020771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.852479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.838974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.864302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98461.313931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118241.701796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 117627.497425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122868.763695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110648.126990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           84                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           81                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        58051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        28145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        29049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        23669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       138914                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5135814501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3050413501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   3130132500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2674888000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13991248502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.849943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.836641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.862007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88470.732649                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108382.075004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107753.537127                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113012.294563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100718.779259                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              21                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.625000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       191000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        79000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        60500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       408000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998874                       # Cycle average of tags in use
system.l2.tags.total_refs                    12336247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    768386                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.054752                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.410917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.576716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.537626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.090713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.785084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.060349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.773796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.090405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.673268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.647046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.274025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99486602                       # Number of tag accesses
system.l2.tags.data_accesses                 99486602                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2060480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7828224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         81792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4591744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         67968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       4740416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         89792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       4187584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23648000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2060480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        81792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        67968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        89792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2300032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13284224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13284224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         122316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          71746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          74069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          65431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              369500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       207566                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             207566                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23847016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         90600144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           946622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         53142663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           786629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54863322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1039210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         48465107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             273690713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23847016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       946622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       786629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1039210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26619477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153745295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153745295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153745295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23847016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        90600144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          946622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        53142663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          786629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54863322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1039210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        48465107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            427436008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    111284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     69461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     72075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     63525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001788427000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12243                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12243                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              764584                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      369500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     207568                       # Number of write requests accepted
system.mem_ctrls.readBursts                    369500                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   207568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8920                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9298                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14608906500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1761415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21214212750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41469.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60219.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   204189                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  167274                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                369500                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               207568                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   77402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    7218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.480535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.157119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.881291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        86357     48.12%     48.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51346     28.61%     76.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15689      8.74%     85.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8559      4.77%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4436      2.47%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2689      1.50%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1869      1.04%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1377      0.77%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7128      3.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.773422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.859264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    104.681862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12229     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           11      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12243                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.223965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10975     89.64%     89.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      0.88%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              921      7.52%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      1.45%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.41%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12243                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22546112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1101888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12712320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23648000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13284352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       260.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       147.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    273.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86404016500                       # Total gap between requests
system.mem_ctrls.avgGap                     149729.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2060480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7122176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        81792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4445504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        67968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      4612800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        89792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      4065600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12712320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23847016.242898009717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 82428680.092395156622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 946621.735003064270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 51450150.496907547116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 786629.329087053426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 53386354.890724457800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1039209.932871126104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47053322.156549029052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 147126349.940264999866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       122316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        71746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        74069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        65431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       207568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    962227250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6014151000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50675250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4750546000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     40287750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4879946500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     55007000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4461372000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2076659027500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29887.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49168.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39652.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66213.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     37935.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65883.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39206.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68184.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10004716.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            667939860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            355018455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1260238560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          582724260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6820660080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18032961750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17993590080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45713133045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.062076                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46575497500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2885031000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36943572500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            613333140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            325994295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1255062060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          454124340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6820660080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30996498540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7076943840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47542616295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.235646                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18080955000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2884989500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65438156500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    604008566.406250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3349242343.563062                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  28522415500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     9091004500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  77313096500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       828824                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          828824                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       828824                       # number of overall hits
system.cpu1.icache.overall_hits::total         828824                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5008                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5008                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5008                       # number of overall misses
system.cpu1.icache.overall_misses::total         5008                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    205568999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    205568999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    205568999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    205568999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       833832                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       833832                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       833832                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       833832                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006006                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41048.122804                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41048.122804                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41048.122804                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41048.122804                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          227                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4155                       # number of writebacks
system.cpu1.icache.writebacks::total             4155                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          821                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          821                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          821                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          821                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4187                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4187                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4187                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4187                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172647999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172647999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172647999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172647999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005021                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005021                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005021                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005021                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41234.296394                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41234.296394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41234.296394                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41234.296394                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4155                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       828824                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         828824                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    205568999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    205568999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       833832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       833832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41048.122804                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41048.122804                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          821                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          821                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4187                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4187                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172647999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172647999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005021                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005021                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41234.296394                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41234.296394                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.959130                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             811973                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4155                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           195.420698                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393583500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.959130                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.967473                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.967473                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1671851                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1671851                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1425381                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1425381                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1425381                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1425381                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       318491                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        318491                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       318491                       # number of overall misses
system.cpu1.dcache.overall_misses::total       318491                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  39219518518                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39219518518                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  39219518518                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39219518518                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1743872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1743872                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1743872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1743872                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182634                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 123141.685379                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123141.685379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 123141.685379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123141.685379                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       368453                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        14792                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             6261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            194                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.848906                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.247423                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        84721                       # number of writebacks
system.cpu1.dcache.writebacks::total            84721                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       251496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       251496                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       251496                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       251496                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        66995                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        66995                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        66995                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        66995                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7372109020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7372109020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7372109020                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7372109020                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.038417                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038417                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.038417                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038417                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110039.689828                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110039.689828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110039.689828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110039.689828                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 84721                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1172274                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1172274                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       188561                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188561                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18724818500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18724818500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1360835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1360835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138563                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138563                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99303.771724                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99303.771724                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       155024                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       155024                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        33537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33537                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3459864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3459864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103165.593225                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103165.593225                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       253107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        253107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       129930                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       129930                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20494700018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20494700018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       383037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       383037                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.339210                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.339210                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 157736.473624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 157736.473624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        96472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        96472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        33458                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33458                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3912244520                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3912244520                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.087349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.087349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116930.017335                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116930.017335                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2608000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2608000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.384289                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.384289                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 14408.839779                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14408.839779                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           81                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           81                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          100                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1814000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1814000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.212314                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.212314                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        18140                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18140                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1035000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1035000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.402439                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.402439                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7840.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7840.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.393293                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.393293                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7131.782946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7131.782946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       130000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       130000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       116000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       116000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        66500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          66500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        22070                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        22070                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1424336500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1424336500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        88570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        88570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.249181                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.249181                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64537.222474                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64537.222474                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        22070                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        22070                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1402266500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1402266500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.249181                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.249181                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63537.222474                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63537.222474                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.723369                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1581182                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            88922                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.781674                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393595000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.723369                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.897605                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897605                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3755432                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3755432                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86404101000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5488620                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1008850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5381510                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          560814                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             978                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1568                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704751                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2595429                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2893195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           27                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           27                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7749806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     10017270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       259089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       263695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       234982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18561193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    330657664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    427281600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       533888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10861248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       558848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     11116224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       456192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      9948544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              791414208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          780020                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13947968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6963400                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075434                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.310408                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6498929     93.33%     93.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 430369      6.18%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12533      0.18%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  16434      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5135      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6963400                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12371725950                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         134629236                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6721120                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         118858279                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5486697                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5011052780                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3878234849                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         133722241                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6425634                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               135159821500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161896                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                   162135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1660.68                       # Real time elapsed on the host
host_tick_rate                               29358880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   268858320                       # Number of instructions simulated
sim_ops                                     269254359                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048756                       # Number of seconds simulated
sim_ticks                                 48755720500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.789849                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                6517209                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6733360                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           303719                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          6968359                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             46276                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          55665                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9389                       # Number of indirect misses.
system.cpu0.branchPred.lookups                7107216                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7654                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9343                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           288472                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6040234                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1324356                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          37005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2911641                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            43395741                       # Number of instructions committed
system.cpu0.commit.committedOps              43405388                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     84075702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.516266                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.740772                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     74671182     88.81%     88.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2650878      3.15%     91.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1039799      1.24%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       271749      0.32%     93.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       198587      0.24%     93.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       239275      0.28%     94.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       485038      0.58%     94.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3194838      3.80%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1324356      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     84075702                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  13117141                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               92292                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36660480                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11938467                       # Number of loads committed
system.cpu0.commit.membars                      16347                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        17070      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        23444736     54.01%     54.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10231      0.02%     54.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1320      0.00%     54.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       5705924     13.15%     67.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     67.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        747025      1.72%     68.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       259420      0.60%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        226289      0.52%     70.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       259712      0.60%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6532784     15.05%     85.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        282106      0.65%     86.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      5415026     12.48%     98.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       503039      1.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         43405388                       # Class of committed instruction
system.cpu0.commit.refs                      12732955                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   43395741                       # Number of Instructions Simulated
system.cpu0.committedOps                     43405388                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.225975                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.225975                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63223213                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15373                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6162725                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              48414531                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4640582                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14457082                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                293643                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27304                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1997847                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    7107216                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   893144                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     80735494                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                18733                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      51013753                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          190                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 617832                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.073575                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           3567728                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           6563485                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.528105                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          84612367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.603167                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.984538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50599424     59.80%     59.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                26259446     31.03%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  853572      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5937154      7.02%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  282588      0.33%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   31602      0.04%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  582754      0.69%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   54190      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11637      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            84612367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 13726557                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                12689602                       # number of floating regfile writes
system.cpu0.idleCycles                       11985452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              291908                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 6236324                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.495794                       # Inst execution rate
system.cpu0.iew.exec_refs                    16535160                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    800411                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               34437787                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12806990                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22247                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           277268                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              816671                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           46292316                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15734749                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           304395                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             47892615                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                255419                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11533838                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                293643                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12098044                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       559824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           13934                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1529                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       868523                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        22183                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1529                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        31622                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        260286                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 37422133                       # num instructions consuming a value
system.cpu0.iew.wb_count                     44203025                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850685                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31834463                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.457599                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      44228369                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                52677788                       # number of integer regfile reads
system.cpu0.int_regfile_writes               24556472                       # number of integer regfile writes
system.cpu0.ipc                              0.449241                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.449241                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            21019      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             24300691     50.42%     50.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10388      0.02%     50.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1321      0.00%     50.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            5732141     11.89%     62.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                708      0.00%     62.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             759358      1.58%     63.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            260921      0.54%     64.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             226289      0.47%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            260727      0.54%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8898780     18.46%     83.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             289328      0.60%     84.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        6930880     14.38%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        504458      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              48197009                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               16198878                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           30874824                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     13193371                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          14562917                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2656510                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.055118                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 594654     22.38%     22.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   15      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1808      0.07%     22.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                 422      0.02%     22.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              1074449     40.45%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 249      0.01%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                527324     19.85%     82.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11136      0.42%     83.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           446453     16.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              34633622                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         152820253                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31009654                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         34617857                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  46252705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 48197009                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              39611                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2886931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32181                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          2606                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2597070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     84612367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569621                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.368279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           64671844     76.43%     76.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            9307297     11.00%     87.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3754785      4.44%     91.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2408730      2.85%     94.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1796277      2.12%     96.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             767031      0.91%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             848092      1.00%     98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             421351      0.50%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             636960      0.75%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       84612367                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.498945                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           199406                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           96794                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12806990                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             816671                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               13685002                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7199076                       # number of misc regfile writes
system.cpu0.numCycles                        96597819                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      913714                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               48273255                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             36619648                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2198609                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5879757                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12321911                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22708                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             67008857                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              47308044                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40026554                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14858183                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                254665                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                293643                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14847760                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3406911                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         14710670                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        52298187                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        459769                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             13066                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11416950                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12850                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   129026372                       # The number of ROB reads
system.cpu0.rob.rob_writes                   93170824                       # The number of ROB writes
system.cpu0.timesIdled                         118157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3922                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.364832                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6258801                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6298809                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           239138                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          6557472                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             19800                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21634                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1834                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6619108                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1622                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          7987                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           231296                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5739953                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1061624                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          32405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2298532                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41581176                       # Number of instructions committed
system.cpu1.commit.committedOps              41591539                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     80948019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.513806                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.744848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     72285275     89.30%     89.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2244209      2.77%     92.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       883180      1.09%     93.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       206560      0.26%     93.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       164857      0.20%     93.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190016      0.23%     93.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       527296      0.65%     94.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3385002      4.18%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1061624      1.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     80948019                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  12773013                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37766                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35091712                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11556546                       # Number of loads committed
system.cpu1.commit.membars                      16954                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        16954      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22578620     54.29%     54.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            374      0.00%     54.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     54.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       5601216     13.47%     67.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        658520      1.58%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       215620      0.52%     69.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        226240      0.54%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       215781      0.52%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6167750     14.83%     85.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         54348      0.13%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      5396783     12.98%     98.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       458853      1.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         41591539                       # Class of committed instruction
system.cpu1.commit.refs                      12077734                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41581176                       # Number of Instructions Simulated
system.cpu1.committedOps                     41591539                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.009046                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.009046                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             64325986                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7859                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5925864                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45664285                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2517838                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12196464                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                234428                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18698                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2095005                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6619108                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   609031                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     79873202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 8278                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      47952968                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 484540                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079234                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1254237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6278601                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.574022                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          81369721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.589676                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.958913                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                48988945     60.21%     60.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                25146944     30.90%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  726961      0.89%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5761685      7.08%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  204746      0.25%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   12443      0.02%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  482533      0.59%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   44237      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1227      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            81369721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 13247377                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                12383356                       # number of floating regfile writes
system.cpu1.idleCycles                        2168779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              234515                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5885634                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.555517                       # Inst execution rate
system.cpu1.iew.exec_refs                    16357012                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525357                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               34665473                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12237315                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             17398                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           240834                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              535162                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43864669                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15831655                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           246557                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             46407062                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                266810                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12442011                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                234428                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13013097                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       645898                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6610                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       680769                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        13974                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           560                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        20714                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        213801                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36470172                       # num instructions consuming a value
system.cpu1.iew.wb_count                     42218748                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854500                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31163752                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.505381                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      42238405                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50963251                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23465697                       # number of integer regfile writes
system.cpu1.ipc                              0.497749                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.497749                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            19608      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             23249772     49.83%     49.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 381      0.00%     49.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     49.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            5625199     12.06%     61.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             669003      1.43%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            216863      0.46%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             226240      0.48%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            216871      0.46%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8728245     18.71%     83.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              58006      0.12%     83.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        7182791     15.40%     99.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        460160      0.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              46653619                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               16119307                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           30717049                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12842216                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          13949163                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2718327                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.058266                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 592167     21.78%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   94      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2279      0.08%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                 480      0.02%     21.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              1039732     38.25%     60.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 265      0.01%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                603949     22.22%     82.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   31      0.00%     82.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           479330     17.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              33233031                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         146710156                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     29376532                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         32189196                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  43829996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 46653619                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              34673                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2273130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            31919                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2268                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2042654                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     81369721                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.573354                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.395341                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           62828261     77.21%     77.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8215587     10.10%     87.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3439736      4.23%     91.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2359927      2.90%     94.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1836935      2.26%     96.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             757371      0.93%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             829380      1.02%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             452288      0.56%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             650236      0.80%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       81369721                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.558468                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           153795                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           69033                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12237315                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             535162                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               13247248                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               6917377                       # number of misc regfile writes
system.cpu1.numCycles                        83538500                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13843074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               49395387                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35347226                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2336211                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3742007                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12467224                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4513                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             63517365                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44730387                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           38100788                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12727655                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 75937                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                234428                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14924500                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2753562                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         14084592                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        49432773                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        345744                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              9508                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12062464                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          9473                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   123759761                       # The number of ROB reads
system.cpu1.rob.rob_writes                   88201897                       # The number of ROB writes
system.cpu1.timesIdled                          24094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.289234                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6242752                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6287441                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           237074                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          6541713                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19637                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          22160                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2523                       # Number of indirect misses.
system.cpu2.branchPred.lookups                6604347                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2166                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          8296                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           229790                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5729268                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1061081                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          33215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2281771                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41496929                       # Number of instructions committed
system.cpu2.commit.committedOps              41507480                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     81096703                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.511827                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.741777                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     72450779     89.34%     89.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2240673      2.76%     92.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       881263      1.09%     93.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       205692      0.25%     93.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       165239      0.20%     93.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       189450      0.23%     93.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       527331      0.65%     94.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3375195      4.16%     98.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1061081      1.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     81096703                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  12742226                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               38283                       # Number of function calls committed.
system.cpu2.commit.int_insts                 35024074                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11531651                       # Number of loads committed
system.cpu2.commit.membars                      17114                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        17114      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        22537349     54.30%     54.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            396      0.00%     54.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     54.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       5587311     13.46%     67.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        656510      1.58%     69.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       214644      0.52%     69.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        226240      0.55%     70.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       214785      0.52%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6155068     14.83%     85.79% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         54847      0.13%     85.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      5384879     12.97%     98.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       457857      1.10%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         41507480                       # Class of committed instruction
system.cpu2.commit.refs                      12052651                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41496929                       # Number of Instructions Simulated
system.cpu2.committedOps                     41507480                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.015647                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.015647                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             64467829                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7303                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5912041                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              45562524                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2518731                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 12212475                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                233172                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                17503                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2083241                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    6604347                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   604590                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     79997631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 8725                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      47841606                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 480912                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.078959                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1277361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6262389                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.571973                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          81515448                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.587261                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.957319                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                49203318     60.36%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                25093064     30.78%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  728495      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5749306      7.05%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  203997      0.25%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13235      0.02%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  478766      0.59%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   43997      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1270      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            81515448                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 13209275                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                12349195                       # number of floating regfile writes
system.cpu2.idleCycles                        2127727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              232908                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5873109                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.554172                       # Inst execution rate
system.cpu2.iew.exec_refs                    16371138                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    524958                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               34776788                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12206205                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             18157                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           235057                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              535034                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           43763035                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             15846180                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           245604                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             46352732                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                267078                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             12493409                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                233172                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             13064829                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       651871                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            6534                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          532                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       674554                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        14034                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           532                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        20857                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        212051                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36378129                       # num instructions consuming a value
system.cpu2.iew.wb_count                     42120097                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.854503                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 31085213                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.503569                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      42139976                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                50903897                       # number of integer regfile reads
system.cpu2.int_regfile_writes               23414936                       # number of integer regfile writes
system.cpu2.ipc                              0.496119                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.496119                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            20039      0.04%      0.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             23199969     49.79%     49.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 405      0.00%     49.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     49.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            5609390     12.04%     61.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     61.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             666754      1.43%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            215812      0.46%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             226240      0.49%     64.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            215773      0.46%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8729668     18.73%     83.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              58460      0.13%     83.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        7196260     15.44%     99.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        459086      0.99%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              46598336                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               16127893                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           30717778                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     12807057                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          13906056                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2739551                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.058791                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 591329     21.58%     21.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  119      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 2404      0.09%     21.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                 497      0.02%     21.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              1052671     38.42%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 297      0.01%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     60.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                609603     22.25%     82.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   41      0.00%     82.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           482590     17.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              33189955                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         146766234                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     29313040                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         32113066                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  43727340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 46598336                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              35695                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2255555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            32341                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2480                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2039551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     81515448                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.571650                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.393283                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           62989525     77.27%     77.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8212638     10.07%     87.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3432951      4.21%     91.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2358373      2.89%     94.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1839814      2.26%     96.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             756219      0.93%     97.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             826742      1.01%     98.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             449614      0.55%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             649572      0.80%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       81515448                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.557109                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           152810                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           69083                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12206205                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             535034                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               13210621                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               6899490                       # number of misc regfile writes
system.cpu2.numCycles                        83643175                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    13736795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               49566364                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             35274573                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2334229                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3739048                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              12444559                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 4124                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             63368240                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              44629471                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38012306                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 12735232                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 74749                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                233172                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             14886437                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2737733                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         14043098                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        49325142                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        355195                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10062                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12004816                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10029                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123806738                       # The number of ROB reads
system.cpu2.rob.rob_writes                   87997301                       # The number of ROB writes
system.cpu2.timesIdled                          24454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.356205                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                6243528                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             6283984                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           237663                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6541008                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             19750                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          21834                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2084                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6603625                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2154                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          8130                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           230196                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5725157                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1070150                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          32612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2276587                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            41472986                       # Number of instructions committed
system.cpu3.commit.committedOps              41483378                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     81184385                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.510977                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.740554                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     72531872     89.34%     89.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2253303      2.78%     92.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       877870      1.08%     93.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       229172      0.28%     93.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       140740      0.17%     93.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       188904      0.23%     93.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       528479      0.65%     94.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3363895      4.14%     98.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1070150      1.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     81184385                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  12736890                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               37964                       # Number of function calls committed.
system.cpu3.commit.int_insts                 35002871                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11526027                       # Number of loads committed
system.cpu3.commit.membars                      16975                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        16975      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        22522427     54.29%     54.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            398      0.00%     54.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     54.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       5585154     13.46%     67.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     67.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        656218      1.58%     69.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       214604      0.52%     69.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        226016      0.54%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       214749      0.52%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6151589     14.83%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         54619      0.13%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      5382568     12.98%     98.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       457581      1.10%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         41483378                       # Class of committed instruction
system.cpu3.commit.refs                      12046357                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   41472986                       # Number of Instructions Simulated
system.cpu3.committedOps                     41483378                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.015773                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.015773                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             64480151                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7522                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             5909523                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              45537497                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2505234                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 12306071                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233480                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                19636                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2078069                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    6603625                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   605607                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     80128979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 8379                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      47825384                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 481894                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078991                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1233069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           6263278                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.572073                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          81603005                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.586434                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.956945                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                49301883     60.42%     60.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25085944     30.74%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  725981      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5747843      7.04%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  204144      0.25%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13152      0.02%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  478633      0.59%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   44161      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1264      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            81603005                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 13202702                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                12343169                       # number of floating regfile writes
system.cpu3.idleCycles                        1997102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              233177                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5868994                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.554477                       # Inst execution rate
system.cpu3.iew.exec_refs                    16392129                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    524061                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               34984938                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12200046                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             17598                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           235292                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              533862                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43734028                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             15868068                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           245345                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             46354322                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                265790                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             12480243                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233480                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             13046164                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       654973                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            6519                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          570                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       674019                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        13532                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           570                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        20822                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        212355                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 36310590                       # num instructions consuming a value
system.cpu3.iew.wb_count                     42093711                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.854844                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31039873                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.503513                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      42113320                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                50903342                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23398665                       # number of integer regfile writes
system.cpu3.ipc                              0.496088                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.496088                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            19769      0.04%      0.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23183979     49.75%     49.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 403      0.00%     49.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     49.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            5606762     12.03%     61.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             666343      1.43%     63.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            215680      0.46%     63.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             226016      0.49%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            215699      0.46%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8744547     18.77%     83.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              58094      0.12%     83.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        7203180     15.46%     99.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        458715      0.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              46599667                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               16147988                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           30740985                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     12800603                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          13897510                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2761346                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.059257                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 591001     21.40%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   98      0.00%     21.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 2579      0.09%     21.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                 450      0.02%     21.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              1066297     38.62%     60.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 273      0.01%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     60.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                614727     22.26%     82.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   25      0.00%     82.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           485896     17.60%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              33193256                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         146855223                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     29293108                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         32087738                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43699072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 46599667                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              34956                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2250650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            32523                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2344                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2036424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     81603005                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.571053                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.391846                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           63053856     77.27%     77.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8241633     10.10%     87.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3423700      4.20%     91.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2361411      2.89%     94.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1851848      2.27%     96.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             747405      0.92%     97.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             829024      1.02%     98.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             445184      0.55%     99.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             648944      0.80%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       81603005                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.557412                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           152633                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           69135                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12200046                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             533862                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               13203707                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               6896741                       # number of misc regfile writes
system.cpu3.numCycles                        83600107                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    13779883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               49747639                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             35254834                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2292409                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3721610                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              12296148                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 4071                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             63332777                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              44601536                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           37989999                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 12830359                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 90972                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233480                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14724995                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2735165                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         14037601                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        49295176                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        344922                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9748                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11915854                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9688                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   123856949                       # The number of ROB reads
system.cpu3.rob.rob_writes                   87938605                       # The number of ROB writes
system.cpu3.timesIdled                          23040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3005333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5361810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6071156                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       614323                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4869974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2313775                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14270565                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2928098                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2868509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       230523                       # Transaction distribution
system.membus.trans_dist::WritebackClean           38                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2126453                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            15088                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7298                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113900                       # Transaction distribution
system.membus.trans_dist::ReadExResp           112918                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2868510                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8343237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8343237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    205567232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               205567232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            18312                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3004796                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3004796    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3004796                       # Request fanout histogram
system.membus.respLayer1.occupancy        15607350000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7057325569                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3062                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1532                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4526696.148825                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8135204.402855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1532    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68428500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1532                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    41820822000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6934898500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       577012                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          577012                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       577012                       # number of overall hits
system.cpu2.icache.overall_hits::total         577012                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27578                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27578                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27578                       # number of overall misses
system.cpu2.icache.overall_misses::total        27578                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1782963500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1782963500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1782963500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1782963500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       604590                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       604590                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       604590                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       604590                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.045614                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.045614                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.045614                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.045614                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64651.660744                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64651.660744                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64651.660744                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64651.660744                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1103                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.136364                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25837                       # number of writebacks
system.cpu2.icache.writebacks::total            25837                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1741                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1741                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1741                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1741                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25837                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25837                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25837                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25837                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1658584500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1658584500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1658584500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1658584500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.042735                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.042735                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.042735                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.042735                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64194.159539                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64194.159539                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64194.159539                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64194.159539                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25837                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       577012                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         577012                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27578                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27578                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1782963500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1782963500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       604590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       604590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.045614                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.045614                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64651.660744                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64651.660744                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1741                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1741                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25837                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25837                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1658584500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1658584500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.042735                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.042735                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64194.159539                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64194.159539                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             620385                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25869                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            23.981793                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1235017                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1235017                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      5490183                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5490183                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      5490183                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5490183                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6855505                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6855505                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6855505                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6855505                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 386596102894                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 386596102894                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 386596102894                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 386596102894                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12345688                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12345688                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12345688                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12345688                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.555296                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.555296                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.555296                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.555296                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 56392.067819                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56392.067819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 56392.067819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56392.067819                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     14084363                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        15560                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           717481                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            317                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    19.630294                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    49.085174                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1753754                       # number of writebacks
system.cpu2.dcache.writebacks::total          1753754                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5093921                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5093921                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5093921                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5093921                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1761584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1761584                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1761584                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1761584                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  81169105768                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  81169105768                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  81169105768                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  81169105768                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.142688                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.142688                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.142688                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.142688                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 46077.340489                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46077.340489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 46077.340489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46077.340489                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1753754                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5179386                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5179386                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6658478                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6658478                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 370269273500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 370269273500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11837864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11837864                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.562473                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.562473                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 55608.695185                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55608.695185                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4925753                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4925753                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1732725                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1732725                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  78846655000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  78846655000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.146371                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.146371                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 45504.425111                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45504.425111                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       310797                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        310797                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197027                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197027                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  16326829394                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16326829394                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       507824                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       507824                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387983                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387983                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 82865.949306                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82865.949306                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       168168                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       168168                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28859                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28859                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2322450768                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2322450768                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056829                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056829                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 80475.788073                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80475.788073                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         4721                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4721                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1407                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1407                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     35241500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     35241500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.229602                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.229602                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25047.263682                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25047.263682                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          313                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          313                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1094                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1094                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     22751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     22751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.178525                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.178525                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20796.160878                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20796.160878                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2320                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2320                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2134                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2134                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     17868500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17868500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.479120                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.479120                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8373.242737                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8373.242737                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2058                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2058                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     16079500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     16079500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.462057                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.462057                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7813.168124                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7813.168124                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4782000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4782000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4513000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4513000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1615                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1615                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         6681                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         6681                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    152361499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    152361499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         8296                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         8296                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.805328                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.805328                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22805.193684                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22805.193684                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         6681                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         6681                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    145680499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    145680499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.805328                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.805328                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21805.193684                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21805.193684                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.075277                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7272654                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1766029                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.118083                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.075277                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.971102                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971102                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         26495129                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        26495129                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2938                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1470                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4732246.938776                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8265112.861351                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68421500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1470                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    41799317500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   6956403000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       579509                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          579509                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       579509                       # number of overall hits
system.cpu3.icache.overall_hits::total         579509                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26098                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26098                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26098                       # number of overall misses
system.cpu3.icache.overall_misses::total        26098                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1674258499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1674258499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1674258499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1674258499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       605607                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       605607                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       605607                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       605607                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.043094                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.043094                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.043094                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.043094                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64152.751130                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64152.751130                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64152.751130                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64152.751130                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          606                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    46.615385                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24280                       # number of writebacks
system.cpu3.icache.writebacks::total            24280                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1818                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1818                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1818                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1818                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24280                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24280                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24280                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24280                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1547420000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1547420000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1547420000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1547420000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.040092                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.040092                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.040092                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.040092                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63732.289951                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63732.289951                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63732.289951                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63732.289951                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24280                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       579509                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         579509                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26098                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26098                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1674258499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1674258499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       605607                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       605607                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.043094                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.043094                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64152.751130                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64152.751130                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1818                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1818                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24280                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24280                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1547420000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1547420000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.040092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.040092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63732.289951                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63732.289951                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             616765                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24312                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            25.368748                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1235494                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1235494                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5503256                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5503256                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5503256                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5503256                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      6836392                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6836392                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      6836392                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6836392                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 389878377985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 389878377985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 389878377985                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 389878377985                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     12339648                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     12339648                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     12339648                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     12339648                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.554018                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.554018                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.554018                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.554018                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 57029.845273                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57029.845273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 57029.845273                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57029.845273                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     14191599                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17241                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           720746                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            316                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    19.690153                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    54.560127                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1755006                       # number of writebacks
system.cpu3.dcache.writebacks::total          1755006                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5073080                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5073080                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5073080                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5073080                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1763312                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1763312                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1763312                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1763312                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  81448211224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  81448211224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  81448211224                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  81448211224                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.142898                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.142898                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.142898                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.142898                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 46190.470673                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46190.470673                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 46190.470673                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46190.470673                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1755006                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5198687                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5198687                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6633474                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6633474                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 371569955000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 371569955000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     11832161                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11832161                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.560631                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.560631                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 56014.383263                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56014.383263                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4899641                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4899641                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1733833                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1733833                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  78970518000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  78970518000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.146536                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.146536                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 45546.784494                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45546.784494                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       304569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        304569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       202918                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       202918                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  18308422985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18308422985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       507487                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       507487                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.399849                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.399849                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90225.721646                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90225.721646                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       173439                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       173439                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29479                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29479                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2477693224                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2477693224                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.058088                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.058088                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 84049.432613                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84049.432613                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4686                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4686                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1213                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1213                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     39161000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     39161000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         5899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.205628                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.205628                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32284.418796                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32284.418796                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          198                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          198                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1015                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1015                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     30333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     30333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.172063                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.172063                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29884.729064                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29884.729064                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2266                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2266                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2082                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2082                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     17844000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17844000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4348                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4348                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.478841                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.478841                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8570.605187                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8570.605187                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2022                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2022                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     16120000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     16120000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.465041                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.465041                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7972.304649                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7972.304649                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4998000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4998000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4700000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4700000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1571                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1571                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         6559                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         6559                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    153206500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    153206500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         8130                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         8130                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.806765                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.806765                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23358.210093                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23358.210093                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         6557                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         6557                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    146644000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    146644000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.806519                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.806519                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22364.495959                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22364.495959                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.034652                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7287213                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1766990                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.124083                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.034652                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.969833                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.969833                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         26483013                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        26483013                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1380                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          690                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    662611.594203                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   547399.404451                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          690    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2800500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            690                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    48298518500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    457202000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       777746                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          777746                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       777746                       # number of overall hits
system.cpu0.icache.overall_hits::total         777746                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115398                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115398                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115398                       # number of overall misses
system.cpu0.icache.overall_misses::total       115398                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8564792499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8564792499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8564792499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8564792499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       893144                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       893144                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       893144                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       893144                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.129204                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.129204                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.129204                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.129204                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74219.592185                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74219.592185                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74219.592185                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74219.592185                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          506                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.142857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108005                       # number of writebacks
system.cpu0.icache.writebacks::total           108005                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7393                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7393                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7393                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7393                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108005                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108005                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108005                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108005                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8012238499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8012238499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8012238499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8012238499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120927                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120927                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120927                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120927                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74183.959067                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74183.959067                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74183.959067                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74183.959067                       # average overall mshr miss latency
system.cpu0.icache.replacements                108005                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       777746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         777746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115398                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115398                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8564792499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8564792499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       893144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       893144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.129204                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.129204                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74219.592185                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74219.592185                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7393                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7393                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108005                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108005                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8012238499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8012238499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74183.959067                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74183.959067                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             885915                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108037                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.200107                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1894293                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1894293                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      6570674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6570674                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      6570674                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6570674                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6546768                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6546768                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6546768                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6546768                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 384121430624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 384121430624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 384121430624                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 384121430624                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13117442                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13117442                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13117442                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13117442                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.499089                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.499089                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.499089                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.499089                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 58673.444763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58673.444763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 58673.444763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58673.444763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12173187                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        21074                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           614608                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            478                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.806425                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.087866                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1658017                       # number of writebacks
system.cpu0.dcache.writebacks::total          1658017                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4882993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4882993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4882993                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4882993                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1663775                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1663775                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1663775                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1663775                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  80580040765                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  80580040765                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  80580040765                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  80580040765                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.126837                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.126837                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.126837                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.126837                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 48432.054073                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48432.054073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 48432.054073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48432.054073                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1658017                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6061810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6061810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6277157                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6277157                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 363312719000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 363312719000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12338967                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12338967                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.508726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.508726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57878.545813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57878.545813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4664636                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4664636                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1612521                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1612521                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  76480563000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  76480563000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.130685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.130685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 47429.188829                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47429.188829                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       508864                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        508864                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       269611                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       269611                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20808711624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20808711624                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       778475                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778475                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.346332                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.346332                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77180.499401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77180.499401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       218357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       218357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        51254                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        51254                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4099477765                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4099477765                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79983.567429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79983.567429                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         6226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1363                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1363                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     44565500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     44565500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.179602                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.179602                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32696.625092                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32696.625092                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          252                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          252                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1823500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1823500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.033206                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.033206                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7236.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7236.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4087                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4087                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2519                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2519                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     17515500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17515500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6606                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6606                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.381320                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.381320                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6953.354506                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6953.354506                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2472                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2472                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15137500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15137500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.374205                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.374205                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6123.584142                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6123.584142                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1020500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1020500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       926500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       926500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3399                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3399                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         5944                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         5944                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    179387500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    179387500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9343                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9343                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.636198                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.636198                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 30179.592867                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 30179.592867                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         5944                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         5944                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    173443500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    173443500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.636198                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.636198                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 29179.592867                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 29179.592867                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.867249                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8259232                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1666526                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.955957                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.867249                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27948455                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27948455                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13092                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              906759                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1024309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1024280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1025410                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4016540                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13092                       # number of overall hits
system.l2.overall_hits::.cpu0.data             906759                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7262                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1024309                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8001                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1024280                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7427                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1025410                       # number of overall hits
system.l2.overall_hits::total                 4016540                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            747943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            729765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17836                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            731261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            730438                       # number of demand (read+write) misses
system.l2.demand_misses::total                3086295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94914                       # number of overall misses
system.l2.overall_misses::.cpu0.data           747943                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17285                       # number of overall misses
system.l2.overall_misses::.cpu1.data           729765                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17836                       # number of overall misses
system.l2.overall_misses::.cpu2.data           731261                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16853                       # number of overall misses
system.l2.overall_misses::.cpu3.data           730438                       # number of overall misses
system.l2.overall_misses::total               3086295                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7690772500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  66211957498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1514150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64931360499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1521581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  65260566998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1419525500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  65526012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     274075925995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7690772500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  66211957498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1514150000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64931360499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1521581000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  65260566998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1419525500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  65526012000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    274075925995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1654702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1754074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1755541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1755848                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7102835                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1654702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1754074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1755541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1755848                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7102835                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.878785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.452011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.704159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.416040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.690328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.416545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.694110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.416003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.434516                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.878785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.452011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.704159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.416040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.690328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.416545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.694110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.416003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.434516                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81028.852435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88525.405677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87599.074342                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88975.712043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 85309.542498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 89243.877354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 84229.840385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 89707.835573                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88804.189488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81028.852435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88525.405677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87599.074342                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88975.712043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 85309.542498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 89243.877354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 84229.840385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 89707.835573                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88804.189488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              230517                       # number of writebacks
system.l2.writebacks::total                    230517                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21791                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2859                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          24766                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2984                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          24314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          24304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              104554                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21791                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2859                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         24766                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2984                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         24314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         24304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             104554                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       726152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       704999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        14852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       706947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       706134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2981741                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       726152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       704999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        14852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       706947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       706134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2981741                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6713578514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  57825246017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1166576507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  56584329007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1170737008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  56922152509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1083594010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  57210685009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 238676898581                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6713578514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  57825246017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1166576507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  56584329007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1170737008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  56922152509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1083594010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  57210685009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 238676898581                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.872526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.438842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.587689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.401921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.574835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.402695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.576318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.402161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.419796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.872526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.438842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.587689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.401921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.574835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.402695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.576318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.402161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.419796                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71240.672701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79632.426843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80866.248926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80261.573431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 78826.892540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 80518.274367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 77438.291289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 81019.586947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80046.153768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71240.672701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79632.426843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80866.248926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80261.573431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 78826.892540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 80518.274367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 77438.291289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 81019.586947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80046.153768                       # average overall mshr miss latency
system.l2.replacements                        5273729                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       329794                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           329794                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            6                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              6                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       329800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       329800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3011854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3011854                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           38                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             38                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3011892                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3011892                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           38                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           38                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             165                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             164                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             196                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  578                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           503                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           984                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           988                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1056                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3531                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1117500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3255500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      3046000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2728500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1149                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.904676                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.856397                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.857639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.843450                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.859333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2221.669980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3308.434959                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3082.995951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2583.806818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2873.831776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           28                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              85                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          497                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          953                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          960                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1036                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3446                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10266000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     20334499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     20462999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     21269500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     72332998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.893885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.829417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.827476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.838647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20655.935614                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21337.354669                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21315.623958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20530.405405                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20990.423099                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                300                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          253                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          339                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          336                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          320                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1248                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3663000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2272000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1428000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1947500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      9310500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          269                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          437                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          409                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          433                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.940520                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.775744                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.821516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.739030                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.806202                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14478.260870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6702.064897                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         4250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  6085.937500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7460.336538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            33                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          243                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          326                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          334                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          312                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1215                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5277000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      6898500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6737000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6539500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     25452000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.903346                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.745995                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.816626                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.720554                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.784884                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21716.049383                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21161.042945                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20170.658683                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20959.935897                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20948.148148                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24929                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          22778                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          22696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113195                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4065665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2253289500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2267209000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2416960000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11003123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        50337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        29315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        29259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        29213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            138124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.892644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.777349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.778496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.776914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.819517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90482.829991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98880.529226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 99535.033805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 106492.774057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97205.031141                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        44933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        22788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        22778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        22696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3616334002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2025409500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2039428501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2189999002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9871171005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.892644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.777349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.778496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.776914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.819517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80482.807780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88880.529226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 89535.011897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96492.730085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87205.009099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17285                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           146888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7690772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1514150000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1521581000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1419525500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12146029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.878785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.704159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.690328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.694110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81028.852435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87599.074342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 85309.542498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 84229.840385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82689.048799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          676                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2859                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2984                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2860                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9379                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94238                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        14852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       137509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6713578514                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1166576507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1170737008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1083594010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10134486039                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.872526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.587689                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.574835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.576318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.752773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71240.672701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80866.248926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 78826.892540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 77438.291289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73700.528976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       901355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1017782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1017799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1018893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3955829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       703010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       706977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       708483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       707742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2826212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  62146292498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62678070999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  62993357998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  63109052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 250926773495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1604365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1724759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1726282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1726635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6782041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.438186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.409899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.410410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.409897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.416720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88400.296579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88656.449926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 88913.012730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 89169.573093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88785.545279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21791                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        24766                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        24314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        24304                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        95175                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       681219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       682211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       684169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       683438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2731037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54208912015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54558919507                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  54882724008                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  55020686007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 218671241537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.424604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.395540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.396325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.395821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.402687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79576.335973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79973.673111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 80218.080632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 80505.745959                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80068.941408                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    10343473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5273793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.961297                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.699259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.300041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.657798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.774323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.773521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.715000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.638756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.772948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.668355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.464051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.012099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.121461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.011172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.119356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.012077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.119818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  88875249                       # Number of tag accesses
system.l2.tags.data_accesses                 88875249                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6031168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      46473088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        923264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45116032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        950528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      45244608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        895552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      45177088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          190811328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6031168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       923264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       950528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       895552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8800512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14753472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14753472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         726142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         704938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          14852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         706947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         705892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2981427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       230523                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             230523                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        123701751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        953182263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18936527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        925348483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         19495723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        927985630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         18368142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        926600767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3913619285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    123701751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18936527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     19495723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     18368142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        180502142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302599815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302599815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302599815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       123701751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       953182263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18936527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       925348483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        19495723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       927985630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        18368142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       926600767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4216219100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    172468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    706980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    688033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     14852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    689141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    689689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000288689250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10747                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10747                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5459159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             162430                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2981428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     230561                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2981428                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   230561                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  70076                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58093                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            179138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            150529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            159456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            331973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            749713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            268384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            94354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            88865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  60678006499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14556760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            115265856499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20841.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39591.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2424500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  154112                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2981428                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               230561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  512190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  687024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  612659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  442514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  282250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  166704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   50922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   14038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       505189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.670232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.885596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.548211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       156552     30.99%     30.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       120232     23.80%     54.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48348      9.57%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24222      4.79%     69.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14681      2.91%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10623      2.10%     74.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9028      1.79%     75.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7687      1.52%     77.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113816     22.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       505189                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     270.892156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    136.539971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.943147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3640     33.87%     33.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2399     22.32%     56.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          424      3.95%     60.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          743      6.91%     67.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          500      4.65%     71.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          335      3.12%     74.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          283      2.63%     77.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          218      2.03%     79.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          193      1.80%     81.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          231      2.15%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          252      2.34%     85.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          298      2.77%     88.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          261      2.43%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          236      2.20%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          190      1.77%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          159      1.48%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           96      0.89%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           79      0.74%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           60      0.56%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           53      0.49%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           38      0.35%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           29      0.27%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           17      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           11      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10747                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.047362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.044200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.335406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10500     97.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.61%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116      1.08%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      0.48%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10747                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              186326528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4484864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11037504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               190811392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14755904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3821.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3913.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    302.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48755781500                       # Total gap between requests
system.mem_ctrls.avgGap                      15179.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6031232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     45246720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       923264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44034112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       950528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     44105024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       895552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     44140096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11037504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 123703063.725619643927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 928028947.905712842941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18936526.637935746461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 903157856.112494468689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 19495722.558340616524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 904612290.572139024734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 18368142.052172113210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 905331631.803082466125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 226383773.776863783598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       726142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       704938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        14852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       706947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       705892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       230561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2815556250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27793341250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    562209000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27403247500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    547612000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27665330499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    496870750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27981689250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1215071169250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29877.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38275.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38971.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38873.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     36871.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     39133.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     35508.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     39640.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5270063.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            828604140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            440398365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6557533080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          206122140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3848261040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20971333980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1062059040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33914311785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        695.596567                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2487908000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1628049000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44639763500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2778523860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1476793890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14229513060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          694124280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3848261040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22119075150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95523840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45241815120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        927.928347                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     71918500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1628090500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47055711500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2742                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1372                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5092679.300292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8433201.822096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1372    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68158000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1372                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    41768564500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6987156000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       582667                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          582667                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       582667                       # number of overall hits
system.cpu1.icache.overall_hits::total         582667                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26364                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26364                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26364                       # number of overall misses
system.cpu1.icache.overall_misses::total        26364                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1767839000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1767839000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1767839000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1767839000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       609031                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       609031                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       609031                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       609031                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.043288                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.043288                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.043288                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.043288                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67055.037172                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67055.037172                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67055.037172                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67055.037172                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          892                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    89.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24547                       # number of writebacks
system.cpu1.icache.writebacks::total            24547                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1817                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1817                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24547                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24547                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24547                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24547                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1640779500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1640779500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1640779500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1640779500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.040305                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.040305                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.040305                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.040305                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66842.363629                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66842.363629                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66842.363629                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66842.363629                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24547                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       582667                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         582667                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26364                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26364                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1767839000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1767839000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       609031                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       609031                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.043288                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.043288                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67055.037172                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67055.037172                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24547                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24547                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1640779500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1640779500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.040305                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.040305                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66842.363629                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66842.363629                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             628252                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24579                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            25.560519                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1242609                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1242609                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5489110                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5489110                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5489110                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5489110                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6888063                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6888063                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6888063                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6888063                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 385671212305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 385671212305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 385671212305                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 385671212305                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12377173                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12377173                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12377173                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12377173                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.556513                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.556513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.556513                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.556513                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 55991.243446                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55991.243446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 55991.243446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55991.243446                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13867578                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17597                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           711289                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            318                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.496404                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.336478                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1751963                       # number of writebacks
system.cpu1.dcache.writebacks::total          1751963                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5128516                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5128516                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5128516                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5128516                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1759547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1759547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1759547                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1759547                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  80828606621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  80828606621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  80828606621                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  80828606621                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.142161                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.142161                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.142161                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.142161                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 45937.168272                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45937.168272                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 45937.168272                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45937.168272                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1751963                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5180493                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5180493                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6688289                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6688289                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 369378648500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 369378648500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11868782                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11868782                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.563519                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.563519                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55227.674597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55227.674597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4957397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4957397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1730892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1730892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78519079000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78519079000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.145836                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.145836                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 45363.361203                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45363.361203                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       308617                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        308617                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  16292563805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16292563805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       508391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       508391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.392953                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.392953                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81554.976148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81554.976148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       171119                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       171119                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28655                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28655                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2309527621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2309527621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.056364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80597.718409                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80597.718409                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1397                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1397                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     54540000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     54540000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.235185                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.235185                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39040.801718                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39040.801718                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          313                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          313                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1084                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1084                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     29854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     29854500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.182492                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.182492                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27541.051661                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27541.051661                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2389                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2389                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2047                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2047                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18419000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18419000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.461452                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.461452                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8998.045921                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8998.045921                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1957                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1957                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     16691000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16691000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.441163                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.441163                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8528.870720                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8528.870720                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4469500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4469500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4240500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4240500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1543                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1543                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         6444                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         6444                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    152556000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    152556000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         7987                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         7987                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.806811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.806811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23674.115456                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23674.115456                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         6444                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         6444                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    146112000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    146112000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.806811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.806811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22674.115456                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22674.115456                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.122000                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7269025                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1764056                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.120632                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.122000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972562                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972562                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26555100                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26555100                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  48755720500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6995163                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           20                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       560317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6771600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5043212                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15368                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7619                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          22987                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          890                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           150079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          150079                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182670                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6812514                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       324016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4986056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5276852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5282463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        72840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5285652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21379031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13824640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    212013952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3142016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    224386176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3307136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    224594752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3107840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    224694464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              909070976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5334377                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17525440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12442884                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.881904                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.006705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5677060     45.62%     45.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3872767     31.12%     76.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1713540     13.77%     90.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1044484      8.39%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 135033      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12442884                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14236869126                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             29.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2690377050                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40298695                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2692267649                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37908376                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2540980454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162459985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2687489904                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38317393                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
