Analysis & Synthesis report for DE0_top
Mon Oct 17 11:37:18 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for new_ram:mem_data_max10|altsyncram:altsyncram_component|altsyncram_i4m2:auto_generated
 15. Source assignments for new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_2o22:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_top
 17. Parameter Settings for User Entity Instance: PLL:PLL_instance|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: TestPLL:MemPLL|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0
 20. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1
 21. Parameter Settings for User Entity Instance: core:core0
 22. Parameter Settings for User Entity Instance: core:core0|controlUnit:controlUnit_inst
 23. Parameter Settings for User Entity Instance: core:core0|programCounter:program_counter_inst
 24. Parameter Settings for User Entity Instance: core:core0|regFile:reg_file_inst
 25. Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst
 26. Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst|alu:ALU
 27. Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst|lis:LIS
 28. Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst|br:BR
 29. Parameter Settings for User Entity Instance: core:core0|crs_unit:crs_unit_inst
 30. Parameter Settings for User Entity Instance: core:core0|crs_unit:crs_unit_inst|timer:timer_inst
 31. Parameter Settings for User Entity Instance: core:core1
 32. Parameter Settings for User Entity Instance: core:core1|controlUnit:controlUnit_inst
 33. Parameter Settings for User Entity Instance: core:core1|programCounter:program_counter_inst
 34. Parameter Settings for User Entity Instance: core:core1|regFile:reg_file_inst
 35. Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst
 36. Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst|alu:ALU
 37. Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst|lis:LIS
 38. Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst|br:BR
 39. Parameter Settings for User Entity Instance: core:core1|crs_unit:crs_unit_inst
 40. Parameter Settings for User Entity Instance: core:core1|crs_unit:crs_unit_inst|timer:timer_inst
 41. Parameter Settings for User Entity Instance: new_ram:mem_data_max10|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: df_encryptor:encryption_CoProcessor
 44. altpll Parameter Settings by Entity Instance
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "df_encryptor:encryption_CoProcessor"
 47. Port Connectivity Checks: "leds_mgmt:leds_mgmt_display"
 48. Port Connectivity Checks: "new_prog_mem:new_prog_mem_inst"
 49. Port Connectivity Checks: "core:core1|executionUnit:exec_unit_inst"
 50. Port Connectivity Checks: "core:core1|controlUnit:controlUnit_inst"
 51. Port Connectivity Checks: "core:core0|executionUnit:exec_unit_inst"
 52. Port Connectivity Checks: "core:core0|controlUnit:controlUnit_inst"
 53. Port Connectivity Checks: "SEG7_LUT:SEG5"
 54. Port Connectivity Checks: "SEG7_LUT:SEG4"
 55. Port Connectivity Checks: "SEG7_LUT:SEG3"
 56. Port Connectivity Checks: "SEG7_LUT:SEG2"
 57. Port Connectivity Checks: "SEG7_LUT:SEG1"
 58. Port Connectivity Checks: "SEG7_LUT:SEG0"
 59. Port Connectivity Checks: "button_debouncer:button_debouncer_inst1"
 60. Port Connectivity Checks: "button_debouncer:button_debouncer_inst0"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 17 11:37:18 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; DE0_top                                     ;
; Top-level Entity Name              ; DE0_top                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 18,080                                      ;
;     Total combinational functions  ; 15,475                                      ;
;     Dedicated logic registers      ; 3,469                                       ;
; Total registers                    ; 3469                                        ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 73,728                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE0_top            ; DE0_top            ;
; Family name                                                      ; MAX 10             ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                      ; Library ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../../src/Encryptor/double_front_encryptor.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/double_front_encryptor.sv                ;         ;
; ../../src/Leds/leds_mgmt.v                                   ; yes             ; User Verilog HDL File                  ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Leds/leds_mgmt.v                                   ;         ;
; DE0_top.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v                             ;         ;
; PLL.v                                                        ; yes             ; User Wizard-Generated File             ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/PLL.v                                 ;         ;
; new_ram.v                                                    ; yes             ; User Wizard-Generated File             ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_ram.v                             ;         ;
; new_prog_mem.v                                               ; yes             ; User Wizard-Generated File             ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_prog_mem.v                        ;         ;
; TestPLL.v                                                    ; yes             ; User Wizard-Generated File             ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/TestPLL.v                             ;         ;
; ../../src/core/core_control_unit.v                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v                           ;         ;
; ../../src/core/core_program_counter.v                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_program_counter.v                        ;         ;
; ../../src/core/core_regfile.v                                ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_regfile.v                                ;         ;
; ../../src/core/core_execution_unit/core_execution_unit_alu.v ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_alu.v ;         ;
; ../../src/core/core_execution_unit/core_execution_unit_lis.v ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_lis.v ;         ;
; ../../src/core/core_execution_unit/core_execution_unit_br.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_br.v  ;         ;
; ../../src/core/core_execution_unit/core_execution_unit.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit.v     ;         ;
; ../../src/core/core_csr_unit/core_csr_unit_timer.v           ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit_timer.v           ;         ;
; ../../src/core/core_csr_unit/core_csr_unit.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit.v                 ;         ;
; ../../src/core/core.v                                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v                                        ;         ;
; altpll.tdf                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                 ;         ;
; aglobal211.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                             ;         ;
; stratix_pll.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                            ;         ;
; stratixii_pll.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                          ;         ;
; cycloneii_pll.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;         ;
; db/pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/pll_altpll.v                       ;         ;
; db/testpll_altpll.v                                          ; yes             ; Auto-Generated Megafunction            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/testpll_altpll.v                   ;         ;
; button_debouncer.v                                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/button_debouncer.v                    ;         ;
; seg7_lut.v                                                   ; yes             ; Auto-Found Verilog HDL File            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/seg7_lut.v                            ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_i4m2.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/altsyncram_i4m2.tdf                ;         ;
; db/altsyncram_2o22.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/altsyncram_2o22.tdf                ;         ;
; ../test.mif                                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/test.mif                              ;         ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 18,080        ;
;                                             ;               ;
; Total combinational functions               ; 15475         ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 13405         ;
;     -- 3 input functions                    ; 1711          ;
;     -- <=2 input functions                  ; 359           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 14983         ;
;     -- arithmetic mode                      ; 492           ;
;                                             ;               ;
; Total registers                             ; 3469          ;
;     -- Dedicated logic registers            ; 3469          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 66            ;
; Total memory bits                           ; 73728         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 2             ;
;     -- PLLs                                 ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; clock_to_core ;
; Maximum fan-out                             ; 3414          ;
; Total fan-out                               ; 75015         ;
; Average fan-out                             ; 3.92          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                    ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+------------------+--------------+
; |DE0_top                                     ; 15475 (755)         ; 3469 (25)                 ; 73728       ; 0          ; 0            ; 0       ; 0         ; 66   ; 0            ; 0          ; |DE0_top                                                                                               ; DE0_top          ; work         ;
;    |PLL:PLL_instance|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|PLL:PLL_instance                                                                              ; PLL              ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|PLL:PLL_instance|altpll:altpll_component                                                      ; altpll           ; work         ;
;          |PLL_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|PLL:PLL_instance|altpll:altpll_component|PLL_altpll:auto_generated                            ; PLL_altpll       ; work         ;
;    |SEG7_LUT:SEG0|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|SEG7_LUT:SEG0                                                                                 ; SEG7_LUT         ; work         ;
;    |SEG7_LUT:SEG1|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|SEG7_LUT:SEG1                                                                                 ; SEG7_LUT         ; work         ;
;    |SEG7_LUT:SEG2|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|SEG7_LUT:SEG2                                                                                 ; SEG7_LUT         ; work         ;
;    |SEG7_LUT:SEG3|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|SEG7_LUT:SEG3                                                                                 ; SEG7_LUT         ; work         ;
;    |SEG7_LUT:SEG4|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|SEG7_LUT:SEG4                                                                                 ; SEG7_LUT         ; work         ;
;    |SEG7_LUT:SEG5|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|SEG7_LUT:SEG5                                                                                 ; SEG7_LUT         ; work         ;
;    |TestPLL:MemPLL|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|TestPLL:MemPLL                                                                                ; TestPLL          ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|TestPLL:MemPLL|altpll:altpll_component                                                        ; altpll           ; work         ;
;          |TestPLL_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|TestPLL:MemPLL|altpll:altpll_component|TestPLL_altpll:auto_generated                          ; TestPLL_altpll   ; work         ;
;    |button_debouncer:button_debouncer_inst0| ; 43 (43)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|button_debouncer:button_debouncer_inst0                                                       ; button_debouncer ; work         ;
;    |button_debouncer:button_debouncer_inst1| ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|button_debouncer:button_debouncer_inst1                                                       ; button_debouncer ; work         ;
;    |core:core0|                              ; 2684 (0)            ; 1163 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0                                                                                    ; core             ; work         ;
;       |controlUnit:controlUnit_inst|         ; 102 (102)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|controlUnit:controlUnit_inst                                                       ; controlUnit      ; work         ;
;       |crs_unit:crs_unit_inst|               ; 119 (55)            ; 107 (43)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|crs_unit:crs_unit_inst                                                             ; crs_unit         ; work         ;
;          |timer:timer_inst|                  ; 64 (64)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|crs_unit:crs_unit_inst|timer:timer_inst                                            ; timer            ; work         ;
;       |executionUnit:exec_unit_inst|         ; 1731 (918)          ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|executionUnit:exec_unit_inst                                                       ; executionUnit    ; work         ;
;          |alu:ALU|                           ; 672 (672)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|executionUnit:exec_unit_inst|alu:ALU                                               ; alu              ; work         ;
;          |br:BR|                             ; 94 (94)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|executionUnit:exec_unit_inst|br:BR                                                 ; br               ; work         ;
;          |lis:LIS|                           ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|executionUnit:exec_unit_inst|lis:LIS                                               ; lis              ; work         ;
;       |programCounter:program_counter_inst|  ; 17 (17)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|programCounter:program_counter_inst                                                ; programCounter   ; work         ;
;       |regFile:reg_file_inst|                ; 715 (715)           ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core0|regFile:reg_file_inst                                                              ; regFile          ; work         ;
;    |core:core1|                              ; 2692 (0)            ; 1163 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1                                                                                    ; core             ; work         ;
;       |controlUnit:controlUnit_inst|         ; 100 (100)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|controlUnit:controlUnit_inst                                                       ; controlUnit      ; work         ;
;       |crs_unit:crs_unit_inst|               ; 119 (55)            ; 107 (43)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|crs_unit:crs_unit_inst                                                             ; crs_unit         ; work         ;
;          |timer:timer_inst|                  ; 64 (64)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|crs_unit:crs_unit_inst|timer:timer_inst                                            ; timer            ; work         ;
;       |executionUnit:exec_unit_inst|         ; 1740 (922)          ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|executionUnit:exec_unit_inst                                                       ; executionUnit    ; work         ;
;          |alu:ALU|                           ; 676 (676)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|executionUnit:exec_unit_inst|alu:ALU                                               ; alu              ; work         ;
;          |br:BR|                             ; 94 (94)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|executionUnit:exec_unit_inst|br:BR                                                 ; br               ; work         ;
;          |lis:LIS|                           ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|executionUnit:exec_unit_inst|lis:LIS                                               ; lis              ; work         ;
;       |programCounter:program_counter_inst|  ; 17 (17)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|programCounter:program_counter_inst                                                ; programCounter   ; work         ;
;       |regFile:reg_file_inst|                ; 716 (716)           ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|core:core1|regFile:reg_file_inst                                                              ; regFile          ; work         ;
;    |df_encryptor:encryption_CoProcessor|     ; 9254 (9254)         ; 1053 (1053)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|df_encryptor:encryption_CoProcessor                                                           ; df_encryptor     ; work         ;
;    |leds_mgmt:leds_mgmt_display|             ; 5 (5)               ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|leds_mgmt:leds_mgmt_display                                                                   ; leds_mgmt        ; work         ;
;    |new_prog_mem:new_prog_mem_inst|          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|new_prog_mem:new_prog_mem_inst                                                                ; new_prog_mem     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;          |altsyncram_2o22:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_2o22:auto_generated ; altsyncram_2o22  ; work         ;
;    |new_ram:mem_data_max10|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|new_ram:mem_data_max10                                                                        ; new_ram          ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|new_ram:mem_data_max10|altsyncram:altsyncram_component                                        ; altsyncram       ; work         ;
;          |altsyncram_i4m2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE0_top|new_ram:mem_data_max10|altsyncram:altsyncram_component|altsyncram_i4m2:auto_generated         ; altsyncram_i4m2  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_2o22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; ../test.mif ;
; new_ram:mem_data_max10|altsyncram:altsyncram_component|altsyncram_i4m2:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None        ;
+----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |DE0_top|TestPLL:MemPLL                 ; TestPLL.v       ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |DE0_top|PLL:PLL_instance               ; PLL.v           ;
; Altera ; RAM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |DE0_top|new_ram:mem_data_max10         ; new_ram.v       ;
; Altera ; ROM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |DE0_top|new_prog_mem:new_prog_mem_inst ; new_prog_mem.v  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                              ;
+------------------------------------------------------------+-----------------------------------------------------------------+
; button_debouncer:button_debouncer_inst1|counter[20]        ; Merged with button_debouncer:button_debouncer_inst0|counter[20] ;
; button_debouncer:button_debouncer_inst1|counter[19]        ; Merged with button_debouncer:button_debouncer_inst0|counter[19] ;
; button_debouncer:button_debouncer_inst1|counter[18]        ; Merged with button_debouncer:button_debouncer_inst0|counter[18] ;
; button_debouncer:button_debouncer_inst1|counter[17]        ; Merged with button_debouncer:button_debouncer_inst0|counter[17] ;
; button_debouncer:button_debouncer_inst1|counter[16]        ; Merged with button_debouncer:button_debouncer_inst0|counter[16] ;
; button_debouncer:button_debouncer_inst1|counter[15]        ; Merged with button_debouncer:button_debouncer_inst0|counter[15] ;
; button_debouncer:button_debouncer_inst1|counter[14]        ; Merged with button_debouncer:button_debouncer_inst0|counter[14] ;
; button_debouncer:button_debouncer_inst1|counter[13]        ; Merged with button_debouncer:button_debouncer_inst0|counter[13] ;
; button_debouncer:button_debouncer_inst1|counter[12]        ; Merged with button_debouncer:button_debouncer_inst0|counter[12] ;
; button_debouncer:button_debouncer_inst1|counter[11]        ; Merged with button_debouncer:button_debouncer_inst0|counter[11] ;
; button_debouncer:button_debouncer_inst1|counter[10]        ; Merged with button_debouncer:button_debouncer_inst0|counter[10] ;
; button_debouncer:button_debouncer_inst1|counter[9]         ; Merged with button_debouncer:button_debouncer_inst0|counter[9]  ;
; button_debouncer:button_debouncer_inst1|counter[8]         ; Merged with button_debouncer:button_debouncer_inst0|counter[8]  ;
; button_debouncer:button_debouncer_inst1|counter[7]         ; Merged with button_debouncer:button_debouncer_inst0|counter[7]  ;
; button_debouncer:button_debouncer_inst1|counter[6]         ; Merged with button_debouncer:button_debouncer_inst0|counter[6]  ;
; button_debouncer:button_debouncer_inst1|counter[5]         ; Merged with button_debouncer:button_debouncer_inst0|counter[5]  ;
; button_debouncer:button_debouncer_inst1|counter[4]         ; Merged with button_debouncer:button_debouncer_inst0|counter[4]  ;
; button_debouncer:button_debouncer_inst1|counter[3]         ; Merged with button_debouncer:button_debouncer_inst0|counter[3]  ;
; button_debouncer:button_debouncer_inst1|counter[2]         ; Merged with button_debouncer:button_debouncer_inst0|counter[2]  ;
; button_debouncer:button_debouncer_inst1|counter[1]         ; Merged with button_debouncer:button_debouncer_inst0|counter[1]  ;
; button_debouncer:button_debouncer_inst1|counter[0]         ; Merged with button_debouncer:button_debouncer_inst0|counter[0]  ;
; core:core0|crs_unit:crs_unit_inst|timer_val_o[5..9,11..31] ; Merged with core:core0|crs_unit:crs_unit_inst|timer_val_o[10]   ;
; core:core0|crs_unit:crs_unit_inst|timer_val_o[38..63]      ; Merged with core:core0|crs_unit:crs_unit_inst|timer_val_o[37]   ;
; core:core1|crs_unit:crs_unit_inst|timer_val_o[5..9,11..31] ; Merged with core:core1|crs_unit:crs_unit_inst|timer_val_o[10]   ;
; core:core1|crs_unit:crs_unit_inst|timer_val_o[38..63]      ; Merged with core:core1|crs_unit:crs_unit_inst|timer_val_o[37]   ;
; df_encryptor:encryption_CoProcessor|client_sel[1]          ; Stuck at GND due to stuck port data_in                          ;
; core:core1|crs_unit:crs_unit_inst|timer_val_o[10,37]       ; Stuck at GND due to stuck port data_in                          ;
; core:core0|crs_unit:crs_unit_inst|timer_val_o[10,37]       ; Stuck at GND due to stuck port data_in                          ;
; Total Number of Removed Registers = 130                    ;                                                                 ;
+------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3469  ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 274   ;
; Number of registers using Asynchronous Clear ; 3244  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3202  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; core:core0|programCounter:program_counter_inst|pc[3] ; 4       ;
; core:core0|programCounter:program_counter_inst|pc[2] ; 4       ;
; core:core0|programCounter:program_counter_inst|pc[7] ; 4       ;
; core:core0|programCounter:program_counter_inst|pc[6] ; 4       ;
; core:core1|regFile:reg_file_inst|regFile[2][9]       ; 2       ;
; core:core1|programCounter:program_counter_inst|pc[7] ; 4       ;
; core:core1|programCounter:program_counter_inst|pc[6] ; 4       ;
; core:core1|programCounter:program_counter_inst|pc[3] ; 5       ;
; core:core1|programCounter:program_counter_inst|pc[2] ; 5       ;
; Total number of inverted registers = 9               ;         ;
+------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_top|df_encryptor:encryption_CoProcessor|counter[12]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_top|core:core0|crs_unit:crs_unit_inst|timer_val_o[3]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_top|core:core0|crs_unit:crs_unit_inst|timer_val_o[32]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_top|core:core1|crs_unit:crs_unit_inst|timer_val_o[3]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE0_top|core:core1|crs_unit:crs_unit_inst|timer_val_o[35]        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_top|df_encryptor:encryption_CoProcessor|rc[7]                ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE0_top|df_encryptor:encryption_CoProcessor|key[2][21]           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_top|df_encryptor:encryption_CoProcessor|key[3][12]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_top|df_encryptor:encryption_CoProcessor|key[3][27]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_top|df_encryptor:encryption_CoProcessor|rc[4]                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_top|core:core0|crs_unit:crs_unit_inst|csr_val_o[26]          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_top|core:core1|crs_unit:crs_unit_inst|csr_val_o[16]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector9        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector8        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector0        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector0        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector0        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector0        ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |DE0_top|df_encryptor:encryption_CoProcessor|cyphertext           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|csr_data_o[4]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|csr_data_o[3]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|Mux26            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|Mux25            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|Mux12            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|Mux14            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector4        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector2        ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE0_top|core:core0|regFile:reg_file_inst|rs2[27]                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|Mux18            ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE0_top|core:core1|regFile:reg_file_inst|rs2[5]                  ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|Mux19            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|br:BR|offset[4]  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|br:BR|offset[15] ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|s1_ALU[6]        ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|s1_ALU[15]       ;
; 34:1               ; 8 bits    ; 176 LEs       ; 88 LEs               ; 88 LEs                 ; No         ; |DE0_top|val_mem_data_read[0][19]                                 ;
; 34:1               ; 15 bits   ; 330 LEs       ; 195 LEs              ; 135 LEs                ; No         ; |DE0_top|val_mem_data_read[0][15]                                 ;
; 34:1               ; 8 bits    ; 176 LEs       ; 88 LEs               ; 88 LEs                 ; No         ; |DE0_top|val_mem_data_read[1][22]                                 ;
; 34:1               ; 15 bits   ; 330 LEs       ; 195 LEs              ; 135 LEs                ; No         ; |DE0_top|val_mem_data_read[1][8]                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|alu:ALU|Mux22    ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|alu:ALU|Mux13    ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|alu:ALU|Mux18    ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|alu:ALU|Mux8     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector14       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector21       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector16       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector23       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|alu:ALU|Mux25    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|alu:ALU|Mux4     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|alu:ALU|Mux24    ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|alu:ALU|Mux7     ;
; 131:1              ; 4 bits    ; 348 LEs       ; 20 LEs               ; 328 LEs                ; No         ; |DE0_top|Selector12                                               ;
; 134:1              ; 2 bits    ; 178 LEs       ; 16 LEs               ; 162 LEs                ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector27       ;
; 135:1              ; 2 bits    ; 180 LEs       ; 20 LEs               ; 160 LEs                ; No         ; |DE0_top|core:core0|controlUnit:controlUnit_inst|Selector30       ;
; 134:1              ; 2 bits    ; 178 LEs       ; 16 LEs               ; 162 LEs                ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector27       ;
; 135:1              ; 2 bits    ; 180 LEs       ; 20 LEs               ; 160 LEs                ; No         ; |DE0_top|core:core1|controlUnit:controlUnit_inst|Selector31       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|alu:ALU|Mux29    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|alu:ALU|Mux3     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|alu:ALU|Mux28    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|alu:ALU|Mux2     ;
; 132:1              ; 4 bits    ; 352 LEs       ; 24 LEs               ; 328 LEs                ; No         ; |DE0_top|Selector9                                                ;
; 132:1              ; 2 bits    ; 176 LEs       ; 12 LEs               ; 164 LEs                ; No         ; |DE0_top|Selector18                                               ;
; 70:1               ; 2 bits    ; 92 LEs        ; 10 LEs               ; 82 LEs                 ; No         ; |DE0_top|Selector16                                               ;
; 133:1              ; 11 bits   ; 968 LEs       ; 77 LEs               ; 891 LEs                ; No         ; |DE0_top|Selector15                                               ;
; 40:1               ; 7 bits    ; 182 LEs       ; 98 LEs               ; 84 LEs                 ; No         ; |DE0_top|core:core0|executionUnit:exec_unit_inst|Mux1             ;
; 40:1               ; 7 bits    ; 182 LEs       ; 98 LEs               ; 84 LEs                 ; No         ; |DE0_top|core:core1|executionUnit:exec_unit_inst|Mux7             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for new_ram:mem_data_max10|altsyncram:altsyncram_component|altsyncram_i4m2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_2o22:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_top ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                 ;
; I_ADDR_WIDTH   ; 15    ; Signed Integer                                 ;
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
; TRANSFER_WIDTH ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_instance|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------+
; Parameter Name                ; Value                 ; Type                          ;
+-------------------------------+-----------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                       ;
; PLL_TYPE                      ; AUTO                  ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                       ;
; LOCK_HIGH                     ; 1                     ; Untyped                       ;
; LOCK_LOW                      ; 1                     ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                       ;
; SKIP_VCO                      ; OFF                   ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                       ;
; BANDWIDTH                     ; 0                     ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                       ;
; DOWN_SPREAD                   ; 0                     ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                       ;
; DPA_DIVIDER                   ; 0                     ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; VCO_MIN                       ; 0                     ; Untyped                       ;
; VCO_MAX                       ; 0                     ; Untyped                       ;
; VCO_CENTER                    ; 0                     ; Untyped                       ;
; PFD_MIN                       ; 0                     ; Untyped                       ;
; PFD_MAX                       ; 0                     ; Untyped                       ;
; M_INITIAL                     ; 0                     ; Untyped                       ;
; M                             ; 0                     ; Untyped                       ;
; N                             ; 1                     ; Untyped                       ;
; M2                            ; 1                     ; Untyped                       ;
; N2                            ; 1                     ; Untyped                       ;
; SS                            ; 1                     ; Untyped                       ;
; C0_HIGH                       ; 0                     ; Untyped                       ;
; C1_HIGH                       ; 0                     ; Untyped                       ;
; C2_HIGH                       ; 0                     ; Untyped                       ;
; C3_HIGH                       ; 0                     ; Untyped                       ;
; C4_HIGH                       ; 0                     ; Untyped                       ;
; C5_HIGH                       ; 0                     ; Untyped                       ;
; C6_HIGH                       ; 0                     ; Untyped                       ;
; C7_HIGH                       ; 0                     ; Untyped                       ;
; C8_HIGH                       ; 0                     ; Untyped                       ;
; C9_HIGH                       ; 0                     ; Untyped                       ;
; C0_LOW                        ; 0                     ; Untyped                       ;
; C1_LOW                        ; 0                     ; Untyped                       ;
; C2_LOW                        ; 0                     ; Untyped                       ;
; C3_LOW                        ; 0                     ; Untyped                       ;
; C4_LOW                        ; 0                     ; Untyped                       ;
; C5_LOW                        ; 0                     ; Untyped                       ;
; C6_LOW                        ; 0                     ; Untyped                       ;
; C7_LOW                        ; 0                     ; Untyped                       ;
; C8_LOW                        ; 0                     ; Untyped                       ;
; C9_LOW                        ; 0                     ; Untyped                       ;
; C0_INITIAL                    ; 0                     ; Untyped                       ;
; C1_INITIAL                    ; 0                     ; Untyped                       ;
; C2_INITIAL                    ; 0                     ; Untyped                       ;
; C3_INITIAL                    ; 0                     ; Untyped                       ;
; C4_INITIAL                    ; 0                     ; Untyped                       ;
; C5_INITIAL                    ; 0                     ; Untyped                       ;
; C6_INITIAL                    ; 0                     ; Untyped                       ;
; C7_INITIAL                    ; 0                     ; Untyped                       ;
; C8_INITIAL                    ; 0                     ; Untyped                       ;
; C9_INITIAL                    ; 0                     ; Untyped                       ;
; C0_MODE                       ; BYPASS                ; Untyped                       ;
; C1_MODE                       ; BYPASS                ; Untyped                       ;
; C2_MODE                       ; BYPASS                ; Untyped                       ;
; C3_MODE                       ; BYPASS                ; Untyped                       ;
; C4_MODE                       ; BYPASS                ; Untyped                       ;
; C5_MODE                       ; BYPASS                ; Untyped                       ;
; C6_MODE                       ; BYPASS                ; Untyped                       ;
; C7_MODE                       ; BYPASS                ; Untyped                       ;
; C8_MODE                       ; BYPASS                ; Untyped                       ;
; C9_MODE                       ; BYPASS                ; Untyped                       ;
; C0_PH                         ; 0                     ; Untyped                       ;
; C1_PH                         ; 0                     ; Untyped                       ;
; C2_PH                         ; 0                     ; Untyped                       ;
; C3_PH                         ; 0                     ; Untyped                       ;
; C4_PH                         ; 0                     ; Untyped                       ;
; C5_PH                         ; 0                     ; Untyped                       ;
; C6_PH                         ; 0                     ; Untyped                       ;
; C7_PH                         ; 0                     ; Untyped                       ;
; C8_PH                         ; 0                     ; Untyped                       ;
; C9_PH                         ; 0                     ; Untyped                       ;
; L0_HIGH                       ; 1                     ; Untyped                       ;
; L1_HIGH                       ; 1                     ; Untyped                       ;
; G0_HIGH                       ; 1                     ; Untyped                       ;
; G1_HIGH                       ; 1                     ; Untyped                       ;
; G2_HIGH                       ; 1                     ; Untyped                       ;
; G3_HIGH                       ; 1                     ; Untyped                       ;
; E0_HIGH                       ; 1                     ; Untyped                       ;
; E1_HIGH                       ; 1                     ; Untyped                       ;
; E2_HIGH                       ; 1                     ; Untyped                       ;
; E3_HIGH                       ; 1                     ; Untyped                       ;
; L0_LOW                        ; 1                     ; Untyped                       ;
; L1_LOW                        ; 1                     ; Untyped                       ;
; G0_LOW                        ; 1                     ; Untyped                       ;
; G1_LOW                        ; 1                     ; Untyped                       ;
; G2_LOW                        ; 1                     ; Untyped                       ;
; G3_LOW                        ; 1                     ; Untyped                       ;
; E0_LOW                        ; 1                     ; Untyped                       ;
; E1_LOW                        ; 1                     ; Untyped                       ;
; E2_LOW                        ; 1                     ; Untyped                       ;
; E3_LOW                        ; 1                     ; Untyped                       ;
; L0_INITIAL                    ; 1                     ; Untyped                       ;
; L1_INITIAL                    ; 1                     ; Untyped                       ;
; G0_INITIAL                    ; 1                     ; Untyped                       ;
; G1_INITIAL                    ; 1                     ; Untyped                       ;
; G2_INITIAL                    ; 1                     ; Untyped                       ;
; G3_INITIAL                    ; 1                     ; Untyped                       ;
; E0_INITIAL                    ; 1                     ; Untyped                       ;
; E1_INITIAL                    ; 1                     ; Untyped                       ;
; E2_INITIAL                    ; 1                     ; Untyped                       ;
; E3_INITIAL                    ; 1                     ; Untyped                       ;
; L0_MODE                       ; BYPASS                ; Untyped                       ;
; L1_MODE                       ; BYPASS                ; Untyped                       ;
; G0_MODE                       ; BYPASS                ; Untyped                       ;
; G1_MODE                       ; BYPASS                ; Untyped                       ;
; G2_MODE                       ; BYPASS                ; Untyped                       ;
; G3_MODE                       ; BYPASS                ; Untyped                       ;
; E0_MODE                       ; BYPASS                ; Untyped                       ;
; E1_MODE                       ; BYPASS                ; Untyped                       ;
; E2_MODE                       ; BYPASS                ; Untyped                       ;
; E3_MODE                       ; BYPASS                ; Untyped                       ;
; L0_PH                         ; 0                     ; Untyped                       ;
; L1_PH                         ; 0                     ; Untyped                       ;
; G0_PH                         ; 0                     ; Untyped                       ;
; G1_PH                         ; 0                     ; Untyped                       ;
; G2_PH                         ; 0                     ; Untyped                       ;
; G3_PH                         ; 0                     ; Untyped                       ;
; E0_PH                         ; 0                     ; Untyped                       ;
; E1_PH                         ; 0                     ; Untyped                       ;
; E2_PH                         ; 0                     ; Untyped                       ;
; E3_PH                         ; 0                     ; Untyped                       ;
; M_PH                          ; 0                     ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; CLK0_COUNTER                  ; G0                    ; Untyped                       ;
; CLK1_COUNTER                  ; G0                    ; Untyped                       ;
; CLK2_COUNTER                  ; G0                    ; Untyped                       ;
; CLK3_COUNTER                  ; G0                    ; Untyped                       ;
; CLK4_COUNTER                  ; G0                    ; Untyped                       ;
; CLK5_COUNTER                  ; G0                    ; Untyped                       ;
; CLK6_COUNTER                  ; E0                    ; Untyped                       ;
; CLK7_COUNTER                  ; E1                    ; Untyped                       ;
; CLK8_COUNTER                  ; E2                    ; Untyped                       ;
; CLK9_COUNTER                  ; E3                    ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; M_TIME_DELAY                  ; 0                     ; Untyped                       ;
; N_TIME_DELAY                  ; 0                     ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                       ;
; VCO_POST_SCALE                ; 0                     ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                       ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestPLL:MemPLL|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=TestPLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; TestPLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0                ;
+-------------------+----------------------------------+-----------------+
; Parameter Name    ; Value                            ; Type            ;
+-------------------+----------------------------------+-----------------+
; MEM_ADDR_WIDTH    ; 11                               ; Signed Integer  ;
; I_MEM_ADDR_WIDTH  ; 15                               ; Signed Integer  ;
; DATA_WIDTH        ; 32                               ; Signed Integer  ;
; TRANSFER_WIDTH    ; 4                                ; Signed Integer  ;
; CSR_OP_WIDTH      ; 3                                ; Signed Integer  ;
; CSR_ADDR_WIDTH    ; 12                               ; Signed Integer  ;
; ALU_OP_WIDTH      ; 4                                ; Signed Integer  ;
; LIS_OP_WIDTH      ; 3                                ; Signed Integer  ;
; BR_OP_WIDTH       ; 2                                ; Signed Integer  ;
; DATA_ORIGIN_WIDTH ; 2                                ; Signed Integer  ;
; REG_ADDR_WIDTH    ; 5                                ; Signed Integer  ;
; INIT_SP           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+-------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|controlUnit:controlUnit_inst ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; MEM_ADDR_WIDTH    ; 10    ; Signed Integer                                           ;
; DATA_WIDTH        ; 32    ; Signed Integer                                           ;
; TRANSFER_WIDTH    ; 4     ; Signed Integer                                           ;
; CSR_OP_WIDTH      ; 3     ; Signed Integer                                           ;
; CSR_ADDR_WIDTH    ; 12    ; Signed Integer                                           ;
; ALU_OP_WIDTH      ; 4     ; Signed Integer                                           ;
; LIS_OP_WIDTH      ; 3     ; Signed Integer                                           ;
; BR_OP_WIDTH       ; 2     ; Signed Integer                                           ;
; DATA_ORIGIN_WIDTH ; 2     ; Signed Integer                                           ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                           ;
; CSRRW             ; 1     ; Signed Integer                                           ;
; CSRRS             ; 2     ; Signed Integer                                           ;
; CSRRC             ; 3     ; Signed Integer                                           ;
; CSRRWI            ; 4     ; Signed Integer                                           ;
; CSRRSI            ; 5     ; Signed Integer                                           ;
; CSRRCI            ; 6     ; Signed Integer                                           ;
; ALU_OP_ADD        ; 0     ; Signed Integer                                           ;
; ALU_OP_SUB        ; 1     ; Signed Integer                                           ;
; ALU_OP_SLL        ; 2     ; Signed Integer                                           ;
; ALU_OP_SLT        ; 3     ; Signed Integer                                           ;
; ALU_OP_SLTU       ; 4     ; Signed Integer                                           ;
; ALU_OP_XOR        ; 5     ; Signed Integer                                           ;
; ALU_OP_SRL        ; 6     ; Signed Integer                                           ;
; ALU_OP_SRA        ; 7     ; Signed Integer                                           ;
; ALU_OP_OR         ; 8     ; Signed Integer                                           ;
; ALU_OP_AND        ; 9     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|programCounter:program_counter_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; REG_DATA_WIDTH ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|regFile:reg_file_inst ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; DATA_WIDTH     ; 32                               ; Signed Integer            ;
; REG_DEPTH      ; 32                               ; Signed Integer            ;
; REG_ADDR_WIDTH ; 5                                ; Signed Integer            ;
; INITIAL_SP     ; 00000000000000000000000000000000 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; MEM_ADDR_WIDTH    ; 10    ; Signed Integer                                           ;
; DATA_WIDTH        ; 32    ; Signed Integer                                           ;
; ALU_OP_WIDTH      ; 4     ; Signed Integer                                           ;
; LIS_OP_WIDTH      ; 3     ; Signed Integer                                           ;
; BR_OP_WIDTH       ; 2     ; Signed Integer                                           ;
; DATA_ORIGIN_WIDTH ; 2     ; Signed Integer                                           ;
; REGS              ; 0     ; Signed Integer                                           ;
; RS2IMM_RS1        ; 1     ; Signed Integer                                           ;
; RS2IMM_RS1PC      ; 2     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst|alu:ALU ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ALU_OPWIDTH    ; 4     ; Signed Integer                                                      ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                      ;
; ALU_OP_ADD     ; 0     ; Signed Integer                                                      ;
; ALU_OP_SUB     ; 1     ; Signed Integer                                                      ;
; ALU_OP_SLL     ; 2     ; Signed Integer                                                      ;
; ALU_OP_SLT     ; 3     ; Signed Integer                                                      ;
; ALU_OP_SLTU    ; 4     ; Signed Integer                                                      ;
; ALU_OP_XOR     ; 5     ; Signed Integer                                                      ;
; ALU_OP_SRL     ; 6     ; Signed Integer                                                      ;
; ALU_OP_SRA     ; 7     ; Signed Integer                                                      ;
; ALU_OP_OR      ; 8     ; Signed Integer                                                      ;
; ALU_OP_AND     ; 9     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst|lis:LIS ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; LIS_OP_WIDTH   ; 3     ; Signed Integer                                                      ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                      ;
; MEM_ADDR_WIDTH ; 10    ; Signed Integer                                                      ;
; LIS_LB         ; 0     ; Signed Integer                                                      ;
; LIS_LH         ; 1     ; Signed Integer                                                      ;
; LIS_LW         ; 2     ; Signed Integer                                                      ;
; LIS_LBU        ; 3     ; Signed Integer                                                      ;
; LIS_LHU        ; 4     ; Signed Integer                                                      ;
; LIS_SB         ; 5     ; Signed Integer                                                      ;
; LIS_SH         ; 6     ; Signed Integer                                                      ;
; LIS_SW         ; 7     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|executionUnit:exec_unit_inst|br:BR ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BR_OP_WIDTH    ; 2     ; Signed Integer                                                    ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
; BR_EQ          ; 0     ; Signed Integer                                                    ;
; BR_NE          ; 1     ; Signed Integer                                                    ;
; BR_LT          ; 2     ; Signed Integer                                                    ;
; BR_GE          ; 3     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|crs_unit:crs_unit_inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; CSR_XLEN       ; 64    ; Signed Integer                                        ;
; REG_XLEN       ; 32    ; Signed Integer                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
; CSR_OP_WIDTH   ; 3     ; Signed Integer                                        ;
; CSR_ADDR_WIDTH ; 12    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core0|crs_unit:crs_unit_inst|timer:timer_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; CSR_XLEN       ; 64    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1                ;
+-------------------+----------------------------------+-----------------+
; Parameter Name    ; Value                            ; Type            ;
+-------------------+----------------------------------+-----------------+
; MEM_ADDR_WIDTH    ; 11                               ; Signed Integer  ;
; I_MEM_ADDR_WIDTH  ; 15                               ; Signed Integer  ;
; DATA_WIDTH        ; 32                               ; Signed Integer  ;
; TRANSFER_WIDTH    ; 4                                ; Signed Integer  ;
; CSR_OP_WIDTH      ; 3                                ; Signed Integer  ;
; CSR_ADDR_WIDTH    ; 12                               ; Signed Integer  ;
; ALU_OP_WIDTH      ; 4                                ; Signed Integer  ;
; LIS_OP_WIDTH      ; 3                                ; Signed Integer  ;
; BR_OP_WIDTH       ; 2                                ; Signed Integer  ;
; DATA_ORIGIN_WIDTH ; 2                                ; Signed Integer  ;
; REG_ADDR_WIDTH    ; 5                                ; Signed Integer  ;
; INIT_SP           ; 00000000000000000000001000000000 ; Unsigned Binary ;
+-------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|controlUnit:controlUnit_inst ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; MEM_ADDR_WIDTH    ; 10    ; Signed Integer                                           ;
; DATA_WIDTH        ; 32    ; Signed Integer                                           ;
; TRANSFER_WIDTH    ; 4     ; Signed Integer                                           ;
; CSR_OP_WIDTH      ; 3     ; Signed Integer                                           ;
; CSR_ADDR_WIDTH    ; 12    ; Signed Integer                                           ;
; ALU_OP_WIDTH      ; 4     ; Signed Integer                                           ;
; LIS_OP_WIDTH      ; 3     ; Signed Integer                                           ;
; BR_OP_WIDTH       ; 2     ; Signed Integer                                           ;
; DATA_ORIGIN_WIDTH ; 2     ; Signed Integer                                           ;
; REG_ADDR_WIDTH    ; 5     ; Signed Integer                                           ;
; CSRRW             ; 1     ; Signed Integer                                           ;
; CSRRS             ; 2     ; Signed Integer                                           ;
; CSRRC             ; 3     ; Signed Integer                                           ;
; CSRRWI            ; 4     ; Signed Integer                                           ;
; CSRRSI            ; 5     ; Signed Integer                                           ;
; CSRRCI            ; 6     ; Signed Integer                                           ;
; ALU_OP_ADD        ; 0     ; Signed Integer                                           ;
; ALU_OP_SUB        ; 1     ; Signed Integer                                           ;
; ALU_OP_SLL        ; 2     ; Signed Integer                                           ;
; ALU_OP_SLT        ; 3     ; Signed Integer                                           ;
; ALU_OP_SLTU       ; 4     ; Signed Integer                                           ;
; ALU_OP_XOR        ; 5     ; Signed Integer                                           ;
; ALU_OP_SRL        ; 6     ; Signed Integer                                           ;
; ALU_OP_SRA        ; 7     ; Signed Integer                                           ;
; ALU_OP_OR         ; 8     ; Signed Integer                                           ;
; ALU_OP_AND        ; 9     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|programCounter:program_counter_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; REG_DATA_WIDTH ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|regFile:reg_file_inst ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; DATA_WIDTH     ; 32                               ; Signed Integer            ;
; REG_DEPTH      ; 32                               ; Signed Integer            ;
; REG_ADDR_WIDTH ; 5                                ; Signed Integer            ;
; INITIAL_SP     ; 00000000000000000000001000000000 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; MEM_ADDR_WIDTH    ; 10    ; Signed Integer                                           ;
; DATA_WIDTH        ; 32    ; Signed Integer                                           ;
; ALU_OP_WIDTH      ; 4     ; Signed Integer                                           ;
; LIS_OP_WIDTH      ; 3     ; Signed Integer                                           ;
; BR_OP_WIDTH       ; 2     ; Signed Integer                                           ;
; DATA_ORIGIN_WIDTH ; 2     ; Signed Integer                                           ;
; REGS              ; 0     ; Signed Integer                                           ;
; RS2IMM_RS1        ; 1     ; Signed Integer                                           ;
; RS2IMM_RS1PC      ; 2     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst|alu:ALU ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ALU_OPWIDTH    ; 4     ; Signed Integer                                                      ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                      ;
; ALU_OP_ADD     ; 0     ; Signed Integer                                                      ;
; ALU_OP_SUB     ; 1     ; Signed Integer                                                      ;
; ALU_OP_SLL     ; 2     ; Signed Integer                                                      ;
; ALU_OP_SLT     ; 3     ; Signed Integer                                                      ;
; ALU_OP_SLTU    ; 4     ; Signed Integer                                                      ;
; ALU_OP_XOR     ; 5     ; Signed Integer                                                      ;
; ALU_OP_SRL     ; 6     ; Signed Integer                                                      ;
; ALU_OP_SRA     ; 7     ; Signed Integer                                                      ;
; ALU_OP_OR      ; 8     ; Signed Integer                                                      ;
; ALU_OP_AND     ; 9     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst|lis:LIS ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; LIS_OP_WIDTH   ; 3     ; Signed Integer                                                      ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                      ;
; MEM_ADDR_WIDTH ; 10    ; Signed Integer                                                      ;
; LIS_LB         ; 0     ; Signed Integer                                                      ;
; LIS_LH         ; 1     ; Signed Integer                                                      ;
; LIS_LW         ; 2     ; Signed Integer                                                      ;
; LIS_LBU        ; 3     ; Signed Integer                                                      ;
; LIS_LHU        ; 4     ; Signed Integer                                                      ;
; LIS_SB         ; 5     ; Signed Integer                                                      ;
; LIS_SH         ; 6     ; Signed Integer                                                      ;
; LIS_SW         ; 7     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|executionUnit:exec_unit_inst|br:BR ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BR_OP_WIDTH    ; 2     ; Signed Integer                                                    ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
; BR_EQ          ; 0     ; Signed Integer                                                    ;
; BR_NE          ; 1     ; Signed Integer                                                    ;
; BR_LT          ; 2     ; Signed Integer                                                    ;
; BR_GE          ; 3     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|crs_unit:crs_unit_inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; CSR_XLEN       ; 64    ; Signed Integer                                        ;
; REG_XLEN       ; 32    ; Signed Integer                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
; CSR_OP_WIDTH   ; 3     ; Signed Integer                                        ;
; CSR_ADDR_WIDTH ; 12    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:core1|crs_unit:crs_unit_inst|timer:timer_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; CSR_XLEN       ; 64    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_ram:mem_data_max10|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------+
; Parameter Name                     ; Value                  ; Type                                  ;
+------------------------------------+------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                               ;
; WIDTH_A                            ; 32                     ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                               ;
; WIDTH_B                            ; 32                     ; Signed Integer                        ;
; WIDTHAD_B                          ; 9                      ; Signed Integer                        ;
; NUMWORDS_B                         ; 512                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK0                 ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                               ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED                 ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                               ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_i4m2        ; Untyped                               ;
+------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; ../test.mif          ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_2o22      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: df_encryptor:encryption_CoProcessor ;
+--------------------+----------------------------------+--------------------------+
; Parameter Name     ; Value                            ; Type                     ;
+--------------------+----------------------------------+--------------------------+
; ENCRYPTOR_ADDR     ; 00000000000000000000000000100100 ; Unsigned Binary          ;
; KEY_SIZE           ; 4                                ; Signed Integer           ;
; LOG_NUM_OF_CLIENTS ; 1                                ; Signed Integer           ;
; NUM_OF_CLIENTS     ; 2                                ; Signed Integer           ;
; QUEUE_LENGTH       ; 2                                ; Signed Integer           ;
+--------------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; PLL:PLL_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; TestPLL:MemPLL|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 2                                                              ;
; Entity Instance                           ; new_ram:mem_data_max10|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 512                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 512                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                       ;
; Entity Instance                           ; new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "df_encryptor:encryption_CoProcessor"                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[0][31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[1][31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctr             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leds_mgmt:leds_mgmt_display"                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "addr[31..11]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "new_prog_mem:new_prog_mem_inst"                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1|executionUnit:exec_unit_inst"                                                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_mem_data_o ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core1|controlUnit:controlUnit_inst"                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; is_load_store ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core0|executionUnit:exec_unit_inst"                                                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_mem_data_o ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:core0|controlUnit:controlUnit_inst"                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; is_load_store ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG5"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG4"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG3"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG2"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG1"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG0"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; oSEG_DP ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst1" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst0" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 3469                        ;
;     CLR               ; 60                          ;
;     CLR SCLR          ; 22                          ;
;     CLR SLD           ; 154                         ;
;     ENA               ; 194                         ;
;     ENA CLR           ; 2888                        ;
;     ENA CLR SLD       ; 120                         ;
;     plain             ; 31                          ;
; cycloneiii_lcell_comb ; 15481                       ;
;     arith             ; 492                         ;
;         2 data inputs ; 182                         ;
;         3 data inputs ; 310                         ;
;     normal            ; 14989                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 161                         ;
;         3 data inputs ; 1401                        ;
;         4 data inputs ; 13405                       ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 31.00                       ;
; Average LUT depth     ; 15.86                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Oct 17 11:34:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top
Warning (125092): Tcl Script File mem_test.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mem_test.qip
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12248): Elaborating Platform Designer system entity "de0cv.qsys"
Info (12250): 2022.10.17.11:35:03 Progress: Loading DE0_Demo/de0cv.qsys
Info (12250): 2022.10.17.11:35:04 Progress: Reading input file
Info (12250): 2022.10.17.11:35:04 Progress: Adding clk_0 [clock_source 17.0]
Warning (12251): Clk_0: Used clock_source 21.1 (instead of 17.0)
Info (12250): 2022.10.17.11:35:04 Progress: Parameterizing module clk_0
Info (12250): 2022.10.17.11:35:04 Progress: Building connections
Info (12250): 2022.10.17.11:35:04 Progress: Parameterizing connections
Info (12250): 2022.10.17.11:35:04 Progress: Validating
Info (12250): 2022.10.17.11:35:05 Progress: Done reading input file
Info (12250): De0cv: Generating de0cv "de0cv" for QUARTUS_SYNTH
Info (12250): De0cv: Done "de0cv" with 1 modules, 1 files
Info (12249): Finished elaborating Platform Designer system entity "de0cv.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/double_front_encryptor.sv
    Info (12023): Found entity 1: df_encryptor File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/double_front_encryptor.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/lock/lock.sv
    Info (12023): Found entity 1: lock File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Lock/lock.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/accel/ai_accel.sv
    Info (12023): Found entity 1: multiplier File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Accel/ai_accel.sv Line: 4
    Info (12023): Found entity 2: ai_accel File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Accel/ai_accel.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/key_expander.sv
    Info (12023): Found entity 1: key_expander File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/encryptor.sv
    Info (12023): Found entity 1: encryptor File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/leds/leds_mgmt.v
    Info (12023): Found entity 1: leds_mgmt File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Leds/leds_mgmt.v Line: 5
Info (12021): Found 13 design units, including 13 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/top.v
    Info (12023): Found entity 1: progMem File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/mem/mem_prog.v Line: 9
    Info (12023): Found entity 2: dataMem File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/mem/mem_data.v Line: 11
    Info (12023): Found entity 3: controlUnit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 9
    Info (12023): Found entity 4: programCounter File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_program_counter.v Line: 9
    Info (12023): Found entity 5: regFile File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_regfile.v Line: 9
    Info (12023): Found entity 6: alu File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_alu.v Line: 7
    Info (12023): Found entity 7: lis File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_lis.v Line: 10
    Info (12023): Found entity 8: br File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_br.v Line: 10
    Info (12023): Found entity 9: executionUnit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit.v Line: 12
    Info (12023): Found entity 10: timer File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit_timer.v Line: 6
    Info (12023): Found entity 11: crs_unit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit.v Line: 8
    Info (12023): Found entity 12: core File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 19
    Info (12023): Found entity 13: top File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/top.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file de0_top.v
    Info (12023): Found entity 1: DE0_top File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: data File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file prog.v
    Info (12023): Found entity 1: prog File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/prog.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file new_ram.v
    Info (12023): Found entity 1: new_ram File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file new_prog_mem.v
    Info (12023): Found entity 1: new_prog_mem File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_prog_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file twomhzpll.v
    Info (12023): Found entity 1: TwoMHzPLL File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/TwoMHzPLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testpll.v
    Info (12023): Found entity 1: TestPLL File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/TestPLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0cv/de0cv.v
    Info (12023): Found entity 1: de0cv File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/de0cv/de0cv.v Line: 6
Info (12127): Elaborating entity "DE0_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_top.v(123): object "clk_delay" assigned a value but never read File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 123
Warning (10230): Verilog HDL assignment warning at DE0_top.v(460): truncated value with size 32 to match size of target (22) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 460
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_instance" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 130
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_instance|altpll:altpll_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/PLL.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL:PLL_instance|altpll:altpll_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/PLL.v Line: 90
Info (12133): Instantiated megafunction "PLL:PLL_instance|altpll:altpll_component" with the following parameter: File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/PLL.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_instance|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "TestPLL" for hierarchy "TestPLL:MemPLL" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 135
Info (12128): Elaborating entity "altpll" for hierarchy "TestPLL:MemPLL|altpll:altpll_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/TestPLL.v Line: 91
Info (12130): Elaborated megafunction instantiation "TestPLL:MemPLL|altpll:altpll_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/TestPLL.v Line: 91
Info (12133): Instantiated megafunction "TestPLL:MemPLL|altpll:altpll_component" with the following parameter: File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/TestPLL.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=TestPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/testpll_altpll.v
    Info (12023): Found entity 1: TestPLL_altpll File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/testpll_altpll.v Line: 30
Info (12128): Elaborating entity "TestPLL_altpll" for hierarchy "TestPLL:MemPLL|altpll:altpll_component|TestPLL_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: button_debouncer File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/button_debouncer.v Line: 43
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:button_debouncer_inst0" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 144
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/button_debouncer.v Line: 78
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/button_debouncer.v Line: 79
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/button_debouncer.v Line: 88
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/button_debouncer.v Line: 90
Warning (12125): Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/seg7_lut.v Line: 1
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:SEG0" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 167
Info (12128): Elaborating entity "core" for hierarchy "core:core0" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 253
Info (12128): Elaborating entity "controlUnit" for hierarchy "core:core0|controlUnit:controlUnit_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 148
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 354
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(360): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 360
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(363): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 363
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(370): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 370
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 382
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(384): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 384
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(398): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 398
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(407): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 407
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(409): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 409
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(417): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 417
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(422): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 422
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(429): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 429
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 437
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 445
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(451): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 451
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(452): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 452
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(454): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 454
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(455): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 455
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(458): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 458
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(459): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 459
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(462): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 462
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(463): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 463
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 466
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(467): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 467
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(484): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 484
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(486): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 486
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(493): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 493
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(494): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 494
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(495): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 495
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(496): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 496
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(497): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 497
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(501): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 501
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(516): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 516
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 518
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(528): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 528
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(532): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 532
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 536
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(547): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 547
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(553): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 553
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(554): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 554
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(555): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 555
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(556): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 556
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(557): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 557
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(558): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 558
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 560
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 561
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 564
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(576): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 576
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(577): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 577
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(578): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 578
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(579): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 579
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(580): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 580
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(581): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 581
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(582): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 582
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(583): truncated value with size 32 to match size of target (4) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 583
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(586): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 586
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(611): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 611
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(615): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 615
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(619): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 619
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(623): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 623
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(627): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 627
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(631): truncated value with size 32 to match size of target (3) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 631
Warning (10230): Verilog HDL assignment warning at core_control_unit.v(636): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 636
Info (12128): Elaborating entity "programCounter" for hierarchy "core:core0|programCounter:program_counter_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 158
Info (12128): Elaborating entity "regFile" for hierarchy "core:core0|regFile:reg_file_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 171
Info (12128): Elaborating entity "executionUnit" for hierarchy "core:core0|executionUnit:exec_unit_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 193
Info (12128): Elaborating entity "alu" for hierarchy "core:core0|executionUnit:exec_unit_inst|alu:ALU" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit.v Line: 230
Info (12128): Elaborating entity "lis" for hierarchy "core:core0|executionUnit:exec_unit_inst|lis:LIS" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit.v Line: 240
Info (12128): Elaborating entity "br" for hierarchy "core:core0|executionUnit:exec_unit_inst|br:BR" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit.v Line: 252
Info (12128): Elaborating entity "crs_unit" for hierarchy "core:core0|crs_unit:crs_unit_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 202
Info (12128): Elaborating entity "timer" for hierarchy "core:core0|crs_unit:crs_unit_inst|timer:timer_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit.v Line: 79
Info (12128): Elaborating entity "core" for hierarchy "core:core1" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 265
Info (12128): Elaborating entity "regFile" for hierarchy "core:core1|regFile:reg_file_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 171
Info (12128): Elaborating entity "new_ram" for hierarchy "new_ram:mem_data_max10" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 299
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_ram:mem_data_max10|altsyncram:altsyncram_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_ram.v Line: 104
Info (12130): Elaborated megafunction instantiation "new_ram:mem_data_max10|altsyncram:altsyncram_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_ram.v Line: 104
Info (12133): Instantiated megafunction "new_ram:mem_data_max10|altsyncram:altsyncram_component" with the following parameter: File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_ram.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i4m2.tdf
    Info (12023): Found entity 1: altsyncram_i4m2 File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/altsyncram_i4m2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i4m2" for hierarchy "new_ram:mem_data_max10|altsyncram:altsyncram_component|altsyncram_i4m2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "new_prog_mem" for hierarchy "new_prog_mem:new_prog_mem_inst" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 326
Info (12128): Elaborating entity "altsyncram" for hierarchy "new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_prog_mem.v Line: 94
Info (12130): Elaborated megafunction instantiation "new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_prog_mem.v Line: 94
Info (12133): Instantiated megafunction "new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_prog_mem.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../test.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2o22.tdf
    Info (12023): Found entity 1: altsyncram_2o22 File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/altsyncram_2o22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2o22" for hierarchy "new_prog_mem:new_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_2o22:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1797) in the Memory Initialization File "C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/test.mif" -- setting initial value for remaining addresses to 0 File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/new_prog_mem.v Line: 94
Info (12128): Elaborating entity "leds_mgmt" for hierarchy "leds_mgmt:leds_mgmt_display" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 448
Info (12128): Elaborating entity "df_encryptor" for hierarchy "df_encryptor:encryption_CoProcessor" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 525
Warning (10230): Verilog HDL assignment warning at double_front_encryptor.sv(98): truncated value with size 32 to match size of target (2) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/double_front_encryptor.sv Line: 98
Warning (10230): Verilog HDL assignment warning at double_front_encryptor.sv(141): truncated value with size 9 to match size of target (8) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/double_front_encryptor.sv Line: 141
Warning (10240): Verilog HDL Always Construct warning at double_front_encryptor.sv(151): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/double_front_encryptor.sv Line: 151
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "key_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "plaintext_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cyphertext" into its bus
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clock_to_core File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 117
    Warning (19017): Found clock multiplexer clock_to_core~0 File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 117
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_program_counter.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "new_ram:mem_data_max10|altsyncram:altsyncram_component|altsyncram_i4m2:auto_generated|ALTSYNCRAM" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/altsyncram_i4m2.tdf Line: 37
Warning (20013): Ignored 19 assignments for entity "de0cv" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50_2" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 66
Info (21057): Implemented 18495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 18363 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Mon Oct 17 11:37:18 2022
    Info: Elapsed time: 00:02:32
    Info: Total CPU time (on all processors): 00:02:00


