<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>3.300</TargetClockPeriod>
  <AchievedClockPeriod>4.739</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.739</CP_FINAL>
  <CP_ROUTE>4.739</CP_ROUTE>
  <CP_SYNTH>5.694</CP_SYNTH>
  <CP_TARGET>3.300</CP_TARGET>
  <SLACK_FINAL>-1.439</SLACK_FINAL>
  <SLACK_ROUTE>-1.439</SLACK_ROUTE>
  <SLACK_SYNTH>-2.394</SLACK_SYNTH>
  <TIMING_MET>FALSE</TIMING_MET>
  <TNS_FINAL>-1665.692</TNS_FINAL>
  <TNS_ROUTE>-1665.692</TNS_ROUTE>
  <TNS_SYNTH>-1580.240</TNS_SYNTH>
  <WNS_FINAL>-1.439</WNS_FINAL>
  <WNS_ROUTE>-1.439</WNS_ROUTE>
  <WNS_SYNTH>-2.394</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>8</BRAM>
    <CLB>0</CLB>
    <DSP>15</DSP>
    <FF>9123</FF>
    <LATCH>0</LATCH>
    <LUT>6193</LUT>
    <SLICE>2836</SLICE>
    <SRL>599</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="Filter2d_accel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="22">Array2xfMat_8_0_128_128_1_2_U0 Block_entry1_proc_U0 control_r_s_axi_U control_s_axi_U conv_out_c11_U conv_out_c_U filter2D_0_3_3_0_0_128_128_1_2_2_U0 gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U imgInput_cols_c13_channel_U imgInput_cols_c_U imgInput_data_U imgInput_rows_c12_channel_U imgInput_rows_c_U imgOutput_cols_channel_U imgOutput_data_U imgOutput_rows_channel_U maxpool_out_c_U pool_gpt_U0 xfMat2Array_8_0_128_128_1_2_1_U0</SubModules>
    <Resources BRAM="8" DSP="15" FF="9123" LUT="6193" LogicLUT="5594" RAMB18="8" SRL="599"/>
    <LocalResources FF="9" LUT="3" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s">
    <SubModules count="1">grp_Axi2Mat_fu_84</SubModules>
    <Resources DSP="4" FF="936" LUT="628" LogicLUT="595" SRL="33"/>
    <LocalResources FF="6" LUT="27" LogicLUT="27"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84" DEPTH="2" FILE_NAME="Filter2d_accel_Array2xfMat_8_0_128_128_1_2_s.v" ORIG_REF_NAME="Filter2d_accel_Axi2Mat">
    <SubModules count="6">Axi2AxiStream_U0 AxiStream2Mat_U0 cols_c_U ldata_U rows_c_U start_for_AxiStream2Mat_U0_U</SubModules>
    <Resources DSP="4" FF="930" LUT="601" LogicLUT="568" SRL="33"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/Axi2AxiStream_U0" DEPTH="3" FILE_NAME="Filter2d_accel_Axi2Mat.v" ORIG_REF_NAME="Filter2d_accel_Axi2AxiStream">
    <SubModules count="1">grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108</SubModules>
    <Resources DSP="1" FF="58" LUT="55" LogicLUT="55"/>
    <LocalResources DSP="1" FF="15" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/Axi2AxiStream_U0/grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108" DEPTH="4" FILE_NAME="Filter2d_accel_Axi2AxiStream.v" ORIG_REF_NAME="Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="43" LUT="39" LogicLUT="39"/>
    <LocalResources FF="26" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/Axi2AxiStream_U0/grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108/flow_control_loop_pipe_sequential_init_U" BINDMODULE="Filter2d_accel_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="Filter2d_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v" ORIG_REF_NAME="Filter2d_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="17" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0" DEPTH="3" FILE_NAME="Filter2d_accel_Axi2Mat.v" ORIG_REF_NAME="Filter2d_accel_AxiStream2Mat">
    <SubModules count="5">AxiStream2MatStream_2_U0 cols_c_U last_blk_pxl_width_U0 last_blk_width_channel_U rows_c_U</SubModules>
    <Resources DSP="3" FF="709" LUT="464" LogicLUT="431" SRL="33"/>
    <LocalResources FF="2"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0" DEPTH="4" FILE_NAME="Filter2d_accel_AxiStream2Mat.v" ORIG_REF_NAME="Filter2d_accel_AxiStream2MatStream_2_s">
    <SubModules count="2">grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 mul_32s_32s_32_5_1_U39</SubModules>
    <Resources DSP="3" FF="688" LUT="415" LogicLUT="414" SRL="1"/>
    <LocalResources FF="124" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58" DEPTH="5" FILE_NAME="Filter2d_accel_AxiStream2MatStream_2_s.v" ORIG_REF_NAME="Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow">
    <SubModules count="4">flow_control_loop_pipe_sequential_init_U lshr_8ns_3ns_8_2_1_U25 lshr_8ns_3ns_8_2_1_U27 shl_8ns_3ns_8_2_1_U26</SubModules>
    <Resources FF="530" LUT="377" LogicLUT="376" SRL="1"/>
    <LocalResources FF="498" LUT="324" LogicLUT="323" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/flow_control_loop_pipe_sequential_init_U" BINDMODULE="Filter2d_accel_flow_control_loop_pipe_sequential_init" DEPTH="6" FILE_NAME="Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v" ORIG_REF_NAME="Filter2d_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/lshr_8ns_3ns_8_2_1_U25" BINDMODULE="Filter2d_accel_lshr_8ns_3ns_8_2_1" DEPTH="6" FILE_NAME="Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v" ORIG_REF_NAME="Filter2d_accel_lshr_8ns_3ns_8_2_1">
    <Resources FF="10" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/lshr_8ns_3ns_8_2_1_U27" BINDMODULE="Filter2d_accel_lshr_8ns_3ns_8_2_1" DEPTH="6" FILE_NAME="Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v" ORIG_REF_NAME="Filter2d_accel_lshr_8ns_3ns_8_2_1">
    <Resources FF="10" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/shl_8ns_3ns_8_2_1_U26" BINDMODULE="Filter2d_accel_shl_8ns_3ns_8_2_1" DEPTH="6" FILE_NAME="Filter2d_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v" ORIG_REF_NAME="Filter2d_accel_shl_8ns_3ns_8_2_1">
    <Resources FF="10" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_5_1_U39" BINDMODULE="Filter2d_accel_mul_32s_32s_32_5_1" DEPTH="5" FILE_NAME="Filter2d_accel_AxiStream2MatStream_2_s.v" ORIG_REF_NAME="Filter2d_accel_mul_32s_32s_32_5_1">
    <Resources DSP="3" FF="34" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U" BINDMODULE="Filter2d_accel_fifo_w32_d3_S" DEPTH="4" FILE_NAME="Filter2d_accel_AxiStream2Mat.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d3_S">
    <Resources FF="5" LUT="20" LogicLUT="4" SRL="16"/>
    <LocalResources FF="5" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/last_blk_pxl_width_U0" DEPTH="4" FILE_NAME="Filter2d_accel_AxiStream2Mat.v" ORIG_REF_NAME="Filter2d_accel_last_blk_pxl_width">
    <Resources FF="2" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/last_blk_width_channel_U" BINDMODULE="Filter2d_accel_fifo_w4_d2_S" DEPTH="4" FILE_NAME="Filter2d_accel_AxiStream2Mat.v" ORIG_REF_NAME="Filter2d_accel_fifo_w4_d2_S">
    <Resources FF="7" LUT="4" LogicLUT="4"/>
    <LocalResources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U" BINDMODULE="Filter2d_accel_fifo_w32_d3_S" DEPTH="4" FILE_NAME="Filter2d_accel_AxiStream2Mat.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d3_S">
    <Resources FF="5" LUT="23" LogicLUT="7" SRL="16"/>
    <LocalResources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/cols_c_U" BINDMODULE="Filter2d_accel_fifo_w32_d2_S" DEPTH="3" FILE_NAME="Filter2d_accel_Axi2Mat.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d2_S">
    <Resources FF="69" LUT="35" LogicLUT="35"/>
    <LocalResources FF="5" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/ldata_U" BINDMODULE="Filter2d_accel_fifo_w8_d2_S" DEPTH="3" FILE_NAME="Filter2d_accel_Axi2Mat.v" ORIG_REF_NAME="Filter2d_accel_fifo_w8_d2_S">
    <Resources FF="21" LUT="9" LogicLUT="9"/>
    <LocalResources FF="5" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/rows_c_U" BINDMODULE="Filter2d_accel_fifo_w32_d2_S" DEPTH="3" FILE_NAME="Filter2d_accel_Axi2Mat.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d2_S">
    <Resources FF="69" LUT="35" LogicLUT="35"/>
    <LocalResources FF="5" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/start_for_AxiStream2Mat_U0_U" BINDMODULE="Filter2d_accel_start_for_AxiStream2Mat_U0" DEPTH="3" FILE_NAME="Filter2d_accel_Axi2Mat.v" ORIG_REF_NAME="Filter2d_accel_start_for_AxiStream2Mat_U0">
    <Resources FF="4" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/Block_entry1_proc_U0" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_Block_entry1_proc">
    <Resources FF="65" LUT="47" LogicLUT="47"/>
  </RtlModule>
  <RtlModule CELL="inst/control_r_s_axi_U" BINDMODULE="Filter2d_accel_control_r_s_axi" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_control_r_s_axi">
    <Resources FF="299" LUT="433" LogicLUT="433"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="Filter2d_accel_control_s_axi" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_control_s_axi">
    <Resources FF="127" LUT="108" LogicLUT="108"/>
  </RtlModule>
  <RtlModule CELL="inst/conv_out_c11_U" BINDMODULE="Filter2d_accel_fifo_w64_d5_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w64_d5_S">
    <Resources FF="6" LUT="43" LogicLUT="11" SRL="32"/>
    <LocalResources FF="6" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/conv_out_c_U" BINDMODULE="Filter2d_accel_fifo_w64_d2_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w64_d2_S">
    <Resources FF="125" LUT="70" LogicLUT="70"/>
    <LocalResources FF="5" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s">
    <SubModules count="2">grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129 grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145</SubModules>
    <Resources BRAM="3" DSP="9" FF="1406" LUT="603" LogicLUT="530" RAMB18="3" SRL="73"/>
    <LocalResources FF="46" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129" DEPTH="2" FILE_NAME="Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s.v" ORIG_REF_NAME="Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="161" LUT="31" LogicLUT="31"/>
    <LocalResources FF="159" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2_fu_129/flow_control_loop_pipe_sequential_init_U" BINDMODULE="Filter2d_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="Filter2d_accel_filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2.v" ORIG_REF_NAME="Filter2d_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145" DEPTH="2" FILE_NAME="Filter2d_accel_filter2D_0_3_3_0_0_128_128_1_2_2_s.v" ORIG_REF_NAME="Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s">
    <SubModules count="1">grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196</SubModules>
    <Resources BRAM="3" DSP="9" FF="1199" LUT="565" LogicLUT="492" RAMB18="3" SRL="73"/>
    <LocalResources FF="240" LUT="170" LogicLUT="170"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196" DEPTH="3" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP">
    <SubModules count="8">flow_control_loop_pipe_sequential_init_U grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377 k_buf_1_U k_buf_2_U k_buf_U sparsemux_7_2_8_1_1_U115 sparsemux_7_2_8_1_1_U116 sparsemux_7_2_8_1_1_U117</SubModules>
    <Resources BRAM="3" DSP="9" FF="959" LUT="395" LogicLUT="322" RAMB18="3" SRL="73"/>
    <LocalResources FF="276" LUT="55" LogicLUT="26" SRL="29"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/flow_control_loop_pipe_sequential_init_U" BINDMODULE="Filter2d_accel_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="92" LogicLUT="92"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s">
    <SubModules count="10">ashr_32s_8ns_32_7_0_U83 mac_muladd_16s_8ns_24s_25_4_0_U84 mac_muladd_16s_8ns_24s_25_4_0_U85 mac_muladd_16s_8ns_24s_25_4_0_U86 mac_muladd_16s_8ns_25s_26_4_0_U87 mac_muladd_16s_8ns_26s_27_4_0_U88 mac_muladd_16s_8ns_27s_28_4_0_U89 mul_16s_8ns_24_4_0_U80 mul_16s_8ns_24_4_0_U81 mul_16s_8ns_24_4_0_U82</SubModules>
    <Resources DSP="9" FF="681" LUT="202" LogicLUT="158" SRL="44"/>
    <LocalResources FF="490" LUT="121" LogicLUT="77" SRL="44"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/ashr_32s_8ns_32_7_0_U83" BINDMODULE="Filter2d_accel_ashr_32s_8ns_32_7_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_ashr_32s_8ns_32_7_0">
    <Resources FF="191" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U84" BINDMODULE="Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U85" BINDMODULE="Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_24s_25_4_0_U86" BINDMODULE="Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_25s_26_4_0_U87" BINDMODULE="Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_26s_27_4_0_U88" BINDMODULE="Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mac_muladd_16s_8ns_27s_28_4_0_U89" BINDMODULE="Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U80" BINDMODULE="Filter2d_accel_mul_16s_8ns_24_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mul_16s_8ns_24_4_0">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U81" BINDMODULE="Filter2d_accel_mul_16s_8ns_24_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mul_16s_8ns_24_4_0">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_0_0_3_3_1_s_fu_377/mul_16s_8ns_24_4_0_U82" BINDMODULE="Filter2d_accel_mul_16s_8ns_24_4_0" DEPTH="5" FILE_NAME="Filter2d_accel_xFApplyFilter2D_0_0_3_3_1_s.v" ORIG_REF_NAME="Filter2d_accel_mul_16s_8ns_24_4_0">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U" BINDMODULE="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W">
    <Resources BRAM="1" LUT="5" LogicLUT="5" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U" BINDMODULE="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W">
    <Resources BRAM="1" LUT="14" LogicLUT="14" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U" BINDMODULE="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W">
    <Resources BRAM="1" LUT="3" LogicLUT="3" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/sparsemux_7_2_8_1_1_U115" BINDMODULE="Filter2d_accel_sparsemux_7_2_8_1_1" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_sparsemux_7_2_8_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/sparsemux_7_2_8_1_1_U116" BINDMODULE="Filter2d_accel_sparsemux_7_2_8_1_1" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_sparsemux_7_2_8_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/filter2D_0_3_3_0_0_128_128_1_2_2_U0/grp_xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s_fu_145/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/sparsemux_7_2_8_1_1_U117" BINDMODULE="Filter2d_accel_sparsemux_7_2_8_1_1" DEPTH="4" FILE_NAME="Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP.v" ORIG_REF_NAME="Filter2d_accel_sparsemux_7_2_8_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem0_m_axi_U" BINDMODULE="Filter2d_accel_gmem0_m_axi" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_gmem0_m_axi">
    <Resources BRAM="1" FF="854" LUT="631" LogicLUT="587" RAMB18="1" SRL="44"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem1_m_axi_U" BINDMODULE="Filter2d_accel_gmem1_m_axi" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_gmem1_m_axi">
    <Resources BRAM="1" FF="798" LUT="548" LogicLUT="512" RAMB18="1" SRL="36"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem2_m_axi_U" BINDMODULE="Filter2d_accel_gmem2_m_axi" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_gmem2_m_axi">
    <Resources BRAM="2" FF="1980" LUT="1395" LogicLUT="1240" RAMB18="2" SRL="155"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem3_m_axi_U" BINDMODULE="Filter2d_accel_gmem3_m_axi" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_gmem3_m_axi">
    <Resources BRAM="1" FF="1147" LUT="789" LogicLUT="678" RAMB18="1" SRL="111"/>
  </RtlModule>
  <RtlModule CELL="inst/imgInput_cols_c13_channel_U" BINDMODULE="Filter2d_accel_fifo_w32_d2_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d2_S_x">
    <Resources FF="69" LUT="45" LogicLUT="45"/>
    <LocalResources FF="5" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/imgInput_cols_c_U" BINDMODULE="Filter2d_accel_fifo_w32_d2_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d2_S_x">
    <Resources FF="37" LUT="21" LogicLUT="21"/>
    <LocalResources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/imgInput_data_U" BINDMODULE="Filter2d_accel_fifo_w8_d2_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w8_d2_S_x0">
    <Resources FF="21" LUT="12" LogicLUT="12"/>
    <LocalResources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/imgInput_rows_c12_channel_U" BINDMODULE="Filter2d_accel_fifo_w32_d2_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d2_S_x">
    <Resources FF="69" LUT="38" LogicLUT="38"/>
    <LocalResources FF="5" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/imgInput_rows_c_U" BINDMODULE="Filter2d_accel_fifo_w32_d2_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d2_S_x">
    <Resources FF="37" LUT="21" LogicLUT="21"/>
    <LocalResources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/imgOutput_cols_channel_U" BINDMODULE="Filter2d_accel_fifo_w32_d4_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d4_S">
    <Resources FF="5" LUT="24" LogicLUT="8" SRL="16"/>
    <LocalResources FF="5" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/imgOutput_data_U" BINDMODULE="Filter2d_accel_fifo_w8_d2_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w8_d2_S_x0">
    <Resources FF="21" LUT="13" LogicLUT="13"/>
    <LocalResources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/imgOutput_rows_channel_U" BINDMODULE="Filter2d_accel_fifo_w32_d4_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d4_S">
    <Resources FF="5" LUT="18" LogicLUT="10" SRL="8"/>
    <LocalResources FF="5" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/maxpool_out_c_U" BINDMODULE="Filter2d_accel_fifo_w64_d6_S" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_fifo_w64_d6_S">
    <Resources FF="6" LUT="42" LogicLUT="10" SRL="32"/>
    <LocalResources FF="6" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/pool_gpt_U0" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_pool_gpt">
    <SubModules count="1">grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66</SubModules>
    <Resources FF="489" LUT="213" LogicLUT="213"/>
    <LocalResources FF="139" LUT="42" LogicLUT="42"/>
  </RtlModule>
  <RtlModule CELL="inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66" DEPTH="2" FILE_NAME="Filter2d_accel_pool_gpt.v" ORIG_REF_NAME="Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2">
    <SubModules count="3">add_64ns_64ns_64_2_1_U237 add_64ns_64ns_64_2_1_U238 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="350" LUT="171" LogicLUT="171"/>
    <LocalResources FF="250" LUT="113" LogicLUT="113"/>
  </RtlModule>
  <RtlModule CELL="inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/add_64ns_64ns_64_2_1_U237" BINDMODULE="Filter2d_accel_add_64ns_64ns_64_2_1" DEPTH="3" FILE_NAME="Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.v" ORIG_REF_NAME="Filter2d_accel_add_64ns_64ns_64_2_1">
    <Resources FF="65" LUT="15" LogicLUT="15"/>
    <LocalResources FF="65" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/add_64ns_64ns_64_2_1_U238" BINDMODULE="Filter2d_accel_add_64ns_64ns_64_2_1" DEPTH="3" FILE_NAME="Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.v" ORIG_REF_NAME="Filter2d_accel_add_64ns_64ns_64_2_1">
    <Resources FF="33" LUT="13" LogicLUT="13"/>
    <LocalResources FF="33"/>
  </RtlModule>
  <RtlModule CELL="inst/pool_gpt_U0/grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66/flow_control_loop_pipe_sequential_init_U" BINDMODULE="Filter2d_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="Filter2d_accel_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.v" ORIG_REF_NAME="Filter2d_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0" DEPTH="1" FILE_NAME="Filter2d_accel.v" ORIG_REF_NAME="Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s">
    <SubModules count="1">grp_Mat2Axi_fu_74</SubModules>
    <Resources DSP="2" FF="612" LUT="455" LogicLUT="399" SRL="56"/>
    <LocalResources FF="30" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74" DEPTH="2" FILE_NAME="Filter2d_accel_xfMat2Array_8_0_128_128_1_2_1_s.v" ORIG_REF_NAME="Filter2d_accel_Mat2Axi">
    <SubModules count="8">AxiStream2Axi_U0 Mat2AxiStream_U0 Mat2Axi_Block_entry24_proc_U0 addrbound_U0 axibound_U dout_c_U ldata_U p_channel_U</SubModules>
    <Resources DSP="2" FF="582" LUT="452" LogicLUT="396" SRL="56"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/AxiStream2Axi_U0" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_AxiStream2Axi">
    <SubModules count="1">grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67</SubModules>
    <Resources FF="118" LUT="92" LogicLUT="92"/>
    <LocalResources FF="75" LUT="49" LogicLUT="49"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/AxiStream2Axi_U0/grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67" DEPTH="4" FILE_NAME="Filter2d_accel_AxiStream2Axi.v" ORIG_REF_NAME="Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="43" LUT="43" LogicLUT="43"/>
    <LocalResources FF="41" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/AxiStream2Axi_U0/grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/flow_control_loop_pipe_sequential_init_U" BINDMODULE="Filter2d_accel_flow_control_loop_pipe_sequential_init" DEPTH="5" FILE_NAME="Filter2d_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v" ORIG_REF_NAME="Filter2d_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_Mat2AxiStream">
    <SubModules count="5">MatStream2AxiStream_2_U0 cols_c_U last_blk_pxl_width_1_U0 last_blk_width_channel_U rows_c_U</SubModules>
    <Resources DSP="1" FF="328" LUT="228" LogicLUT="204" SRL="24"/>
    <LocalResources FF="2"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0" DEPTH="4" FILE_NAME="Filter2d_accel_Mat2AxiStream.v" ORIG_REF_NAME="Filter2d_accel_MatStream2AxiStream_2_s">
    <SubModules count="2">grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 mul_16ns_16ns_32_4_1_U200</SubModules>
    <Resources DSP="1" FF="307" LUT="168" LogicLUT="168"/>
    <LocalResources FF="105" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79" DEPTH="5" FILE_NAME="Filter2d_accel_MatStream2AxiStream_2_s.v" ORIG_REF_NAME="Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U lshr_8ns_8ns_8_2_1_U188 shl_8ns_4ns_8_2_1_U186</SubModules>
    <Resources FF="202" LUT="133" LogicLUT="133"/>
    <LocalResources FF="183" LUT="118" LogicLUT="118"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U" BINDMODULE="Filter2d_accel_flow_control_loop_pipe_sequential_init" DEPTH="6" FILE_NAME="Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v" ORIG_REF_NAME="Filter2d_accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/lshr_8ns_8ns_8_2_1_U188" BINDMODULE="Filter2d_accel_lshr_8ns_8ns_8_2_1" DEPTH="6" FILE_NAME="Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v" ORIG_REF_NAME="Filter2d_accel_lshr_8ns_8ns_8_2_1">
    <Resources FF="9" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/shl_8ns_4ns_8_2_1_U186" BINDMODULE="Filter2d_accel_shl_8ns_4ns_8_2_1" DEPTH="6" FILE_NAME="Filter2d_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v" ORIG_REF_NAME="Filter2d_accel_shl_8ns_4ns_8_2_1">
    <Resources FF="8" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_4_1_U200" BINDMODULE="Filter2d_accel_mul_16ns_16ns_32_4_1" DEPTH="5" FILE_NAME="Filter2d_accel_MatStream2AxiStream_2_s.v" ORIG_REF_NAME="Filter2d_accel_mul_16ns_16ns_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/cols_c_U" BINDMODULE="Filter2d_accel_fifo_w32_d3_S" DEPTH="4" FILE_NAME="Filter2d_accel_Mat2AxiStream.v" ORIG_REF_NAME="Filter2d_accel_fifo_w32_d3_S_x">
    <Resources FF="5" LUT="28" LogicLUT="12" SRL="16"/>
    <LocalResources FF="5" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/last_blk_pxl_width_1_U0" DEPTH="4" FILE_NAME="Filter2d_accel_Mat2AxiStream.v" ORIG_REF_NAME="Filter2d_accel_last_blk_pxl_width_1">
    <Resources FF="2" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/last_blk_width_channel_U" BINDMODULE="Filter2d_accel_fifo_w4_d2_S" DEPTH="4" FILE_NAME="Filter2d_accel_Mat2AxiStream.v" ORIG_REF_NAME="Filter2d_accel_fifo_w4_d2_S_x">
    <Resources FF="7" LUT="6" LogicLUT="6"/>
    <LocalResources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2AxiStream_U0/rows_c_U" BINDMODULE="Filter2d_accel_fifo_w16_d3_S" DEPTH="4" FILE_NAME="Filter2d_accel_Mat2AxiStream.v" ORIG_REF_NAME="Filter2d_accel_fifo_w16_d3_S">
    <Resources FF="5" LUT="21" LogicLUT="13" SRL="8"/>
    <LocalResources FF="5" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/Mat2Axi_Block_entry24_proc_U0" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_Mat2Axi_Block_entry24_proc">
    <Resources FF="16" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/addrbound_U0" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_addrbound">
    <Resources DSP="1" FF="21" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/axibound_U" BINDMODULE="Filter2d_accel_fifo_w15_d2_S" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_fifo_w15_d2_S">
    <Resources FF="35" LUT="38" LogicLUT="38"/>
    <LocalResources FF="5" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/dout_c_U" BINDMODULE="Filter2d_accel_fifo_w64_d4_S" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_fifo_w64_d4_S">
    <Resources FF="5" LUT="42" LogicLUT="10" SRL="32"/>
    <LocalResources FF="5" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/ldata_U" BINDMODULE="Filter2d_accel_fifo_w8_d2_S" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_fifo_w8_d2_S_x">
    <Resources FF="21" LUT="13" LogicLUT="13"/>
    <LocalResources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/xfMat2Array_8_0_128_128_1_2_1_U0/grp_Mat2Axi_fu_74/p_channel_U" BINDMODULE="Filter2d_accel_fifo_w15_d2_S" DEPTH="3" FILE_NAME="Filter2d_accel_Mat2Axi.v" ORIG_REF_NAME="Filter2d_accel_fifo_w15_d2_S">
    <Resources FF="35" LUT="22" LogicLUT="22"/>
    <LocalResources FF="5" LUT="6" LogicLUT="6"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.241" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.232" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.439" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.241" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.232" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.439" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.246" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.237" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.372" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.246" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.237" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.372" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]_replica" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.246" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.237" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.372" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.246" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.237" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.372" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.241" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.232" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.368" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.241" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.232" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.368" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.241" DATAPATH_LOGIC_DELAY="1.009" DATAPATH_NET_DELAY="3.232" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/R" LOGIC_LEVELS="6" MAX_FANOUT="31" SLACK="-1.368" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.419" DATAPATH_LOGIC_DELAY="1.114" DATAPATH_NET_DELAY="3.305" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]/CE" LOGIC_LEVELS="7" MAX_FANOUT="31" SLACK="-1.361" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_5__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_2__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="606"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1088"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/Filter2d_accel_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/Filter2d_accel_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/Filter2d_accel_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/Filter2d_accel_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/Filter2d_accel_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/Filter2d_accel_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/Filter2d_accel_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
