# RISCV_SCP

**This is a work in progress.**

## About
Implementation of 32-bit RISC-V Single Cycle Processor per Harris and Harris. 

## Future Goals
* Complete testbenches for SCP
* Verify against a golden model (riscv-formal/spike)