-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a_e
--
-- Generated
--  by:  wig
--  on:  Wed Jun  7 17:05:33 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta -bak ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-rtl-a.vhd,v 1.2 2006/06/22 07:19:59 wig Exp $
-- $Date: 2006/06/22 07:19:59 $
-- $Log: inst_a_e-rtl-a.vhd,v $
-- Revision 1.2  2006/06/22 07:19:59  wig
-- Updated testcases and extended MixTest.pl to also verify number of created files.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.89 2006/05/23 06:48:05 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.45 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a_e
--
architecture rtl of inst_a_e is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component ent_aa
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_aa
			port_1	: out	std_ulogic;	-- Use internally test1
			port_2	: out	std_ulogic; 	-- Bus with hole in the middle __I_AUTO_REDUCED_BUS2SIGNAL
			port_3	: out	std_ulogic; 	-- Bus combining o.k. __I_AUTO_REDUCED_BUS2SIGNAL
			port_o	: out	std_ulogic_vector(10 downto 3);
			port_o02	: out	std_ulogic_vector(10 downto 0)
		-- End of Generated Port for Entity ent_aa
		);
	end component;
	-- ---------

	component ent_ab
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_ab
			port_2	: out	std_ulogic; 	-- Bus with hole in the middle __I_AUTO_REDUCED_BUS2SIGNAL
			port_3	: out	std_ulogic; 	-- Bus combining o.k. __I_AUTO_REDUCED_BUS2SIGNAL
			port_ab_1	: in	std_ulogic;	-- Use internally test1
			port_i	: in	std_ulogic_vector(10 downto 3);
			port_i02	: in	std_ulogic_vector(10 downto 1)
		-- End of Generated Port for Entity ent_ab
		);
	end component;
	-- ---------

	component ent_ac
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_ac
			port_2	: out	std_ulogic; 	-- Bus with hole in the middle __I_AUTO_REDUCED_BUS2SIGNAL
			port_3	: out	std_ulogic 	-- Bus combining o.k. __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity ent_ac
		);
	end component;
	-- ---------

	component ent_ad
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_ad
			port_2	: out	std_ulogic; 	-- Bus with hole in the middle __I_AUTO_REDUCED_BUS2SIGNAL
			port_3	: out	std_ulogic 	-- Bus combining o.k. __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity ent_ad
		);
	end component;
	-- ---------

	component ent_ae
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_ae
			port_2	: in	std_ulogic_vector(4 downto 0);	-- Bus with hole in the middle
			port_3	: in	std_ulogic_vector(3 downto 0)	-- Bus combining o.k.
		-- End of Generated Port for Entity ent_ae
		);
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	s_port_offset_01	: std_ulogic_vector(7 downto 0); 
		signal	s_port_offset_02	: std_ulogic_vector(7 downto 0); 
		signal	s_port_offset_02b	: std_ulogic_vector(1 downto 0); 
		signal	test1	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	test2	: std_ulogic_vector(4 downto 0); 
		signal	test3	: std_ulogic_vector(3 downto 0); 
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--
		p_mix_test1_go	<=	test1;  -- __I_O_BIT_PORT


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for inst_aa
		inst_aa: ent_aa
		port map (
			port_1 => test1,	-- Use internally test1
			port_2 => test2(0),	-- Bus with hole in the middleNeeds input to be happy
			port_3 => test3(0),	-- Bus combining o.k.
			port_o => s_port_offset_01,
			port_o02(1 downto 0)  => s_port_offset_02b, -- __W_PORT
			port_o02(10 downto 3)  => s_port_offset_02 -- __W_PORT
		);

		-- End of Generated Instance Port Map for inst_aa

		-- Generated Instance Port Map for inst_ab
		inst_ab: ent_ab
		port map (

			port_2 => test2(1),	-- Bus with hole in the middleNeeds input to be happy
			port_3 => test3(1),	-- Bus combining o.k.
			port_ab_1 => test1,	-- Use internally test1
			port_i => s_port_offset_01,
			port_i02(10 downto 3)  => s_port_offset_02, -- __W_PORT
			port_i02(2 downto 1)  => s_port_offset_02b -- __W_PORT
		);

		-- End of Generated Instance Port Map for inst_ab

		-- Generated Instance Port Map for inst_ac
		inst_ac: ent_ac
		port map (
			port_2 => test2(3),	-- Bus with hole in the middleNeeds input to be happy
			port_3 => test3(2)	-- Bus combining o.k.
		);

		-- End of Generated Instance Port Map for inst_ac

		-- Generated Instance Port Map for inst_ad
		inst_ad: ent_ad
		port map (
			port_2 => test2(4),	-- Bus with hole in the middleNeeds input to be happy
			port_3 => test3(3)	-- Bus combining o.k.
		);

		-- End of Generated Instance Port Map for inst_ad

		-- Generated Instance Port Map for inst_ae
		inst_ae: ent_ae
		port map (
			port_2 => test2,	-- Bus with hole in the middleNeeds input to be happy
			port_3 => test3	-- Bus combining o.k.
		);

		-- End of Generated Instance Port Map for inst_ae



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
