Classic Timing Analyzer report for DE2_D5M
Mon Jul 13 12:57:10 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLOCK_50'
  8. Clock Setup: 'GPIO_1[0]'
  9. Clock Hold: 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
 10. Clock Hold: 'CLOCK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; Type                                                                                                   ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                           ; To                                                                                                                                                         ; From Clock                                                                              ; To Clock                                                                                ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                         ; -0.192 ns ; 1.000 ns                         ; 1.192 ns                         ; DRAM_DQ[2]                                                                                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2]                                                                                                           ; --                                                                                      ; CLOCK_50                                                                                ; 15           ;
; Worst-case tco                                                                                         ; -7.342 ns ; 1.000 ns                         ; 8.342 ns                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                ; DRAM_DQ[5]                                                                                                                                                 ; CLOCK_50                                                                                ; --                                                                                      ; 128          ;
; Worst-case tpd                                                                                         ; N/A       ; None                             ; 13.503 ns                        ; SW[17]                                                                                                                                         ; VGA_B[5]                                                                                                                                                   ; --                                                                                      ; --                                                                                      ; 0            ;
; Worst-case th                                                                                          ; N/A       ; None                             ; 3.191 ns                         ; SW[7]                                                                                                                                          ; red_boundary:inst5|inst9                                                                                                                                   ; --                                                                                      ; CLOCK_50                                                                                ; 0            ;
; Clock Setup: 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0' ; -2.204 ns ; 208.33 MHz ( period = 4.800 ns ) ; 142.78 MHz ( period = 7.004 ns ) ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 3810         ;
; Clock Setup: 'CLOCK_50'                                                                                ; 2.856 ns  ; 41.67 MHz ( period = 24.000 ns ) ; 47.29 MHz ( period = 21.144 ns ) ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                       ; red_boundary:inst5|inst9                                                                                                                                   ; CLOCK_50                                                                                ; CLOCK_50                                                                                ; 0            ;
; Clock Setup: 'GPIO_1[0]'                                                                               ; N/A       ; None                             ; 53.82 MHz ( period = 18.580 ns ) ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]                                                                               ; GPIO_1[0]                                                                               ; 0            ;
; Clock Hold: 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 208.33 MHz ( period = 4.800 ns ) ; N/A                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw                                                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLOCK_50'                                                                                 ; 0.391 ns  ; 41.67 MHz ( period = 24.000 ns ) ; N/A                              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                         ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                     ; CLOCK_50                                                                                ; CLOCK_50                                                                                ; 0            ;
; Total number of failed paths                                                                           ;           ;                                  ;                                  ;                                                                                                                                                ;                                                                                                                                                            ;                                                                                         ;                                                                                         ; 3953         ;
+--------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ; dcfifo_21m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ; dcfifo_21m1 ;
; tsu Requirement                                                                                      ; 1 ns               ; DRAM_DQ         ; *                         ;             ;
; tco Requirement                                                                                      ; 1 ns               ; *               ; DRAM_DQ                   ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 208.33 MHz       ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 1                   ; -2.358 ns ;              ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 208.33 MHz       ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 1                   ; -0.558 ns ;              ;
; CLOCK_50                                                                                ;                    ; User Pin   ; 41.67 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[0]                                                                               ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                            ; To                                              ; From Clock                                                                              ; To Clock                                                                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.204 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.798 ns                ;
; -2.204 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.798 ns                ;
; -2.204 ns                               ; 142.78 MHz ( period = 7.004 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.798 ns                ;
; -2.051 ns                               ; 145.96 MHz ( period = 6.851 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.651 ns                ;
; -2.051 ns                               ; 145.96 MHz ( period = 6.851 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.651 ns                ;
; -2.051 ns                               ; 145.96 MHz ( period = 6.851 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.651 ns                ;
; -2.051 ns                               ; 145.96 MHz ( period = 6.851 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.651 ns                ;
; -2.049 ns                               ; 146.01 MHz ( period = 6.849 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.656 ns                ;
; -2.049 ns                               ; 146.01 MHz ( period = 6.849 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.656 ns                ;
; -2.049 ns                               ; 146.01 MHz ( period = 6.849 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.656 ns                ;
; -2.034 ns                               ; 146.33 MHz ( period = 6.834 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.615 ns                ;
; -2.033 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.627 ns                ;
; -2.033 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.627 ns                ;
; -2.033 ns                               ; 146.35 MHz ( period = 6.833 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.627 ns                ;
; -2.006 ns                               ; 146.93 MHz ( period = 6.806 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.610 ns                ;
; -2.006 ns                               ; 146.93 MHz ( period = 6.806 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.610 ns                ;
; -2.006 ns                               ; 146.93 MHz ( period = 6.806 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.610 ns                ;
; -2.000 ns                               ; 147.06 MHz ( period = 6.800 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.594 ns                ;
; -2.000 ns                               ; 147.06 MHz ( period = 6.800 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.594 ns                ;
; -2.000 ns                               ; 147.06 MHz ( period = 6.800 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.594 ns                ;
; -1.988 ns                               ; 147.32 MHz ( period = 6.788 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.562 ns                ;
; -1.974 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.548 ns                ;
; -1.974 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.568 ns                ;
; -1.974 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.568 ns                ;
; -1.974 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.568 ns                ;
; -1.956 ns                               ; 148.02 MHz ( period = 6.756 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.537 ns                ;
; -1.952 ns                               ; 148.10 MHz ( period = 6.752 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.538 ns                ;
; -1.946 ns                               ; 148.24 MHz ( period = 6.746 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.540 ns                ;
; -1.946 ns                               ; 148.24 MHz ( period = 6.746 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.540 ns                ;
; -1.946 ns                               ; 148.24 MHz ( period = 6.746 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.540 ns                ;
; -1.938 ns                               ; 148.41 MHz ( period = 6.738 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.524 ns                ;
; -1.924 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.505 ns                ;
; -1.911 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.492 ns                ;
; -1.908 ns                               ; 149.08 MHz ( period = 6.708 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.502 ns                ;
; -1.908 ns                               ; 149.08 MHz ( period = 6.708 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.502 ns                ;
; -1.908 ns                               ; 149.08 MHz ( period = 6.708 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.502 ns                ;
; -1.906 ns                               ; 149.12 MHz ( period = 6.706 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.484 ns                ;
; -1.885 ns                               ; 149.59 MHz ( period = 6.685 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.466 ns                ;
; -1.884 ns                               ; 149.61 MHz ( period = 6.684 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.458 ns                ;
; -1.884 ns                               ; 149.61 MHz ( period = 6.684 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.458 ns                ;
; -1.884 ns                               ; 149.61 MHz ( period = 6.684 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.458 ns                ;
; -1.880 ns                               ; 149.70 MHz ( period = 6.680 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.480 ns                ;
; -1.880 ns                               ; 149.70 MHz ( period = 6.680 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.480 ns                ;
; -1.880 ns                               ; 149.70 MHz ( period = 6.680 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.480 ns                ;
; -1.880 ns                               ; 149.70 MHz ( period = 6.680 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.480 ns                ;
; -1.878 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.452 ns                ;
; -1.878 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.485 ns                ;
; -1.878 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.485 ns                ;
; -1.878 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.485 ns                ;
; -1.865 ns                               ; 150.04 MHz ( period = 6.665 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.439 ns                ;
; -1.864 ns                               ; 150.06 MHz ( period = 6.664 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.438 ns                ;
; -1.864 ns                               ; 150.06 MHz ( period = 6.664 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.444 ns                ;
; -1.851 ns                               ; 150.35 MHz ( period = 6.651 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.425 ns                ;
; -1.849 ns                               ; 150.40 MHz ( period = 6.649 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.423 ns                ;
; -1.849 ns                               ; 150.40 MHz ( period = 6.649 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.423 ns                ;
; -1.849 ns                               ; 150.40 MHz ( period = 6.649 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.423 ns                ;
; -1.847 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.447 ns                ;
; -1.847 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.447 ns                ;
; -1.847 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.447 ns                ;
; -1.847 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.447 ns                ;
; -1.846 ns                               ; 150.47 MHz ( period = 6.646 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.427 ns                ;
; -1.845 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.452 ns                ;
; -1.845 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.452 ns                ;
; -1.845 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.452 ns                ;
; -1.842 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.420 ns                ;
; -1.839 ns                               ; 150.63 MHz ( period = 6.639 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.413 ns                ;
; -1.838 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.432 ns                ;
; -1.838 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.432 ns                ;
; -1.838 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.432 ns                ;
; -1.835 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.439 ns                ;
; -1.835 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.439 ns                ;
; -1.835 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.439 ns                ;
; -1.833 ns                               ; 150.76 MHz ( period = 6.633 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.414 ns                ;
; -1.830 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.416 ns                ;
; -1.825 ns                               ; 150.94 MHz ( period = 6.625 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.399 ns                ;
; -1.821 ns                               ; 151.03 MHz ( period = 6.621 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.421 ns                ;
; -1.821 ns                               ; 151.03 MHz ( period = 6.621 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.421 ns                ;
; -1.821 ns                               ; 151.03 MHz ( period = 6.621 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.421 ns                ;
; -1.821 ns                               ; 151.03 MHz ( period = 6.621 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.421 ns                ;
; -1.819 ns                               ; 151.08 MHz ( period = 6.619 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.426 ns                ;
; -1.819 ns                               ; 151.08 MHz ( period = 6.619 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.426 ns                ;
; -1.819 ns                               ; 151.08 MHz ( period = 6.619 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.426 ns                ;
; -1.818 ns                               ; 151.10 MHz ( period = 6.618 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.391 ns                ;
; -1.816 ns                               ; 151.15 MHz ( period = 6.616 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.402 ns                ;
; -1.814 ns                               ; 151.19 MHz ( period = 6.614 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.388 ns                ;
; -1.814 ns                               ; 151.19 MHz ( period = 6.614 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.388 ns                ;
; -1.814 ns                               ; 151.19 MHz ( period = 6.614 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.388 ns                ;
; -1.809 ns                               ; 151.31 MHz ( period = 6.609 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.390 ns                ;
; -1.809 ns                               ; 151.31 MHz ( period = 6.609 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.390 ns                ;
; -1.807 ns                               ; 151.35 MHz ( period = 6.607 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.388 ns                ;
; -1.805 ns                               ; 151.40 MHz ( period = 6.605 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.566 ns                  ; 6.371 ns                ;
; -1.805 ns                               ; 151.40 MHz ( period = 6.605 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.566 ns                  ; 6.371 ns                ;
; -1.805 ns                               ; 151.40 MHz ( period = 6.605 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.566 ns                  ; 6.371 ns                ;
; -1.804 ns                               ; 151.42 MHz ( period = 6.604 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.377 ns                ;
; -1.802 ns                               ; 151.47 MHz ( period = 6.602 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.406 ns                ;
; -1.802 ns                               ; 151.47 MHz ( period = 6.602 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.406 ns                ;
; -1.802 ns                               ; 151.47 MHz ( period = 6.602 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.406 ns                ;
; -1.796 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.374 ns                ;
; -1.795 ns                               ; 151.63 MHz ( period = 6.595 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[11]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.373 ns                ;
; -1.793 ns                               ; 151.68 MHz ( period = 6.593 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.393 ns                ;
; -1.793 ns                               ; 151.68 MHz ( period = 6.593 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.393 ns                ;
; -1.793 ns                               ; 151.68 MHz ( period = 6.593 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.393 ns                ;
; -1.793 ns                               ; 151.68 MHz ( period = 6.593 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.393 ns                ;
; -1.791 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.398 ns                ;
; -1.791 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.398 ns                ;
; -1.791 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.398 ns                ;
; -1.786 ns                               ; 151.84 MHz ( period = 6.586 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.366 ns                ;
; -1.783 ns                               ; 151.91 MHz ( period = 6.583 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.361 ns                ;
; -1.777 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.351 ns                ;
; -1.777 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.351 ns                ;
; -1.777 ns                               ; 152.05 MHz ( period = 6.577 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.351 ns                ;
; -1.776 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.380 ns                ;
; -1.776 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.380 ns                ;
; -1.776 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.380 ns                ;
; -1.772 ns                               ; 152.16 MHz ( period = 6.572 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.350 ns                ;
; -1.769 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.363 ns                ;
; -1.769 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.363 ns                ;
; -1.769 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.363 ns                ;
; -1.766 ns                               ; 152.30 MHz ( period = 6.566 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.352 ns                ;
; -1.764 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[8]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.368 ns                ;
; -1.764 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[10]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.368 ns                ;
; -1.764 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[11]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.368 ns                ;
; -1.763 ns                               ; 152.37 MHz ( period = 6.563 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.337 ns                ;
; -1.763 ns                               ; 152.37 MHz ( period = 6.563 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.337 ns                ;
; -1.759 ns                               ; 152.46 MHz ( period = 6.559 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[11]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.590 ns                  ; 6.349 ns                ;
; -1.757 ns                               ; 152.51 MHz ( period = 6.557 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.335 ns                ;
; -1.755 ns                               ; 152.56 MHz ( period = 6.555 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.355 ns                ;
; -1.755 ns                               ; 152.56 MHz ( period = 6.555 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.355 ns                ;
; -1.755 ns                               ; 152.56 MHz ( period = 6.555 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.355 ns                ;
; -1.755 ns                               ; 152.56 MHz ( period = 6.555 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.355 ns                ;
; -1.754 ns                               ; 152.58 MHz ( period = 6.554 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.582 ns                  ; 6.336 ns                ;
; -1.754 ns                               ; 152.58 MHz ( period = 6.554 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.582 ns                  ; 6.336 ns                ;
; -1.754 ns                               ; 152.58 MHz ( period = 6.554 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.582 ns                  ; 6.336 ns                ;
; -1.753 ns                               ; 152.60 MHz ( period = 6.553 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.360 ns                ;
; -1.753 ns                               ; 152.60 MHz ( period = 6.553 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.360 ns                ;
; -1.753 ns                               ; 152.60 MHz ( period = 6.553 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.607 ns                  ; 6.360 ns                ;
; -1.752 ns                               ; 152.63 MHz ( period = 6.552 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.338 ns                ;
; -1.749 ns                               ; 152.70 MHz ( period = 6.549 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.323 ns                ;
; -1.749 ns                               ; 152.70 MHz ( period = 6.549 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.323 ns                ;
; -1.748 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.352 ns                ;
; -1.748 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.352 ns                ;
; -1.748 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.352 ns                ;
; -1.747 ns                               ; 152.74 MHz ( period = 6.547 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.585 ns                  ; 6.332 ns                ;
; -1.740 ns                               ; 152.91 MHz ( period = 6.540 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[18]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.603 ns                  ; 6.343 ns                ;
; -1.740 ns                               ; 152.91 MHz ( period = 6.540 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[19]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.603 ns                  ; 6.343 ns                ;
; -1.740 ns                               ; 152.91 MHz ( period = 6.540 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.314 ns                ;
; -1.740 ns                               ; 152.91 MHz ( period = 6.540 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.314 ns                ;
; -1.740 ns                               ; 152.91 MHz ( period = 6.540 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.314 ns                ;
; -1.738 ns                               ; 152.95 MHz ( period = 6.538 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.319 ns                ;
; -1.736 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.577 ns                  ; 6.313 ns                ;
; -1.733 ns                               ; 153.07 MHz ( period = 6.533 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.585 ns                  ; 6.318 ns                ;
; -1.732 ns                               ; 153.09 MHz ( period = 6.532 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.310 ns                ;
; -1.731 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.311 ns                ;
; -1.731 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.311 ns                ;
; -1.731 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.311 ns                ;
; -1.731 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.311 ns                ;
; -1.731 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.312 ns                ;
; -1.731 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.312 ns                ;
; -1.730 ns                               ; 153.14 MHz ( period = 6.530 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.303 ns                ;
; -1.730 ns                               ; 153.14 MHz ( period = 6.530 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.303 ns                ;
; -1.730 ns                               ; 153.14 MHz ( period = 6.530 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.303 ns                ;
; -1.729 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.587 ns                  ; 6.316 ns                ;
; -1.729 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.587 ns                  ; 6.316 ns                ;
; -1.729 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.587 ns                  ; 6.316 ns                ;
; -1.724 ns                               ; 153.28 MHz ( period = 6.524 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.593 ns                  ; 6.317 ns                ;
; -1.721 ns                               ; 153.35 MHz ( period = 6.521 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.307 ns                ;
; -1.721 ns                               ; 153.35 MHz ( period = 6.521 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.315 ns                ;
; -1.721 ns                               ; 153.35 MHz ( period = 6.521 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.315 ns                ;
; -1.721 ns                               ; 153.35 MHz ( period = 6.521 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.594 ns                  ; 6.315 ns                ;
; -1.719 ns                               ; 153.40 MHz ( period = 6.519 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.297 ns                ;
; -1.715 ns                               ; 153.49 MHz ( period = 6.515 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[19]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.577 ns                  ; 6.292 ns                ;
; -1.710 ns                               ; 153.61 MHz ( period = 6.510 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.314 ns                ;
; -1.710 ns                               ; 153.61 MHz ( period = 6.510 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.314 ns                ;
; -1.710 ns                               ; 153.61 MHz ( period = 6.510 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.604 ns                  ; 6.314 ns                ;
; -1.707 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.586 ns                  ; 6.293 ns                ;
; -1.707 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.581 ns                  ; 6.288 ns                ;
; -1.700 ns                               ; 153.85 MHz ( period = 6.500 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.590 ns                  ; 6.290 ns                ;
; -1.696 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.276 ns                ;
; -1.696 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.276 ns                ;
; -1.696 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.276 ns                ;
; -1.696 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.580 ns                  ; 6.276 ns                ;
; -1.695 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.268 ns                ;
; -1.695 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.268 ns                ;
; -1.695 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.268 ns                ;
; -1.694 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[21]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.587 ns                  ; 6.281 ns                ;
; -1.694 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[20]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.587 ns                  ; 6.281 ns                ;
; -1.694 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[22]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.587 ns                  ; 6.281 ns                ;
; -1.693 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.271 ns                ;
; -1.692 ns                               ; 154.04 MHz ( period = 6.492 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.574 ns                  ; 6.266 ns                ;
; -1.689 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.262 ns                ;
; -1.689 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.262 ns                ;
; -1.689 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.573 ns                  ; 6.262 ns                ;
; -1.686 ns                               ; 154.18 MHz ( period = 6.486 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[15]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.584 ns                  ; 6.270 ns                ;
; -1.686 ns                               ; 154.18 MHz ( period = 6.486 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.584 ns                  ; 6.270 ns                ;
; -1.686 ns                               ; 154.18 MHz ( period = 6.486 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[17]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.584 ns                  ; 6.270 ns                ;
; -1.685 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[9]   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.285 ns                ;
; -1.685 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[11]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.578 ns                  ; 6.263 ns                ;
; -1.685 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[12]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.285 ns                ;
; -1.685 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[13]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.285 ns                ;
; -1.685 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[14]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 4.800 ns                    ; 4.600 ns                  ; 6.285 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                 ;                                                 ;                                                                                         ;                                                                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                           ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 2.856 ns                                ; 47.29 MHz ( period = 21.144 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.706 ns                 ; 20.850 ns               ;
; 2.952 ns                                ; 47.51 MHz ( period = 21.048 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.706 ns                 ; 20.754 ns               ;
; 3.230 ns                                ; 48.15 MHz ( period = 20.770 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[0]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.482 ns               ;
; 3.261 ns                                ; 48.22 MHz ( period = 20.739 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.451 ns               ;
; 3.331 ns                                ; 48.38 MHz ( period = 20.669 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.381 ns               ;
; 3.400 ns                                ; 48.54 MHz ( period = 20.600 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[2]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.312 ns               ;
; 3.426 ns                                ; 48.61 MHz ( period = 20.574 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[6]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.713 ns                 ; 20.287 ns               ;
; 3.510 ns                                ; 48.80 MHz ( period = 20.490 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[4]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.713 ns                 ; 20.203 ns               ;
; 3.582 ns                                ; 48.98 MHz ( period = 20.418 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.130 ns               ;
; 3.603 ns                                ; 49.03 MHz ( period = 20.397 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.109 ns               ;
; 3.614 ns                                ; 49.05 MHz ( period = 20.386 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.098 ns               ;
; 3.628 ns                                ; 49.09 MHz ( period = 20.372 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.706 ns                 ; 20.078 ns               ;
; 3.684 ns                                ; 49.22 MHz ( period = 20.316 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 20.028 ns               ;
; 3.708 ns                                ; 49.28 MHz ( period = 20.292 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[7]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.713 ns                 ; 20.005 ns               ;
; 3.791 ns                                ; 49.48 MHz ( period = 20.209 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 19.921 ns               ;
; 3.810 ns                                ; 49.53 MHz ( period = 20.190 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[8]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.713 ns                 ; 19.903 ns               ;
; 3.861 ns                                ; 49.65 MHz ( period = 20.139 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 19.851 ns               ;
; 3.905 ns                                ; 49.76 MHz ( period = 20.095 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[9]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.713 ns                 ; 19.808 ns               ;
; 3.941 ns                                ; 49.85 MHz ( period = 20.059 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 19.771 ns               ;
; 3.975 ns                                ; 49.94 MHz ( period = 20.025 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.712 ns                 ; 19.737 ns               ;
; 4.198 ns                                ; 50.50 MHz ( period = 19.802 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[1]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 19.510 ns               ;
; 4.235 ns                                ; 50.59 MHz ( period = 19.765 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[2]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 19.473 ns               ;
; 4.249 ns                                ; 50.63 MHz ( period = 19.751 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 19.459 ns               ;
; 4.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[3]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 19.405 ns               ;
; 4.451 ns                                ; 51.15 MHz ( period = 19.549 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[4]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 19.257 ns               ;
; 4.493 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 7.298 ns                ;
; 4.505 ns                                ; 51.30 MHz ( period = 19.495 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[6]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 19.203 ns               ;
; 4.521 ns                                ; 51.34 MHz ( period = 19.479 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.710 ns                 ; 19.189 ns               ;
; 4.521 ns                                ; 66.85 MHz ( period = 14.958 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 7.270 ns                ;
; 4.566 ns                                ; 67.26 MHz ( period = 14.868 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 7.223 ns                ;
; 4.636 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 7.155 ns                ;
; 4.669 ns                                ; 68.20 MHz ( period = 14.662 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 7.122 ns                ;
; 4.696 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 7.093 ns                ;
; 4.733 ns                                ; 51.90 MHz ( period = 19.267 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 18.975 ns               ;
; 4.760 ns                                ; 69.06 MHz ( period = 14.480 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 7.036 ns                ;
; 4.774 ns                                ; 52.01 MHz ( period = 19.226 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[5]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 18.934 ns               ;
; 4.823 ns                                ; 69.67 MHz ( period = 14.354 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.968 ns                ;
; 4.835 ns                                ; 69.78 MHz ( period = 14.330 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.964 ns                ;
; 4.849 ns                                ; 69.92 MHz ( period = 14.302 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.950 ns                ;
; 4.869 ns                                ; 70.12 MHz ( period = 14.262 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.927 ns                ;
; 4.886 ns                                ; 52.32 MHz ( period = 19.114 ns )                    ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[7]                                                                                                                                       ; red_boundary:inst5|inst9                 ; CLOCK_50   ; CLOCK_50 ; 24.000 ns                   ; 23.708 ns                 ; 18.822 ns               ;
; 4.910 ns                                ; 70.52 MHz ( period = 14.180 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.886 ns                ;
; 4.917 ns                                ; 70.59 MHz ( period = 14.166 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.874 ns                ;
; 4.945 ns                                ; 70.87 MHz ( period = 14.110 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.846 ns                ;
; 4.969 ns                                ; 71.11 MHz ( period = 14.062 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.830 ns                ;
; 4.990 ns                                ; 71.33 MHz ( period = 14.020 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.799 ns                ;
; 5.011 ns                                ; 71.54 MHz ( period = 13.978 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.785 ns                ;
; 5.033 ns                                ; 71.77 MHz ( period = 13.934 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.766 ns                ;
; 5.046 ns                                ; 71.90 MHz ( period = 13.908 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.743 ns                ;
; 5.051 ns                                ; 71.95 MHz ( period = 13.898 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 6.743 ns                ;
; 5.060 ns                                ; 72.05 MHz ( period = 13.880 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.731 ns                ;
; 5.093 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.698 ns                ;
; 5.120 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.669 ns                ;
; 5.128 ns                                ; 72.76 MHz ( period = 13.744 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.663 ns                ;
; 5.143 ns                                ; 72.92 MHz ( period = 13.714 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.646 ns                ;
; 5.156 ns                                ; 73.06 MHz ( period = 13.688 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.635 ns                ;
; 5.182 ns                                ; 73.34 MHz ( period = 13.636 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 6.611 ns                ;
; 5.184 ns                                ; 73.36 MHz ( period = 13.632 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.612 ns                ;
; 5.201 ns                                ; 73.54 MHz ( period = 13.598 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.588 ns                ;
; 5.222 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.569 ns                ;
; 5.228 ns                                ; 73.83 MHz ( period = 13.544 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 6.565 ns                ;
; 5.247 ns                                ; 74.04 MHz ( period = 13.506 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.544 ns                ;
; 5.250 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.541 ns                ;
; 5.259 ns                                ; 74.17 MHz ( period = 13.482 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.540 ns                ;
; 5.271 ns                                ; 74.31 MHz ( period = 13.458 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.520 ns                ;
; 5.273 ns                                ; 74.33 MHz ( period = 13.454 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.526 ns                ;
; 5.291 ns                                ; 74.53 MHz ( period = 13.418 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.500 ns                ;
; 5.293 ns                                ; 74.55 MHz ( period = 13.414 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.503 ns                ;
; 5.295 ns                                ; 74.57 MHz ( period = 13.410 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.494 ns                ;
; 5.299 ns                                ; 74.62 MHz ( period = 13.402 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 6.494 ns                ;
; 5.303 ns                                ; 74.66 MHz ( period = 13.394 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.493 ns                ;
; 5.304 ns                                ; 74.67 MHz ( period = 13.392 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.487 ns                ;
; 5.319 ns                                ; 74.84 MHz ( period = 13.362 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.472 ns                ;
; 5.328 ns                                ; 74.94 MHz ( period = 13.344 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 6.466 ns                ;
; 5.331 ns                                ; 74.97 MHz ( period = 13.338 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.458 ns                ;
; 5.334 ns                                ; 75.01 MHz ( period = 13.332 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.462 ns                ;
; 5.364 ns                                ; 75.35 MHz ( period = 13.272 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.425 ns                ;
; 5.364 ns                                ; 75.35 MHz ( period = 13.272 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 6.429 ns                ;
; 5.365 ns                                ; 75.36 MHz ( period = 13.270 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.426 ns                ;
; 5.366 ns                                ; 75.37 MHz ( period = 13.268 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.425 ns                ;
; 5.393 ns                                ; 75.68 MHz ( period = 13.214 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.406 ns                ;
; 5.394 ns                                ; 75.69 MHz ( period = 13.212 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.397 ns                ;
; 5.395 ns                                ; 75.70 MHz ( period = 13.210 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.401 ns                ;
; 5.398 ns                                ; 75.73 MHz ( period = 13.204 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.393 ns                ;
; 5.425 ns                                ; 76.05 MHz ( period = 13.150 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.364 ns                ;
; 5.434 ns                                ; 76.15 MHz ( period = 13.132 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.357 ns                ;
; 5.435 ns                                ; 76.16 MHz ( period = 13.130 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.361 ns                ;
; 5.439 ns                                ; 76.21 MHz ( period = 13.122 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.350 ns                ;
; 5.441 ns                                ; 76.23 MHz ( period = 13.118 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 6.353 ns                ;
; 5.457 ns                                ; 76.42 MHz ( period = 13.086 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.342 ns                ;
; 5.458 ns                                ; 76.43 MHz ( period = 13.084 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.333 ns                ;
; 5.466 ns                                ; 76.52 MHz ( period = 13.068 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 6.327 ns                ;
; 5.467 ns                                ; 76.53 MHz ( period = 13.066 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.324 ns                ;
; 5.470 ns                                ; 76.57 MHz ( period = 13.060 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.329 ns                ;
; 5.470 ns                                ; 76.57 MHz ( period = 13.060 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.319 ns                ;
; 5.484 ns                                ; 76.73 MHz ( period = 13.032 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.315 ns                ;
; 5.489 ns                                ; 76.79 MHz ( period = 13.022 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.307 ns                ;
; 5.494 ns                                ; 76.85 MHz ( period = 13.012 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.295 ns                ;
; 5.504 ns                                ; 76.97 MHz ( period = 12.992 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.292 ns                ;
; 5.509 ns                                ; 77.03 MHz ( period = 12.982 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.282 ns                ;
; 5.513 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 6.280 ns                ;
; 5.542 ns                                ; 77.42 MHz ( period = 12.916 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.249 ns                ;
; 5.545 ns                                ; 77.46 MHz ( period = 12.910 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.251 ns                ;
; 5.552 ns                                ; 77.54 MHz ( period = 12.896 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.239 ns                ;
; 5.558 ns                                ; 77.62 MHz ( period = 12.884 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.238 ns                ;
; 5.564 ns                                ; 77.69 MHz ( period = 12.872 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.235 ns                ;
; 5.567 ns                                ; 77.72 MHz ( period = 12.866 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.229 ns                ;
; 5.567 ns                                ; 77.72 MHz ( period = 12.866 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.222 ns                ;
; 5.569 ns                                ; 77.75 MHz ( period = 12.862 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.220 ns                ;
; 5.578 ns                                ; 77.86 MHz ( period = 12.844 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.221 ns                ;
; 5.584 ns                                ; 77.93 MHz ( period = 12.832 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 6.210 ns                ;
; 5.588 ns                                ; 77.98 MHz ( period = 12.824 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.201 ns                ;
; 5.598 ns                                ; 78.10 MHz ( period = 12.804 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.198 ns                ;
; 5.604 ns                                ; 78.17 MHz ( period = 12.792 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.195 ns                ;
; 5.621 ns                                ; 78.38 MHz ( period = 12.758 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.170 ns                ;
; 5.626 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 6.168 ns                ;
; 5.633 ns                                ; 78.53 MHz ( period = 12.734 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.163 ns                ;
; 5.633 ns                                ; 78.53 MHz ( period = 12.734 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.166 ns                ;
; 5.639 ns                                ; 78.60 MHz ( period = 12.722 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.157 ns                ;
; 5.646 ns                                ; 78.69 MHz ( period = 12.708 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.150 ns                ;
; 5.647 ns                                ; 78.70 MHz ( period = 12.706 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.152 ns                ;
; 5.667 ns                                ; 78.95 MHz ( period = 12.666 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.129 ns                ;
; 5.668 ns                                ; 78.96 MHz ( period = 12.664 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.131 ns                ;
; 5.681 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.108 ns                ;
; 5.695 ns                                ; 79.30 MHz ( period = 12.610 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 6.099 ns                ;
; 5.696 ns                                ; 79.31 MHz ( period = 12.608 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 6.095 ns                ;
; 5.698 ns                                ; 79.34 MHz ( period = 12.604 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.101 ns                ;
; 5.702 ns                                ; 79.39 MHz ( period = 12.596 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.094 ns                ;
; 5.708 ns                                ; 79.47 MHz ( period = 12.584 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.091 ns                ;
; 5.708 ns                                ; 79.47 MHz ( period = 12.584 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.088 ns                ;
; 5.722 ns                                ; 79.64 MHz ( period = 12.556 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.077 ns                ;
; 5.727 ns                                ; 79.71 MHz ( period = 12.546 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.069 ns                ;
; 5.735 ns                                ; 79.81 MHz ( period = 12.530 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 6.051 ns                ;
; 5.738 ns                                ; 79.85 MHz ( period = 12.524 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.809 ns                 ; 6.071 ns                ;
; 5.740 ns                                ; 79.87 MHz ( period = 12.520 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.056 ns                ;
; 5.742 ns                                ; 79.90 MHz ( period = 12.516 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.054 ns                ;
; 5.742 ns                                ; 79.90 MHz ( period = 12.516 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 6.052 ns                ;
; 5.762 ns                                ; 80.15 MHz ( period = 12.476 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.037 ns                ;
; 5.767 ns                                ; 80.22 MHz ( period = 12.466 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 6.032 ns                ;
; 5.775 ns                                ; 80.32 MHz ( period = 12.450 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.014 ns                ;
; 5.778 ns                                ; 80.36 MHz ( period = 12.444 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 6.011 ns                ;
; 5.783 ns                                ; 80.42 MHz ( period = 12.434 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 6.013 ns                ;
; 5.806 ns                                ; 80.72 MHz ( period = 12.388 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.980 ns                ;
; 5.809 ns                                ; 80.76 MHz ( period = 12.382 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.809 ns                 ; 6.000 ns                ;
; 5.809 ns                                ; 80.76 MHz ( period = 12.382 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 5.987 ns                ;
; 5.810 ns                                ; 80.78 MHz ( period = 12.380 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.797 ns                 ; 5.987 ns                ;
; 5.812 ns                                ; 80.80 MHz ( period = 12.376 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.784 ns                 ; 5.972 ns                ;
; 5.815 ns                                ; 80.84 MHz ( period = 12.370 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.807 ns                 ; 5.992 ns                ;
; 5.816 ns                                ; 80.85 MHz ( period = 12.368 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 5.978 ns                ;
; 5.826 ns                                ; 80.98 MHz ( period = 12.348 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 5.967 ns                ;
; 5.831 ns                                ; 81.05 MHz ( period = 12.338 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 5.968 ns                ;
; 5.838 ns                                ; 81.14 MHz ( period = 12.324 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.797 ns                 ; 5.959 ns                ;
; 5.842 ns                                ; 81.20 MHz ( period = 12.316 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 5.957 ns                ;
; 5.844 ns                                ; 81.22 MHz ( period = 12.312 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 5.945 ns                ;
; 5.845 ns                                ; 81.23 MHz ( period = 12.310 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 5.951 ns                ;
; 5.864 ns                                ; 81.49 MHz ( period = 12.272 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.922 ns                ;
; 5.872 ns                                ; 81.59 MHz ( period = 12.256 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 5.921 ns                ;
; 5.872 ns                                ; 81.59 MHz ( period = 12.256 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 5.917 ns                ;
; 5.877 ns                                ; 81.66 MHz ( period = 12.246 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.909 ns                ;
; 5.880 ns                                ; 81.70 MHz ( period = 12.240 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.809 ns                 ; 5.929 ns                ;
; 5.883 ns                                ; 81.74 MHz ( period = 12.234 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.795 ns                 ; 5.912 ns                ;
; 5.884 ns                                ; 81.75 MHz ( period = 12.232 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 5.912 ns                ;
; 5.885 ns                                ; 81.77 MHz ( period = 12.230 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[2] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 5.909 ns                ;
; 5.886 ns                                ; 81.78 MHz ( period = 12.228 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.900 ns                ;
; 5.893 ns                                ; 81.87 MHz ( period = 12.214 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 5.898 ns                ;
; 5.903 ns                                ; 82.01 MHz ( period = 12.194 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.883 ns                ;
; 5.906 ns                                ; 82.05 MHz ( period = 12.188 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.799 ns                 ; 5.893 ns                ;
; 5.919 ns                                ; 82.22 MHz ( period = 12.162 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 5.870 ns                ;
; 5.921 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.791 ns                 ; 5.870 ns                ;
; 5.923 ns                                ; 82.28 MHz ( period = 12.154 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.809 ns                 ; 5.886 ns                ;
; 5.935 ns                                ; 82.44 MHz ( period = 12.130 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.851 ns                ;
; 5.938 ns                                ; 82.48 MHz ( period = 12.124 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 5.858 ns                ;
; 5.941 ns                                ; 82.52 MHz ( period = 12.118 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.784 ns                 ; 5.843 ns                ;
; 5.941 ns                                ; 82.52 MHz ( period = 12.118 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 5.848 ns                ;
; 5.943 ns                                ; 82.55 MHz ( period = 12.114 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 5.850 ns                ;
; 5.947 ns                                ; 82.60 MHz ( period = 12.106 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 5.846 ns                ;
; 5.952 ns                                ; 82.67 MHz ( period = 12.096 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.809 ns                 ; 5.857 ns                ;
; 5.953 ns                                ; 82.69 MHz ( period = 12.094 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.797 ns                 ; 5.844 ns                ;
; 5.957 ns                                ; 82.74 MHz ( period = 12.086 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.829 ns                ;
; 5.963 ns                                ; 82.82 MHz ( period = 12.074 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.784 ns                 ; 5.821 ns                ;
; 5.966 ns                                ; 82.86 MHz ( period = 12.068 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 5.823 ns                ;
; 5.968 ns                                ; 82.89 MHz ( period = 12.064 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.818 ns                ;
; 5.972 ns                                ; 82.95 MHz ( period = 12.056 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.794 ns                 ; 5.822 ns                ;
; 5.974 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.812 ns                ;
; 5.980 ns                                ; 83.06 MHz ( period = 12.040 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.784 ns                 ; 5.804 ns                ;
; 5.986 ns                                ; 83.14 MHz ( period = 12.028 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.797 ns                 ; 5.811 ns                ;
; 5.993 ns                                ; 83.24 MHz ( period = 12.014 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 5.800 ns                ;
; 5.994 ns                                ; 83.25 MHz ( period = 12.012 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.809 ns                 ; 5.815 ns                ;
; 6.000 ns                                ; 83.33 MHz ( period = 12.000 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.807 ns                 ; 5.807 ns                ;
; 6.006 ns                                ; 83.42 MHz ( period = 11.988 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.780 ns                ;
; 6.008 ns                                ; 83.44 MHz ( period = 11.984 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 5.785 ns                ;
; 6.012 ns                                ; 83.50 MHz ( period = 11.976 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 5.777 ns                ;
; 6.013 ns                                ; 83.51 MHz ( period = 11.974 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.795 ns                 ; 5.782 ns                ;
; 6.016 ns                                ; 83.56 MHz ( period = 11.968 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[2] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.793 ns                 ; 5.777 ns                ;
; 6.016 ns                                ; 83.56 MHz ( period = 11.968 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.789 ns                 ; 5.773 ns                ;
; 6.023 ns                                ; 83.65 MHz ( period = 11.954 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[8] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.809 ns                 ; 5.786 ns                ;
; 6.028 ns                                ; 83.72 MHz ( period = 11.944 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[7] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.758 ns                ;
; 6.029 ns                                ; 83.74 MHz ( period = 11.942 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[0] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.807 ns                 ; 5.778 ns                ;
; 6.032 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.796 ns                 ; 5.764 ns                ;
; 6.036 ns                                ; 83.84 MHz ( period = 11.928 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DE2_D5M:inst1|VGA_Controller:u1|oSubB[6] ; CLOCK_50   ; CLOCK_50 ; 12.000 ns                   ; 11.786 ns                 ; 5.750 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                          ; To                                                                                                                                                         ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 53.82 MHz ( period = 18.580 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.966 ns                ;
; N/A                                     ; 54.61 MHz ( period = 18.310 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.546 ns                ;
; N/A                                     ; 63.84 MHz ( period = 15.664 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.490 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 74.45 MHz ( period = 13.431 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 13.217 ns               ;
; N/A                                     ; 75.19 MHz ( period = 13.299 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 13.863 ns               ;
; N/A                                     ; 76.06 MHz ( period = 13.147 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 76.21 MHz ( period = 13.122 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.444 ns                ;
; N/A                                     ; 76.35 MHz ( period = 13.098 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.225 ns                ;
; N/A                                     ; 76.38 MHz ( period = 13.092 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 13.656 ns               ;
; N/A                                     ; 78.54 MHz ( period = 12.733 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.869 ns               ;
; N/A                                     ; 79.08 MHz ( period = 12.646 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.649 ns                ;
; N/A                                     ; 79.11 MHz ( period = 12.640 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.646 ns                ;
; N/A                                     ; 79.27 MHz ( period = 12.615 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.401 ns               ;
; N/A                                     ; 79.28 MHz ( period = 12.613 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.417 ns               ;
; N/A                                     ; 80.14 MHz ( period = 12.478 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 13.042 ns               ;
; N/A                                     ; 80.27 MHz ( period = 12.458 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 13.022 ns               ;
; N/A                                     ; 80.46 MHz ( period = 12.429 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.836 ns               ;
; N/A                                     ; 80.53 MHz ( period = 12.418 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.222 ns               ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 82.63 MHz ( period = 12.102 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.727 ns                ;
; N/A                                     ; 82.70 MHz ( period = 12.092 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.993 ns               ;
; N/A                                     ; 83.30 MHz ( period = 12.005 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.856 ns               ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.397 ns               ;
; N/A                                     ; 83.52 MHz ( period = 11.973 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.741 ns               ;
; N/A                                     ; 84.37 MHz ( period = 11.852 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.431 ns               ;
; N/A                                     ; 84.45 MHz ( period = 11.841 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.387 ns               ;
; N/A                                     ; 84.75 MHz ( period = 11.799 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 85.55 MHz ( period = 11.689 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.457 ns               ;
; N/A                                     ; 85.56 MHz ( period = 11.688 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.702 ns                ;
; N/A                                     ; 85.60 MHz ( period = 11.682 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.533 ns               ;
; N/A                                     ; 85.63 MHz ( period = 11.678 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 85.67 MHz ( period = 11.673 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.459 ns               ;
; N/A                                     ; 85.79 MHz ( period = 11.656 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.507 ns               ;
; N/A                                     ; 85.85 MHz ( period = 11.648 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.434 ns               ;
; N/A                                     ; 85.95 MHz ( period = 11.634 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.180 ns               ;
; N/A                                     ; 86.18 MHz ( period = 11.604 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 86.75 MHz ( period = 11.527 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 12.045 ns               ;
; N/A                                     ; 86.99 MHz ( period = 11.495 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 87.04 MHz ( period = 11.489 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.840 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.918 ns               ;
; N/A                                     ; 88.01 MHz ( period = 11.362 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.213 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.349 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.135 ns               ;
; N/A                                     ; 88.12 MHz ( period = 11.348 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.899 ns               ;
; N/A                                     ; 88.23 MHz ( period = 11.334 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 88.69 MHz ( period = 11.275 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.393 ns               ;
; N/A                                     ; 89.04 MHz ( period = 11.231 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.082 ns               ;
; N/A                                     ; 89.63 MHz ( period = 11.157 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.925 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.155 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.941 ns               ;
; N/A                                     ; 89.84 MHz ( period = 11.131 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.778 ns               ;
; N/A                                     ; 90.07 MHz ( period = 11.102 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.246 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 90.32 MHz ( period = 11.072 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.680 ns               ;
; N/A                                     ; 90.44 MHz ( period = 11.057 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.843 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.055 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 90.74 MHz ( period = 11.020 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.566 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.546 ns               ;
; N/A                                     ; 91.15 MHz ( period = 10.971 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.360 ns               ;
; N/A                                     ; 91.24 MHz ( period = 10.960 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.746 ns               ;
; N/A                                     ; 91.51 MHz ( period = 10.928 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.714 ns               ;
; N/A                                     ; 91.56 MHz ( period = 10.922 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 91.69 MHz ( period = 10.906 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.024 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.889 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.240 ns               ;
; N/A                                     ; 93.44 MHz ( period = 10.702 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.695 ns                ;
; N/A                                     ; 93.55 MHz ( period = 10.690 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 94.04 MHz ( period = 10.634 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.517 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.341 ns               ;
; N/A                                     ; 94.71 MHz ( period = 10.558 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.122 ns               ;
; N/A                                     ; 94.95 MHz ( period = 10.532 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.921 ns               ;
; N/A                                     ; 95.99 MHz ( period = 10.418 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.411 ns                ;
; N/A                                     ; 96.04 MHz ( period = 10.412 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.059 ns               ;
; N/A                                     ; 96.10 MHz ( period = 10.406 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.955 ns               ;
; N/A                                     ; 96.50 MHz ( period = 10.363 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.134 ns               ;
; N/A                                     ; 96.61 MHz ( period = 10.351 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.915 ns               ;
; N/A                                     ; 96.70 MHz ( period = 10.341 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 11.216 ns               ;
; N/A                                     ; 98.12 MHz ( period = 10.192 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.978 ns                ;
; N/A                                     ; 99.31 MHz ( period = 10.069 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.569 ns               ;
; N/A                                     ; 99.40 MHz ( period = 10.060 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.624 ns               ;
; N/A                                     ; 99.96 MHz ( period = 10.004 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.347 ns                ;
; N/A                                     ; 100.08 MHz ( period = 9.992 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.128 ns               ;
; N/A                                     ; 100.42 MHz ( period = 9.958 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.605 ns               ;
; N/A                                     ; 100.57 MHz ( period = 9.943 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.711 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.442 ns               ;
; N/A                                     ; 100.93 MHz ( period = 9.908 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 101.11 MHz ( period = 9.890 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.271 ns                ;
; N/A                                     ; 101.11 MHz ( period = 9.890 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.423 ns               ;
; N/A                                     ; 101.15 MHz ( period = 9.886 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.268 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.895 ns                ;
; N/A                                     ; 101.28 MHz ( period = 9.874 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.660 ns                ;
; N/A                                     ; 101.30 MHz ( period = 9.872 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.676 ns                ;
; N/A                                     ; 101.49 MHz ( period = 9.853 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 101.93 MHz ( period = 9.811 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.357 ns               ;
; N/A                                     ; 102.57 MHz ( period = 9.749 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.520 ns                ;
; N/A                                     ; 102.70 MHz ( period = 9.737 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.301 ns               ;
; N/A                                     ; 102.79 MHz ( period = 9.729 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 102.91 MHz ( period = 9.717 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.281 ns               ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.314 ns                ;
; N/A                                     ; 103.21 MHz ( period = 9.689 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.095 ns               ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 103.53 MHz ( period = 9.659 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.427 ns                ;
; N/A                                     ; 103.76 MHz ( period = 9.638 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 103.92 MHz ( period = 9.623 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.759 ns                ;
; N/A                                     ; 104.12 MHz ( period = 9.604 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 104.41 MHz ( period = 9.578 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.647 ns                ;
; N/A                                     ; 105.33 MHz ( period = 9.494 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 106.66 MHz ( period = 9.376 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 106.68 MHz ( period = 9.374 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.178 ns                ;
; N/A                                     ; 106.80 MHz ( period = 9.363 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.471 ns                ;
; N/A                                     ; 106.94 MHz ( period = 9.351 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 10.252 ns               ;
; N/A                                     ; 107.35 MHz ( period = 9.315 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.734 ns                ;
; N/A                                     ; 107.65 MHz ( period = 9.289 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.782 ns                ;
; N/A                                     ; 107.75 MHz ( period = 9.281 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.709 ns                ;
; N/A                                     ; 107.98 MHz ( period = 9.261 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.656 ns                ;
; N/A                                     ; 108.17 MHz ( period = 9.245 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.363 ns                ;
; N/A                                     ; 108.23 MHz ( period = 9.240 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 108.24 MHz ( period = 9.239 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.803 ns                ;
; N/A                                     ; 108.26 MHz ( period = 9.237 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.783 ns                ;
; N/A                                     ; 108.81 MHz ( period = 9.190 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.597 ns                ;
; N/A                                     ; 108.94 MHz ( period = 9.179 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 109.55 MHz ( period = 9.128 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.556 ns                ;
; N/A                                     ; 109.57 MHz ( period = 9.127 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.895 ns                ;
; N/A                                     ; 109.59 MHz ( period = 9.125 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.911 ns                ;
; N/A                                     ; 109.59 MHz ( period = 9.125 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 109.61 MHz ( period = 9.123 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.909 ns                ;
; N/A                                     ; 109.63 MHz ( period = 9.122 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 109.76 MHz ( period = 9.111 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.690 ns                ;
; N/A                                     ; 110.25 MHz ( period = 9.070 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.170 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.951 ns                ;
; N/A                                     ; 111.17 MHz ( period = 8.995 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.488 ns                ;
; N/A                                     ; 111.23 MHz ( period = 8.990 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.536 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.410 ns                ;
; N/A                                     ; 111.48 MHz ( period = 8.970 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.516 ns                ;
; N/A                                     ; 111.52 MHz ( period = 8.967 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.395 ns                ;
; N/A                                     ; 111.84 MHz ( period = 8.941 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.330 ns                ;
; N/A                                     ; 111.98 MHz ( period = 8.930 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 112.32 MHz ( period = 8.903 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.104 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 112.66 MHz ( period = 8.876 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.357 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.754 ns                ;
; N/A                                     ; 113.66 MHz ( period = 8.798 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.523 ns                ;
; N/A                                     ; 113.82 MHz ( period = 8.786 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.304 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 114.19 MHz ( period = 8.757 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 114.23 MHz ( period = 8.754 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.540 ns                ;
; N/A                                     ; 114.27 MHz ( period = 8.751 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.158 ns                ;
; N/A                                     ; 114.48 MHz ( period = 8.735 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 114.52 MHz ( period = 8.732 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.518 ns                ;
; N/A                                     ; 114.88 MHz ( period = 8.705 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 115.07 MHz ( period = 8.690 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 115.33 MHz ( period = 8.671 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.396 ns                ;
; N/A                                     ; 115.49 MHz ( period = 8.659 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.177 ns                ;
; N/A                                     ; 115.82 MHz ( period = 8.634 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                               ; DE2_D5M:inst1|RAW2RGB:u4|mCCD_G[12]                                                                                                                        ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 116.02 MHz ( period = 8.619 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.377 ns                ;
; N/A                                     ; 116.10 MHz ( period = 8.613 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.192 ns                ;
; N/A                                     ; 116.18 MHz ( period = 8.607 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.158 ns                ;
; N/A                                     ; 116.18 MHz ( period = 8.607 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                                ; DE2_D5M:inst1|RAW2RGB:u4|mCCD_G[12]                                                                                                                        ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.487 ns                ;
; N/A                                     ; 116.81 MHz ( period = 8.561 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.989 ns                ;
; N/A                                     ; 116.82 MHz ( period = 8.560 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 117.34 MHz ( period = 8.522 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.515 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.292 ns                ;
; N/A                                     ; 117.59 MHz ( period = 8.504 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.041 ns                ;
; N/A                                     ; 117.61 MHz ( period = 8.503 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.289 ns                ;
; N/A                                     ; 117.62 MHz ( period = 8.502 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.891 ns                ;
; N/A                                     ; 119.56 MHz ( period = 8.364 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.925 ns                ;
; N/A                                     ; 120.11 MHz ( period = 8.326 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.084 ns                ;
; N/A                                     ; 120.18 MHz ( period = 8.321 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 120.22 MHz ( period = 8.318 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 120.28 MHz ( period = 8.314 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 9.186 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.097 ns                ;
; N/A                                     ; 120.66 MHz ( period = 8.288 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.806 ns                ;
; N/A                                     ; 120.83 MHz ( period = 8.276 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 121.65 MHz ( period = 8.220 ns )                    ; DE2_D5M:inst1|RAW2RGB:u4|mDVAL                                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 122.38 MHz ( period = 8.171 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.920 ns                ;
; N/A                                     ; 122.46 MHz ( period = 8.166 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.915 ns                ;
; N/A                                     ; 122.47 MHz ( period = 8.165 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 122.53 MHz ( period = 8.161 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.395 ns                ;
; N/A                                     ; 122.53 MHz ( period = 8.161 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.679 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.392 ns                ;
; N/A                                     ; 123.20 MHz ( period = 8.117 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.346 ns                ;
; N/A                                     ; 123.24 MHz ( period = 8.114 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.343 ns                ;
; N/A                                     ; 123.32 MHz ( period = 8.109 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.660 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.329 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 123.50 MHz ( period = 8.097 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.326 ns                ;
; N/A                                     ; 123.53 MHz ( period = 8.095 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.881 ns                ;
; N/A                                     ; 123.87 MHz ( period = 8.073 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.859 ns                ;
; N/A                                     ; 123.95 MHz ( period = 8.068 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.854 ns                ;
; N/A                                     ; 124.30 MHz ( period = 8.045 ns )                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 8.334 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                               ;                                                                                                                                                            ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                          ; To                                                                                                                                                                                                      ; From Clock                                                                              ; To Clock                                                                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw                                                                                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw                                                                                                                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rw_flag                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rw_flag                                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|oe4                                                                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|oe4                                                                                                                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|init_timer[0]                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|ex_read                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|ex_read                                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|ex_write                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|ex_write                                                                                                                                          ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_precharge                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_precharge                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_load_mode                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_load_mode                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|REF_ACK                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|REF_ACK                                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|OUT_VALID                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|OUT_VALID                                                                                                                                                          ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|REF_REQ                                                                                                       ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|REF_REQ                                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|CM_ACK                                                                                                                  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|CM_ACK                                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Read                                                                                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Read                                                                                                                                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|CMD_ACK                                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mRD_DONE                                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mRD_DONE                                                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|ST[0]                                                                                                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|ST[0]                                                                                                                                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Write                                                                                                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Write                                                                                                                                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR_DONE                                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR_DONE                                                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|oBkg_saved                                                                                                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|oBkg_saved                                                                                                                                                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.514 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[14]                                                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|SA[6]                                                                                                                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.515 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[9]                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|SA[1]                                                                                                                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[13]                                                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|SA[5]                                                                                                                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|CMD[1]                                                                                                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|READA                                                                                                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|CMD[1]                                                                                                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|WRITEA                                                                                                                                  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|REF_ACK                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|REF_REQ                                                                                                                                 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.526 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|timer[15]                                                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|timer[15]                                                                                                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                                          ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                                          ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|init_timer[15]                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|init_timer[15]                                                                                                                          ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw                                                                                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|SA[10]                                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                                          ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[22]                                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[22]                                                                                                                                                      ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.550 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.551 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.551 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.555 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.561 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.561 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.563 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.567 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.568 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.572 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_done                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_shift[2]                                                                                                                                       ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.573 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_done                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_shift[1]                                                                                                                                       ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.579 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_done                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_shift[0]                                                                                                                                       ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.579 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_done                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_done                                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.580 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_done                                                                                                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_shift[3]                                                                                                                                       ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.596 ns                 ;
; 0.585 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.601 ns                 ;
; 0.650 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[22]                                                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|CS_N[0]                                                                                                                                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.652 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 0.723 ns                 ;
; 0.653 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.671 ns                 ;
; 0.657 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_delay[2]                                                                                                        ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_delay[1]                                                                                                                                  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_delay[7]                                                                                                        ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_delay[6]                                                                                                                                  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_shift[2]                                                                                                             ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_shift[1]                                                                                                                                       ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 0.735 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_delay[5]                                                                                                        ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_delay[4]                                                                                                                                  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.667 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.681 ns                 ;
; 0.669 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[16]                                                                                                                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[16]                                                                                                                               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.684 ns                 ;
; 0.670 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                           ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.673 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.677 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.677 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                                                     ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.677 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                           ;                                                                                                                                                                                                         ;                                                                                         ;                                                                                         ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                         ; To                                                                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                  ; DE2_D5M:inst1|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                           ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                        ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK3                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK3                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK2                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK2                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK1                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK1                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                                 ; DE2_D5M:inst1|I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                        ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                               ; DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_GO                                                                                                                                      ; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_GO                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Reset_Delay:u2|oRST_1                                                                                                                                          ; DE2_D5M:inst1|Reset_Delay:u2|oRST_1                                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|rClk[0]                                                                                                                                                        ; DE2_D5M:inst1|rClk[0]                                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Reset_Delay:u2|oRST_0                                                                                                                                          ; DE2_D5M:inst1|Reset_Delay:u2|oRST_0                                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Reset_Delay:u2|Cont[0]                                                                                                                                         ; DE2_D5M:inst1|Reset_Delay:u2|Cont[0]                                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_D5M:inst1|Reset_Delay:u2|oRST_2                                                                                                                                          ; DE2_D5M:inst1|Reset_Delay:u2|oRST_2                                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.532 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.535 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.540 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.544 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.550 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.552 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.653 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.656 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.658 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.667 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.670 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.671 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.677 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.688 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.727 ns                 ;
; 0.690 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.703 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 0.745 ns                 ;
; 0.703 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.038 ns                   ; 0.741 ns                 ;
; 0.707 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.723 ns                 ;
; 0.710 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.749 ns                 ;
; 0.712 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.751 ns                 ;
; 0.713 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.038 ns                   ; 0.751 ns                 ;
; 0.714 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.729 ns                 ;
; 0.715 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.717 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.733 ns                 ;
; 0.721 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.724 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.725 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.038 ns                   ; 0.763 ns                 ;
; 0.727 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.740 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.756 ns                 ;
; 0.743 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.760 ns                 ;
; 0.744 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.760 ns                 ;
; 0.746 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.762 ns                 ;
; 0.752 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.768 ns                 ;
; 0.765 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.778 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                           ; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[5]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.427 ns                   ; 4.205 ns                 ;
; 0.793 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.803 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[0]                                                                   ; red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1]                                                                   ; red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.807 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.809 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.816 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.822 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.824 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.829 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.832 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.837 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.841 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.843 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.849 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.856 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.857 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.857 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.860 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.862 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.863 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.875 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.023 ns                   ; 0.898 ns                 ;
; 0.894 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.910 ns                 ;
; 0.934 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.950 ns                 ;
; 0.937 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.953 ns                 ;
; 0.943 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.982 ns                 ;
; 0.943 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.959 ns                 ;
; 0.948 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.987 ns                 ;
; 0.949 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.045 ns                   ; 0.994 ns                 ;
; 0.952 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.038 ns                   ; 0.990 ns                 ;
; 0.954 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 0.996 ns                 ;
; 0.955 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 0.997 ns                 ;
; 0.955 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.971 ns                 ;
; 0.958 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.998 ns                 ;
; 0.958 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.000 ns                 ;
; 0.958 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.000 ns                 ;
; 0.960 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                          ; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[15]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.427 ns                   ; 4.387 ns                 ;
; 0.963 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.979 ns                 ;
; 0.964 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.980 ns                 ;
; 0.965 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.981 ns                 ;
; 0.966 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.008 ns                 ;
; 0.969 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.038 ns                   ; 1.007 ns                 ;
; 0.969 ns                                ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.019 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; 0.971 ns                                ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                       ; DE2_D5M:inst1|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.988 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                          ;                                                                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-----------+--------------+------------+-------------+--------------------------------------------------------+-----------+
; Slack     ; Required tsu ; Actual tsu ; From        ; To                                                     ; To Clock  ;
+-----------+--------------+------------+-------------+--------------------------------------------------------+-----------+
; -0.192 ns ; 1.000 ns     ; 1.192 ns   ; DRAM_DQ[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2]       ; CLOCK_50  ;
; -0.192 ns ; 1.000 ns     ; 1.192 ns   ; DRAM_DQ[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[1]       ; CLOCK_50  ;
; -0.188 ns ; 1.000 ns     ; 1.188 ns   ; DRAM_DQ[10] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[10]      ; CLOCK_50  ;
; -0.188 ns ; 1.000 ns     ; 1.188 ns   ; DRAM_DQ[7]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; -0.188 ns ; 1.000 ns     ; 1.188 ns   ; DRAM_DQ[9]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; -0.183 ns ; 1.000 ns     ; 1.183 ns   ; DRAM_DQ[14] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; -0.183 ns ; 1.000 ns     ; 1.183 ns   ; DRAM_DQ[13] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; -0.173 ns ; 1.000 ns     ; 1.173 ns   ; DRAM_DQ[12] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; -0.173 ns ; 1.000 ns     ; 1.173 ns   ; DRAM_DQ[11] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[4]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[4]       ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[6]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[3]       ; CLOCK_50  ;
; -0.164 ns ; 1.000 ns     ; 1.164 ns   ; DRAM_DQ[5]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[5]       ; CLOCK_50  ;
; -0.162 ns ; 1.000 ns     ; 1.162 ns   ; DRAM_DQ[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[0]       ; CLOCK_50  ;
; -0.158 ns ; 1.000 ns     ; 1.158 ns   ; DRAM_DQ[8]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A       ; None         ; 4.794 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A       ; None         ; 3.893 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A       ; None         ; 3.496 ns   ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A       ; None         ; 3.345 ns   ; KEY[3]      ; DE2_D5M:inst1|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A       ; None         ; 3.075 ns   ; GPIO_1[22]  ; DE2_D5M:inst1|rCCD_FVAL                                ; GPIO_1[0] ;
; N/A       ; None         ; 3.027 ns   ; GPIO_1[8]   ; DE2_D5M:inst1|rCCD_DATA[5]                             ; GPIO_1[0] ;
; N/A       ; None         ; 3.026 ns   ; GPIO_1[5]   ; DE2_D5M:inst1|rCCD_DATA[8]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.962 ns   ; GPIO_1[7]   ; DE2_D5M:inst1|rCCD_DATA[6]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.885 ns   ; GPIO_1[12]  ; DE2_D5M:inst1|rCCD_DATA[1]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.883 ns   ; GPIO_1[10]  ; DE2_D5M:inst1|rCCD_DATA[3]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.881 ns   ; GPIO_1[4]   ; DE2_D5M:inst1|rCCD_DATA[9]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.787 ns   ; GPIO_1[6]   ; DE2_D5M:inst1|rCCD_DATA[7]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.759 ns   ; GPIO_1[13]  ; DE2_D5M:inst1|rCCD_DATA[0]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.743 ns   ; GPIO_1[21]  ; DE2_D5M:inst1|rCCD_LVAL                                ; GPIO_1[0] ;
; N/A       ; None         ; 2.617 ns   ; GPIO_1[1]   ; DE2_D5M:inst1|rCCD_DATA[11]                            ; GPIO_1[0] ;
; N/A       ; None         ; 2.567 ns   ; GPIO_1[3]   ; DE2_D5M:inst1|rCCD_DATA[10]                            ; GPIO_1[0] ;
; N/A       ; None         ; 2.465 ns   ; GPIO_1[11]  ; DE2_D5M:inst1|rCCD_DATA[2]                             ; GPIO_1[0] ;
; N/A       ; None         ; 2.463 ns   ; KEY[2]      ; DE2_D5M:inst1|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A       ; None         ; 2.039 ns   ; GPIO_1[9]   ; DE2_D5M:inst1|rCCD_DATA[4]                             ; GPIO_1[0] ;
; N/A       ; None         ; 0.565 ns   ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
; N/A       ; None         ; 0.562 ns   ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A       ; None         ; 0.262 ns   ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A       ; None         ; 0.258 ns   ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A       ; None         ; -1.538 ns  ; SW[3]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A       ; None         ; -2.022 ns  ; SW[5]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A       ; None         ; -2.040 ns  ; SW[4]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A       ; None         ; -2.115 ns  ; SW[1]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A       ; None         ; -2.125 ns  ; SW[0]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A       ; None         ; -2.166 ns  ; SW[2]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A       ; None         ; -2.261 ns  ; SW[6]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A       ; None         ; -2.586 ns  ; SW[7]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
+-----------+--------------+------------+-------------+--------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                            ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; -7.342 ns                               ; 1.000 ns                                            ; 8.342 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[5]  ; CLOCK_50   ;
; -7.319 ns                               ; 1.000 ns                                            ; 8.319 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[14] ; CLOCK_50   ;
; -7.299 ns                               ; 1.000 ns                                            ; 8.299 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[8]  ; CLOCK_50   ;
; -7.264 ns                               ; 1.000 ns                                            ; 8.264 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[5]  ; CLOCK_50   ;
; -7.233 ns                               ; 1.000 ns                                            ; 8.233 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[14] ; CLOCK_50   ;
; -7.212 ns                               ; 1.000 ns                                            ; 8.212 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[5]  ; CLOCK_50   ;
; -7.206 ns                               ; 1.000 ns                                            ; 8.206 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[13] ; CLOCK_50   ;
; -7.202 ns                               ; 1.000 ns                                            ; 8.202 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[8]  ; CLOCK_50   ;
; -7.189 ns                               ; 1.000 ns                                            ; 8.189 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[14] ; CLOCK_50   ;
; -7.169 ns                               ; 1.000 ns                                            ; 8.169 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[8]  ; CLOCK_50   ;
; -7.149 ns                               ; 1.000 ns                                            ; 8.149 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[9]  ; CLOCK_50   ;
; -7.084 ns                               ; 1.000 ns                                            ; 8.084 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[15] ; CLOCK_50   ;
; -7.076 ns                               ; 1.000 ns                                            ; 8.076 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[12] ; CLOCK_50   ;
; -7.070 ns                               ; 1.000 ns                                            ; 8.070 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[10] ; CLOCK_50   ;
; -7.063 ns                               ; 1.000 ns                                            ; 8.063 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[6]  ; CLOCK_50   ;
; -7.052 ns                               ; 1.000 ns                                            ; 8.052 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -7.038 ns                               ; 1.000 ns                                            ; 8.038 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[13] ; CLOCK_50   ;
; -7.027 ns                               ; 1.000 ns                                            ; 8.027 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[11] ; CLOCK_50   ;
; -7.025 ns                               ; 1.000 ns                                            ; 8.025 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[15] ; CLOCK_50   ;
; -7.014 ns                               ; 1.000 ns                                            ; 8.014 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[7]  ; CLOCK_50   ;
; -7.010 ns                               ; 1.000 ns                                            ; 8.010 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -6.984 ns                               ; 1.000 ns                                            ; 7.984 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[6]  ; CLOCK_50   ;
; -6.982 ns                               ; 1.000 ns                                            ; 7.982 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[12] ; CLOCK_50   ;
; -6.981 ns                               ; 1.000 ns                                            ; 7.981 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[9]  ; CLOCK_50   ;
; -6.976 ns                               ; 1.000 ns                                            ; 7.976 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[10] ; CLOCK_50   ;
; -6.954 ns                               ; 1.000 ns                                            ; 7.954 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[15] ; CLOCK_50   ;
; -6.946 ns                               ; 1.000 ns                                            ; 7.946 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[12] ; CLOCK_50   ;
; -6.940 ns                               ; 1.000 ns                                            ; 7.940 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[10] ; CLOCK_50   ;
; -6.936 ns                               ; 1.000 ns                                            ; 7.936 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[13] ; CLOCK_50   ;
; -6.933 ns                               ; 1.000 ns                                            ; 7.933 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[6]  ; CLOCK_50   ;
; -6.913 ns                               ; 1.000 ns                                            ; 7.913 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[0]  ; CLOCK_50   ;
; -6.879 ns                               ; 1.000 ns                                            ; 7.879 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[9]  ; CLOCK_50   ;
; -6.859 ns                               ; 1.000 ns                                            ; 7.859 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[11] ; CLOCK_50   ;
; -6.846 ns                               ; 1.000 ns                                            ; 7.846 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[7]  ; CLOCK_50   ;
; -6.842 ns                               ; 1.000 ns                                            ; 7.842 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -6.805 ns                               ; 1.000 ns                                            ; 7.805 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[3]  ; CLOCK_50   ;
; -6.783 ns                               ; 1.000 ns                                            ; 7.783 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[0]  ; CLOCK_50   ;
; -6.782 ns                               ; 1.000 ns                                            ; 7.782 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -6.772 ns                               ; 1.000 ns                                            ; 7.772 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -6.772 ns                               ; 1.000 ns                                            ; 7.772 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -6.757 ns                               ; 1.000 ns                                            ; 7.757 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[11] ; CLOCK_50   ;
; -6.744 ns                               ; 1.000 ns                                            ; 7.744 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[7]  ; CLOCK_50   ;
; -6.734 ns                               ; 1.000 ns                                            ; 7.734 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[0]  ; CLOCK_50   ;
; -6.722 ns                               ; 1.000 ns                                            ; 7.722 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[4]  ; CLOCK_50   ;
; -6.721 ns                               ; 1.000 ns                                            ; 7.721 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -6.698 ns                               ; 1.000 ns                                            ; 7.698 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -6.697 ns                               ; 1.000 ns                                            ; 7.697 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -6.696 ns                               ; 1.000 ns                                            ; 7.696 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[1]  ; CLOCK_50   ;
; -6.676 ns                               ; 1.000 ns                                            ; 7.676 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[2]  ; CLOCK_50   ;
; -6.675 ns                               ; 1.000 ns                                            ; 7.675 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[3]  ; CLOCK_50   ;
; -6.654 ns                               ; 1.000 ns                                            ; 7.654 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -6.631 ns                               ; 1.000 ns                                            ; 7.631 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -6.621 ns                               ; 1.000 ns                                            ; 7.621 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[3]  ; CLOCK_50   ;
; -6.592 ns                               ; 1.000 ns                                            ; 7.592 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[4]  ; CLOCK_50   ;
; -6.576 ns                               ; 1.000 ns                                            ; 7.576 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -6.559 ns                               ; 1.000 ns                                            ; 7.559 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -6.558 ns                               ; 1.000 ns                                            ; 7.558 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -6.546 ns                               ; 1.000 ns                                            ; 7.546 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[2]  ; CLOCK_50   ;
; -6.546 ns                               ; 1.000 ns                                            ; 7.546 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -6.540 ns                               ; 1.000 ns                                            ; 7.540 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[4]  ; CLOCK_50   ;
; -6.536 ns                               ; 1.000 ns                                            ; 7.536 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -6.528 ns                               ; 1.000 ns                                            ; 7.528 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]                                                                                                                                 ; DRAM_DQ[1]  ; CLOCK_50   ;
; -6.519 ns                               ; 1.000 ns                                            ; 7.519 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -6.495 ns                               ; 1.000 ns                                            ; 7.495 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[2]                                                                                                                                 ; DRAM_DQ[2]  ; CLOCK_50   ;
; -6.485 ns                               ; 1.000 ns                                            ; 7.485 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -6.440 ns                               ; 1.000 ns                                            ; 7.440 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -6.438 ns                               ; 1.000 ns                                            ; 7.438 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -6.433 ns                               ; 1.000 ns                                            ; 7.433 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -6.431 ns                               ; 1.000 ns                                            ; 7.431 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -6.426 ns                               ; 1.000 ns                                            ; 7.426 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                                                                                                 ; DRAM_DQ[1]  ; CLOCK_50   ;
; -6.425 ns                               ; 1.000 ns                                            ; 7.425 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -6.416 ns                               ; 1.000 ns                                            ; 7.416 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -6.413 ns                               ; 1.000 ns                                            ; 7.413 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -6.411 ns                               ; 1.000 ns                                            ; 7.411 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -6.409 ns                               ; 1.000 ns                                            ; 7.409 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -6.357 ns                               ; 1.000 ns                                            ; 7.357 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -6.340 ns                               ; 1.000 ns                                            ; 7.340 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -6.334 ns                               ; 1.000 ns                                            ; 7.334 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -6.313 ns                               ; 1.000 ns                                            ; 7.313 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -6.303 ns                               ; 1.000 ns                                            ; 7.303 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -6.300 ns                               ; 1.000 ns                                            ; 7.300 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -6.299 ns                               ; 1.000 ns                                            ; 7.299 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -6.289 ns                               ; 1.000 ns                                            ; 7.289 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -6.278 ns                               ; 1.000 ns                                            ; 7.278 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -6.262 ns                               ; 1.000 ns                                            ; 7.262 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -6.258 ns                               ; 1.000 ns                                            ; 7.258 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -6.242 ns                               ; 1.000 ns                                            ; 7.242 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -6.220 ns                               ; 1.000 ns                                            ; 7.220 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -6.213 ns                               ; 1.000 ns                                            ; 7.213 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -6.209 ns                               ; 1.000 ns                                            ; 7.209 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -6.205 ns                               ; 1.000 ns                                            ; 7.205 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -6.194 ns                               ; 1.000 ns                                            ; 7.194 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -6.185 ns                               ; 1.000 ns                                            ; 7.185 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -6.184 ns                               ; 1.000 ns                                            ; 7.184 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -6.180 ns                               ; 1.000 ns                                            ; 7.180 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -6.179 ns                               ; 1.000 ns                                            ; 7.179 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -6.169 ns                               ; 1.000 ns                                            ; 7.169 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -6.115 ns                               ; 1.000 ns                                            ; 7.115 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -6.079 ns                               ; 1.000 ns                                            ; 7.079 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -6.061 ns                               ; 1.000 ns                                            ; 7.061 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -6.059 ns                               ; 1.000 ns                                            ; 7.059 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -6.052 ns                               ; 1.000 ns                                            ; 7.052 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -6.024 ns                               ; 1.000 ns                                            ; 7.024 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.999 ns                               ; 1.000 ns                                            ; 6.999 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -5.998 ns                               ; 1.000 ns                                            ; 6.998 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.911 ns                               ; 1.000 ns                                            ; 6.911 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -5.901 ns                               ; 1.000 ns                                            ; 6.901 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -5.873 ns                               ; 1.000 ns                                            ; 6.873 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -5.803 ns                               ; 1.000 ns                                            ; 6.803 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.776 ns                               ; 1.000 ns                                            ; 6.776 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.665 ns                               ; 1.000 ns                                            ; 6.665 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.616 ns                               ; 1.000 ns                                            ; 6.616 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -2.974 ns                               ; 1.000 ns                                            ; 3.974 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[13] ; CLOCK_50   ;
; -2.974 ns                               ; 1.000 ns                                            ; 3.974 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[14] ; CLOCK_50   ;
; -2.964 ns                               ; 1.000 ns                                            ; 3.964 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[11] ; CLOCK_50   ;
; -2.964 ns                               ; 1.000 ns                                            ; 3.964 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[12] ; CLOCK_50   ;
; -2.963 ns                               ; 1.000 ns                                            ; 3.963 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[7]  ; CLOCK_50   ;
; -2.963 ns                               ; 1.000 ns                                            ; 3.963 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[9]  ; CLOCK_50   ;
; -2.963 ns                               ; 1.000 ns                                            ; 3.963 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[10] ; CLOCK_50   ;
; -2.951 ns                               ; 1.000 ns                                            ; 3.951 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[15] ; CLOCK_50   ;
; -2.933 ns                               ; 1.000 ns                                            ; 3.933 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[8]  ; CLOCK_50   ;
; -2.916 ns                               ; 1.000 ns                                            ; 3.916 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[6]  ; CLOCK_50   ;
; -2.916 ns                               ; 1.000 ns                                            ; 3.916 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[3]  ; CLOCK_50   ;
; -2.916 ns                               ; 1.000 ns                                            ; 3.916 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[4]  ; CLOCK_50   ;
; -2.916 ns                               ; 1.000 ns                                            ; 3.916 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[5]  ; CLOCK_50   ;
; -2.638 ns                               ; 1.000 ns                                            ; 3.638 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[1]  ; CLOCK_50   ;
; -2.638 ns                               ; 1.000 ns                                            ; 3.638 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[2]  ; CLOCK_50   ;
; -2.608 ns                               ; 1.000 ns                                            ; 3.608 ns   ; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|OE                                                                                                                        ; DRAM_DQ[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 35.008 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.999 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.957 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.940 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.912 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.903 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.861 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.844 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.634 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[0]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.625 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[0]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.603 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.594 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.583 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[0]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.566 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[0]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.552 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.535 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.533 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.524 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.495 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.482 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.465 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[1]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.464 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[2]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.455 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[2]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.438 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[6]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.429 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[6]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.413 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[2]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.399 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.396 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[2]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.392 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.387 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[6]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.385 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.370 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[6]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.354 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[4]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.345 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[4]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.303 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[4]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.296 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.289 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.286 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[4]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.282 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.273 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.261 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.252 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.250 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.241 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.236 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.231 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.227 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.214 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[3]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.210 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.199 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.193 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[5]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.185 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.182 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[3]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.180 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.171 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.168 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[9]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.156 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[7]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.147 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[7]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.143 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.141 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.129 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.127 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]                                                                                                                                        ; VGA_R[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.121 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[0]                                                                                                                                        ; VGA_R[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.112 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[4]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.105 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[7]                                                                                                                                        ; VGA_R[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.090 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[0]                                                                                                                                        ; VGA_R[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.088 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[7]                                                                                                                                        ; VGA_R[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.073 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.064 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[5]                                                                                                                                        ; VGA_R[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.054 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubR[8]                                                                                                                                        ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.047 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.045 ns  ; DE2_D5M:inst1|VGA_Controller:u1|oSubG[2]                                                                                                                                        ; VGA_R[5]    ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                                 ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------+----------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From   ; To       ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------+----------+
; N/A                                     ; None                                                ; 13.503 ns       ; SW[17] ; VGA_B[5] ;
; N/A                                     ; None                                                ; 12.883 ns       ; SW[17] ; VGA_B[0] ;
; N/A                                     ; None                                                ; 12.874 ns       ; SW[17] ; VGA_G[8] ;
; N/A                                     ; None                                                ; 12.766 ns       ; SW[17] ; VGA_G[6] ;
; N/A                                     ; None                                                ; 12.753 ns       ; SW[17] ; VGA_G[4] ;
; N/A                                     ; None                                                ; 12.669 ns       ; SW[17] ; VGA_G[9] ;
; N/A                                     ; None                                                ; 12.650 ns       ; SW[17] ; VGA_G[5] ;
; N/A                                     ; None                                                ; 12.598 ns       ; SW[17] ; VGA_R[2] ;
; N/A                                     ; None                                                ; 12.588 ns       ; SW[17] ; VGA_R[6] ;
; N/A                                     ; None                                                ; 12.547 ns       ; SW[17] ; VGA_R[8] ;
; N/A                                     ; None                                                ; 12.510 ns       ; SW[17] ; VGA_B[4] ;
; N/A                                     ; None                                                ; 12.489 ns       ; SW[17] ; VGA_G[1] ;
; N/A                                     ; None                                                ; 12.430 ns       ; SW[17] ; VGA_B[3] ;
; N/A                                     ; None                                                ; 12.425 ns       ; SW[17] ; VGA_B[2] ;
; N/A                                     ; None                                                ; 12.399 ns       ; SW[17] ; VGA_B[1] ;
; N/A                                     ; None                                                ; 12.360 ns       ; SW[17] ; VGA_G[7] ;
; N/A                                     ; None                                                ; 12.326 ns       ; SW[3]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 12.317 ns       ; SW[3]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 12.287 ns       ; SW[17] ; VGA_R[1] ;
; N/A                                     ; None                                                ; 12.275 ns       ; SW[3]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 12.258 ns       ; SW[17] ; VGA_R[7] ;
; N/A                                     ; None                                                ; 12.258 ns       ; SW[3]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 12.187 ns       ; SW[17] ; VGA_G[3] ;
; N/A                                     ; None                                                ; 12.184 ns       ; SW[17] ; VGA_B[8] ;
; N/A                                     ; None                                                ; 12.175 ns       ; SW[17] ; VGA_R[9] ;
; N/A                                     ; None                                                ; 12.175 ns       ; SW[17] ; VGA_B[9] ;
; N/A                                     ; None                                                ; 12.046 ns       ; SW[17] ; VGA_R[3] ;
; N/A                                     ; None                                                ; 12.045 ns       ; SW[17] ; VGA_R[5] ;
; N/A                                     ; None                                                ; 12.024 ns       ; SW[17] ; VGA_R[4] ;
; N/A                                     ; None                                                ; 11.996 ns       ; SW[17] ; VGA_G[0] ;
; N/A                                     ; None                                                ; 11.984 ns       ; SW[17] ; VGA_R[0] ;
; N/A                                     ; None                                                ; 11.970 ns       ; SW[17] ; VGA_B[6] ;
; N/A                                     ; None                                                ; 11.969 ns       ; SW[17] ; VGA_B[7] ;
; N/A                                     ; None                                                ; 11.842 ns       ; SW[5]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 11.833 ns       ; SW[5]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 11.824 ns       ; SW[4]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 11.815 ns       ; SW[4]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 11.813 ns       ; SW[3]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 11.791 ns       ; SW[5]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 11.786 ns       ; SW[17] ; VGA_G[2] ;
; N/A                                     ; None                                                ; 11.774 ns       ; SW[5]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 11.773 ns       ; SW[4]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 11.756 ns       ; SW[4]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 11.749 ns       ; SW[1]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 11.740 ns       ; SW[1]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 11.739 ns       ; SW[0]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 11.730 ns       ; SW[0]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 11.710 ns       ; SW[3]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 11.703 ns       ; SW[3]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 11.698 ns       ; SW[2]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 11.698 ns       ; SW[1]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 11.689 ns       ; SW[2]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 11.688 ns       ; SW[0]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 11.681 ns       ; SW[1]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 11.671 ns       ; SW[0]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 11.647 ns       ; SW[2]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 11.630 ns       ; SW[2]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 11.603 ns       ; SW[6]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 11.594 ns       ; SW[6]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 11.552 ns       ; SW[6]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 11.535 ns       ; SW[6]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 11.461 ns       ; SW[3]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 11.459 ns       ; SW[3]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 11.445 ns       ; SW[3]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 11.329 ns       ; SW[5]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 11.311 ns       ; SW[4]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 11.278 ns       ; SW[7]  ; VGA_R[2] ;
; N/A                                     ; None                                                ; 11.269 ns       ; SW[7]  ; VGA_R[6] ;
; N/A                                     ; None                                                ; 11.236 ns       ; SW[1]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 11.227 ns       ; SW[7]  ; VGA_R[8] ;
; N/A                                     ; None                                                ; 11.226 ns       ; SW[5]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 11.226 ns       ; SW[0]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 11.219 ns       ; SW[5]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 11.210 ns       ; SW[7]  ; VGA_R[9] ;
; N/A                                     ; None                                                ; 11.208 ns       ; SW[4]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 11.201 ns       ; SW[4]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 11.190 ns       ; SW[3]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 11.185 ns       ; SW[2]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 11.133 ns       ; SW[1]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 11.126 ns       ; SW[1]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 11.123 ns       ; SW[0]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 11.116 ns       ; SW[0]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 11.090 ns       ; SW[6]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 11.082 ns       ; SW[2]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 11.075 ns       ; SW[2]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 10.987 ns       ; SW[6]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 10.980 ns       ; SW[6]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 10.977 ns       ; SW[5]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 10.975 ns       ; SW[5]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 10.961 ns       ; SW[5]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 10.959 ns       ; SW[4]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 10.957 ns       ; SW[4]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 10.943 ns       ; SW[4]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 10.914 ns       ; SW[3]  ; VGA_G[4] ;
; N/A                                     ; None                                                ; 10.884 ns       ; SW[1]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 10.882 ns       ; SW[1]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 10.874 ns       ; SW[0]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 10.872 ns       ; SW[0]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 10.872 ns       ; SW[3]  ; VGA_B[9] ;
; N/A                                     ; None                                                ; 10.871 ns       ; SW[3]  ; VGA_B[8] ;
; N/A                                     ; None                                                ; 10.868 ns       ; SW[1]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 10.858 ns       ; SW[0]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 10.833 ns       ; SW[2]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 10.831 ns       ; SW[2]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 10.817 ns       ; SW[2]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 10.765 ns       ; SW[7]  ; VGA_R[7] ;
; N/A                                     ; None                                                ; 10.738 ns       ; SW[6]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 10.736 ns       ; SW[6]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 10.722 ns       ; SW[6]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 10.717 ns       ; SW[3]  ; VGA_B[1] ;
; N/A                                     ; None                                                ; 10.706 ns       ; SW[5]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 10.688 ns       ; SW[4]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 10.663 ns       ; SW[3]  ; VGA_B[6] ;
; N/A                                     ; None                                                ; 10.662 ns       ; SW[7]  ; VGA_R[0] ;
; N/A                                     ; None                                                ; 10.661 ns       ; SW[3]  ; VGA_B[7] ;
; N/A                                     ; None                                                ; 10.655 ns       ; SW[7]  ; VGA_R[1] ;
; N/A                                     ; None                                                ; 10.617 ns       ; SW[3]  ; VGA_B[3] ;
; N/A                                     ; None                                                ; 10.613 ns       ; SW[1]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 10.610 ns       ; SW[3]  ; VGA_B[2] ;
; N/A                                     ; None                                                ; 10.603 ns       ; SW[0]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 10.562 ns       ; SW[2]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 10.534 ns       ; SW[3]  ; VGA_B[0] ;
; N/A                                     ; None                                                ; 10.510 ns       ; SW[3]  ; VGA_G[3] ;
; N/A                                     ; None                                                ; 10.467 ns       ; SW[6]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 10.462 ns       ; SW[3]  ; VGA_B[5] ;
; N/A                                     ; None                                                ; 10.430 ns       ; SW[5]  ; VGA_G[4] ;
; N/A                                     ; None                                                ; 10.413 ns       ; SW[7]  ; VGA_R[3] ;
; N/A                                     ; None                                                ; 10.412 ns       ; SW[4]  ; VGA_G[4] ;
; N/A                                     ; None                                                ; 10.411 ns       ; SW[7]  ; VGA_R[5] ;
; N/A                                     ; None                                                ; 10.397 ns       ; SW[7]  ; VGA_R[4] ;
; N/A                                     ; None                                                ; 10.388 ns       ; SW[5]  ; VGA_B[9] ;
; N/A                                     ; None                                                ; 10.387 ns       ; SW[5]  ; VGA_B[8] ;
; N/A                                     ; None                                                ; 10.377 ns       ; SW[3]  ; VGA_G[7] ;
; N/A                                     ; None                                                ; 10.370 ns       ; SW[4]  ; VGA_B[9] ;
; N/A                                     ; None                                                ; 10.369 ns       ; SW[4]  ; VGA_B[8] ;
; N/A                                     ; None                                                ; 10.337 ns       ; SW[1]  ; VGA_G[4] ;
; N/A                                     ; None                                                ; 10.327 ns       ; SW[0]  ; VGA_G[4] ;
; N/A                                     ; None                                                ; 10.295 ns       ; SW[1]  ; VGA_B[9] ;
; N/A                                     ; None                                                ; 10.294 ns       ; SW[1]  ; VGA_B[8] ;
; N/A                                     ; None                                                ; 10.293 ns       ; SW[3]  ; VGA_G[9] ;
; N/A                                     ; None                                                ; 10.286 ns       ; SW[2]  ; VGA_G[4] ;
; N/A                                     ; None                                                ; 10.285 ns       ; SW[0]  ; VGA_B[9] ;
; N/A                                     ; None                                                ; 10.284 ns       ; SW[0]  ; VGA_B[8] ;
; N/A                                     ; None                                                ; 10.244 ns       ; SW[2]  ; VGA_B[9] ;
; N/A                                     ; None                                                ; 10.243 ns       ; SW[2]  ; VGA_B[8] ;
; N/A                                     ; None                                                ; 10.233 ns       ; SW[5]  ; VGA_B[1] ;
; N/A                                     ; None                                                ; 10.215 ns       ; SW[4]  ; VGA_B[1] ;
; N/A                                     ; None                                                ; 10.202 ns       ; SW[3]  ; VGA_G[2] ;
; N/A                                     ; None                                                ; 10.191 ns       ; SW[6]  ; VGA_G[4] ;
; N/A                                     ; None                                                ; 10.179 ns       ; SW[5]  ; VGA_B[6] ;
; N/A                                     ; None                                                ; 10.177 ns       ; SW[5]  ; VGA_B[7] ;
; N/A                                     ; None                                                ; 10.162 ns       ; SW[3]  ; VGA_B[4] ;
; N/A                                     ; None                                                ; 10.161 ns       ; SW[4]  ; VGA_B[6] ;
; N/A                                     ; None                                                ; 10.159 ns       ; SW[4]  ; VGA_B[7] ;
; N/A                                     ; None                                                ; 10.149 ns       ; SW[6]  ; VGA_B[9] ;
; N/A                                     ; None                                                ; 10.148 ns       ; SW[6]  ; VGA_B[8] ;
; N/A                                     ; None                                                ; 10.142 ns       ; SW[7]  ; VGA_G[5] ;
; N/A                                     ; None                                                ; 10.140 ns       ; SW[1]  ; VGA_B[1] ;
; N/A                                     ; None                                                ; 10.133 ns       ; SW[5]  ; VGA_B[3] ;
; N/A                                     ; None                                                ; 10.130 ns       ; SW[0]  ; VGA_B[1] ;
; N/A                                     ; None                                                ; 10.126 ns       ; SW[5]  ; VGA_B[2] ;
; N/A                                     ; None                                                ; 10.115 ns       ; SW[4]  ; VGA_B[3] ;
; N/A                                     ; None                                                ; 10.108 ns       ; SW[4]  ; VGA_B[2] ;
; N/A                                     ; None                                                ; 10.100 ns       ; SW[3]  ; VGA_G[0] ;
; N/A                                     ; None                                                ; 10.099 ns       ; SW[3]  ; VGA_G[1] ;
; N/A                                     ; None                                                ; 10.094 ns       ; SW[3]  ; VGA_G[8] ;
; N/A                                     ; None                                                ; 10.089 ns       ; SW[2]  ; VGA_B[1] ;
; N/A                                     ; None                                                ; 10.086 ns       ; SW[1]  ; VGA_B[6] ;
; N/A                                     ; None                                                ; 10.084 ns       ; SW[1]  ; VGA_B[7] ;
; N/A                                     ; None                                                ; 10.076 ns       ; SW[0]  ; VGA_B[6] ;
; N/A                                     ; None                                                ; 10.074 ns       ; SW[0]  ; VGA_B[7] ;
; N/A                                     ; None                                                ; 10.050 ns       ; SW[5]  ; VGA_B[0] ;
; N/A                                     ; None                                                ; 10.040 ns       ; SW[1]  ; VGA_B[3] ;
; N/A                                     ; None                                                ; 10.035 ns       ; SW[2]  ; VGA_B[6] ;
; N/A                                     ; None                                                ; 10.033 ns       ; SW[1]  ; VGA_B[2] ;
; N/A                                     ; None                                                ; 10.033 ns       ; SW[2]  ; VGA_B[7] ;
; N/A                                     ; None                                                ; 10.032 ns       ; SW[4]  ; VGA_B[0] ;
; N/A                                     ; None                                                ; 10.030 ns       ; SW[0]  ; VGA_B[3] ;
; N/A                                     ; None                                                ; 10.026 ns       ; SW[5]  ; VGA_G[3] ;
; N/A                                     ; None                                                ; 10.023 ns       ; SW[0]  ; VGA_B[2] ;
; N/A                                     ; None                                                ; 10.008 ns       ; SW[4]  ; VGA_G[3] ;
; N/A                                     ; None                                                ; 9.994 ns        ; SW[6]  ; VGA_B[1] ;
; N/A                                     ; None                                                ; 9.989 ns        ; SW[2]  ; VGA_B[3] ;
; N/A                                     ; None                                                ; 9.982 ns        ; SW[2]  ; VGA_B[2] ;
; N/A                                     ; None                                                ; 9.978 ns        ; SW[5]  ; VGA_B[5] ;
; N/A                                     ; None                                                ; 9.960 ns        ; SW[4]  ; VGA_B[5] ;
; N/A                                     ; None                                                ; 9.957 ns        ; SW[1]  ; VGA_B[0] ;
; N/A                                     ; None                                                ; 9.947 ns        ; SW[0]  ; VGA_B[0] ;
; N/A                                     ; None                                                ; 9.940 ns        ; SW[6]  ; VGA_B[6] ;
; N/A                                     ; None                                                ; 9.938 ns        ; SW[6]  ; VGA_B[7] ;
; N/A                                     ; None                                                ; 9.933 ns        ; SW[1]  ; VGA_G[3] ;
; N/A                                     ; None                                                ; 9.923 ns        ; SW[0]  ; VGA_G[3] ;
; N/A                                     ; None                                                ; 9.906 ns        ; SW[2]  ; VGA_B[0] ;
; N/A                                     ; None                                                ; 9.894 ns        ; SW[6]  ; VGA_B[3] ;
; N/A                                     ; None                                                ; 9.893 ns        ; SW[5]  ; VGA_G[7] ;
; N/A                                     ; None                                                ; 9.887 ns        ; SW[6]  ; VGA_B[2] ;
; N/A                                     ; None                                                ; 9.885 ns        ; SW[1]  ; VGA_B[5] ;
; N/A                                     ; None                                                ; 9.882 ns        ; SW[2]  ; VGA_G[3] ;
; N/A                                     ; None                                                ; 9.875 ns        ; SW[4]  ; VGA_G[7] ;
; N/A                                     ; None                                                ; 9.875 ns        ; SW[0]  ; VGA_B[5] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+--------+----------+


+----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                         ;
+---------------+-------------+-----------+-------------+--------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                     ; To Clock  ;
+---------------+-------------+-----------+-------------+--------------------------------------------------------+-----------+
; N/A           ; None        ; 3.191 ns  ; SW[7]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; 2.866 ns  ; SW[6]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; 2.771 ns  ; SW[2]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; 2.730 ns  ; SW[0]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; 2.720 ns  ; SW[1]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; 2.645 ns  ; SW[4]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; 2.627 ns  ; SW[5]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; 2.143 ns  ; SW[3]       ; red_boundary:inst5|inst9                               ; CLOCK_50  ;
; N/A           ; None        ; -0.028 ns ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A           ; None        ; -0.032 ns ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A           ; None        ; -0.332 ns ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A           ; None        ; -0.335 ns ; GPIO_1[23]  ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
; N/A           ; None        ; -0.994 ns ; DRAM_DQ[8]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; N/A           ; None        ; -0.998 ns ; DRAM_DQ[0]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[0]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[5]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[5]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[4]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[4]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[3]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[3]       ; CLOCK_50  ;
; N/A           ; None        ; -1.000 ns ; DRAM_DQ[6]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
; N/A           ; None        ; -1.009 ns ; DRAM_DQ[12] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; N/A           ; None        ; -1.009 ns ; DRAM_DQ[11] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; N/A           ; None        ; -1.019 ns ; DRAM_DQ[14] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; N/A           ; None        ; -1.019 ns ; DRAM_DQ[13] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; N/A           ; None        ; -1.024 ns ; DRAM_DQ[10] ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[10]      ; CLOCK_50  ;
; N/A           ; None        ; -1.024 ns ; DRAM_DQ[9]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; N/A           ; None        ; -1.024 ns ; DRAM_DQ[7]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; N/A           ; None        ; -1.028 ns ; DRAM_DQ[2]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2]       ; CLOCK_50  ;
; N/A           ; None        ; -1.028 ns ; DRAM_DQ[1]  ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[1]       ; CLOCK_50  ;
; N/A           ; None        ; -1.809 ns ; GPIO_1[9]   ; DE2_D5M:inst1|rCCD_DATA[4]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.233 ns ; KEY[2]      ; DE2_D5M:inst1|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A           ; None        ; -2.235 ns ; GPIO_1[11]  ; DE2_D5M:inst1|rCCD_DATA[2]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.337 ns ; GPIO_1[3]   ; DE2_D5M:inst1|rCCD_DATA[10]                            ; GPIO_1[0] ;
; N/A           ; None        ; -2.387 ns ; GPIO_1[1]   ; DE2_D5M:inst1|rCCD_DATA[11]                            ; GPIO_1[0] ;
; N/A           ; None        ; -2.513 ns ; GPIO_1[21]  ; DE2_D5M:inst1|rCCD_LVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -2.529 ns ; GPIO_1[13]  ; DE2_D5M:inst1|rCCD_DATA[0]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.557 ns ; GPIO_1[6]   ; DE2_D5M:inst1|rCCD_DATA[7]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.651 ns ; GPIO_1[4]   ; DE2_D5M:inst1|rCCD_DATA[9]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.653 ns ; GPIO_1[10]  ; DE2_D5M:inst1|rCCD_DATA[3]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.655 ns ; GPIO_1[12]  ; DE2_D5M:inst1|rCCD_DATA[1]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.732 ns ; GPIO_1[7]   ; DE2_D5M:inst1|rCCD_DATA[6]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.796 ns ; GPIO_1[5]   ; DE2_D5M:inst1|rCCD_DATA[8]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.797 ns ; GPIO_1[8]   ; DE2_D5M:inst1|rCCD_DATA[5]                             ; GPIO_1[0] ;
; N/A           ; None        ; -2.845 ns ; GPIO_1[22]  ; DE2_D5M:inst1|rCCD_FVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -3.115 ns ; KEY[3]      ; DE2_D5M:inst1|CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A           ; None        ; -3.266 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A           ; None        ; -3.663 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A           ; None        ; -4.564 ns ; KEY[1]      ; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
+---------------+-------------+-----------+-------------+--------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                              ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+
; Option          ; Setting ; From                          ; To                               ; Entity Name ; Help                                                                       ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+
; tsu Requirement ; 4 ns    ; *                             ; rCCD_DATA                        ;             ; No element named rCCD_DATA was found in the netlist                        ;
; tsu Requirement ; 4 ns    ; *                             ; rCCD_FVAL                        ;             ; No element named rCCD_FVAL was found in the netlist                        ;
; tsu Requirement ; 4 ns    ; *                             ; rCCD_LVAL                        ;             ; No element named rCCD_LVAL was found in the netlist                        ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|Pre_FVAL          ;             ; No element named CCD_Capture:u3|Pre_FVAL was found in the netlist          ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|mCCD_DATA         ;             ; No element named CCD_Capture:u3|mCCD_DATA was found in the netlist         ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|mCCD_LVAL         ;             ; No element named CCD_Capture:u3|mCCD_LVAL was found in the netlist         ;
; tco Requirement ; 1 ns    ; *                             ; Sdram_Control_4Port:u11|mDATAOUT ;             ; No element named Sdram_Control_4Port:u11|mDATAOUT was found in the netlist ;
; tco Requirement ; 1 ns    ; *                             ; Sdram_Control_4Port:u6|mDATAOUT  ;             ; No element named Sdram_Control_4Port:u6|mDATAOUT was found in the netlist  ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_B      ; oVGA_B                           ;             ; No element named VGA_Controller:u1|oVGA_B was found in the netlist         ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_BLANK  ; oVGA_BLANK_N                     ;             ; No element named VGA_Controller:u1|oVGA_BLANK was found in the netlist     ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_G      ; oVGA_G                           ;             ; No element named VGA_Controller:u1|oVGA_G was found in the netlist         ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_H_SYNC ; oVGA_HS                          ;             ; No element named VGA_Controller:u1|oVGA_H_SYNC was found in the netlist    ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_R      ; oVGA_R                           ;             ; No element named VGA_Controller:u1|oVGA_R was found in the netlist         ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_V_SYNC ; oVGA_VS                          ;             ; No element named VGA_Controller:u1|oVGA_V_SYNC was found in the netlist    ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 13 12:57:09 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "GPIO_1[0]" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "red_boundary:inst5|inst18" as buffer
    Info: Detected ripple clock "DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "DE2_D5M:inst1|rClk[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -2.204 ns for clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" between source register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]" and destination register "DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]"
    Info: Fmax is 142.78 MHz (period= 7.004 ns)
    Info: + Largest register to register requirement is 4.594 ns
        Info: + Setup relationship between source and destination is 4.800 ns
            Info: + Latch edge is 2.442 ns
                Info: Clock period of Destination clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.008 ns
            Info: + Shortest clock path from clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X50_Y22_N23; Fanout = 5; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
            Info: - Longest clock path from clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X17_Y25_N27; Fanout = 1; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y25_N27; Fanout = 1; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]'
        Info: 2: + IC(0.512 ns) + CELL(0.414 ns) = 0.926 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.997 ns; Loc. = LCCOMB_X17_Y25_N10; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.068 ns; Loc. = LCCOMB_X17_Y25_N12; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.227 ns; Loc. = LCCOMB_X17_Y25_N14; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.298 ns; Loc. = LCCOMB_X17_Y25_N16; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.369 ns; Loc. = LCCOMB_X17_Y25_N18; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.440 ns; Loc. = LCCOMB_X17_Y25_N20; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.511 ns; Loc. = LCCOMB_X17_Y25_N22; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 1.921 ns; Loc. = LCCOMB_X17_Y25_N24; Fanout = 20; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16'
        Info: 11: + IC(1.748 ns) + CELL(0.275 ns) = 3.944 ns; Loc. = LCCOMB_X45_Y22_N14; Fanout = 4; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|mWR~5'
        Info: 12: + IC(0.476 ns) + CELL(0.437 ns) = 4.857 ns; Loc. = LCCOMB_X45_Y22_N30; Fanout = 3; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~7'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 5.265 ns; Loc. = LCCOMB_X45_Y22_N24; Fanout = 5; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]~8'
        Info: 14: + IC(0.873 ns) + CELL(0.660 ns) = 6.798 ns; Loc. = LCFF_X50_Y22_N23; Fanout = 5; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]'
        Info: Total cell delay = 2.931 ns ( 43.12 % )
        Info: Total interconnect delay = 3.867 ns ( 56.88 % )
Warning: Can't achieve timing requirement Clock Setup: 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0' along 3810 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 2.856 ns for clock "CLOCK_50" between source register "DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]" and destination register "red_boundary:inst5|inst9"
    Info: Fmax is 47.29 MHz (period= 21.144 ns)
    Info: + Largest register to register requirement is 23.706 ns
        Info: + Setup relationship between source and destination is 24.000 ns
            Info: + Latch edge is 24.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.080 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 6.405 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.302 ns) + CELL(0.787 ns) = 3.088 ns; Loc. = LCFF_X27_Y19_N9; Fanout = 7; REG Node = 'DE2_D5M:inst1|rClk[0]'
                Info: 3: + IC(1.359 ns) + CELL(0.398 ns) = 4.845 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 1; COMB Node = 'red_boundary:inst5|inst18'
                Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.405 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5|inst9'
                Info: Total cell delay = 2.721 ns ( 42.48 % )
                Info: Total interconnect delay = 3.684 ns ( 57.52 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 6.485 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.302 ns) + CELL(0.787 ns) = 3.088 ns; Loc. = LCFF_X27_Y19_N9; Fanout = 7; REG Node = 'DE2_D5M:inst1|rClk[0]'
                Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.926 ns; Loc. = CLKCTRL_G10; Fanout = 408; COMB Node = 'DE2_D5M:inst1|rClk[0]~clkctrl'
                Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 6.485 ns; Loc. = LCFF_X14_Y20_N5; Fanout = 2; REG Node = 'DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]'
                Info: Total cell delay = 2.323 ns ( 35.82 % )
                Info: Total interconnect delay = 4.162 ns ( 64.18 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 20.850 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N5; Fanout = 2; REG Node = 'DE2_D5M:inst1|VGA_Controller:u1|oSubG[1]'
        Info: 2: + IC(0.761 ns) + CELL(0.414 ns) = 1.175 ns; Loc. = LCCOMB_X17_Y20_N12; Fanout = 2; COMB Node = 'rgb2gray:inst|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.334 ns; Loc. = LCCOMB_X17_Y20_N14; Fanout = 2; COMB Node = 'rgb2gray:inst|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.744 ns; Loc. = LCCOMB_X17_Y20_N16; Fanout = 2; COMB Node = 'rgb2gray:inst|Add0~6'
        Info: 5: + IC(0.438 ns) + CELL(0.485 ns) = 2.667 ns; Loc. = LCCOMB_X18_Y20_N14; Fanout = 2; COMB Node = 'rgb2gray:inst|Add1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.738 ns; Loc. = LCCOMB_X18_Y20_N16; Fanout = 2; COMB Node = 'rgb2gray:inst|Add1~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.809 ns; Loc. = LCCOMB_X18_Y20_N18; Fanout = 2; COMB Node = 'rgb2gray:inst|Add1~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.880 ns; Loc. = LCCOMB_X18_Y20_N20; Fanout = 2; COMB Node = 'rgb2gray:inst|Add1~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.951 ns; Loc. = LCCOMB_X18_Y20_N22; Fanout = 2; COMB Node = 'rgb2gray:inst|Add1~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.022 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 2; COMB Node = 'rgb2gray:inst|Add1~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.093 ns; Loc. = LCCOMB_X18_Y20_N26; Fanout = 2; COMB Node = 'rgb2gray:inst|Add1~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X18_Y20_N28; Fanout = 1; COMB Node = 'rgb2gray:inst|Add1~21'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 3.574 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 25; COMB Node = 'rgb2gray:inst|Add1~22'
        Info: 14: + IC(0.971 ns) + CELL(0.150 ns) = 4.695 ns; Loc. = LCCOMB_X18_Y19_N2; Fanout = 2; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[3]~49'
        Info: 15: + IC(0.251 ns) + CELL(0.393 ns) = 5.339 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~3'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.410 ns; Loc. = LCCOMB_X18_Y19_N26; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~5'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.820 ns; Loc. = LCCOMB_X18_Y19_N28; Fanout = 6; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_3~6'
        Info: 18: + IC(0.475 ns) + CELL(0.150 ns) = 6.445 ns; Loc. = LCCOMB_X19_Y19_N2; Fanout = 2; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[6]~52'
        Info: 19: + IC(0.245 ns) + CELL(0.393 ns) = 7.083 ns; Loc. = LCCOMB_X19_Y19_N12; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~3'
        Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 7.242 ns; Loc. = LCCOMB_X19_Y19_N14; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~5'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 7.652 ns; Loc. = LCCOMB_X19_Y19_N16; Fanout = 6; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_4~6'
        Info: 22: + IC(0.297 ns) + CELL(0.275 ns) = 8.224 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 2; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[9]~55'
        Info: 23: + IC(0.273 ns) + CELL(0.414 ns) = 8.911 ns; Loc. = LCCOMB_X19_Y19_N24; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~3'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.982 ns; Loc. = LCCOMB_X19_Y19_N26; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~5'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 9.392 ns; Loc. = LCCOMB_X19_Y19_N28; Fanout = 6; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_5~6'
        Info: 26: + IC(0.471 ns) + CELL(0.150 ns) = 10.013 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 2; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[12]~59'
        Info: 27: + IC(0.451 ns) + CELL(0.414 ns) = 10.878 ns; Loc. = LCCOMB_X20_Y19_N8; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~3'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.949 ns; Loc. = LCCOMB_X20_Y19_N10; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~5'
        Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 11.359 ns; Loc. = LCCOMB_X20_Y19_N12; Fanout = 6; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_6~6'
        Info: 30: + IC(0.283 ns) + CELL(0.150 ns) = 11.792 ns; Loc. = LCCOMB_X20_Y19_N28; Fanout = 2; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62'
        Info: 31: + IC(0.449 ns) + CELL(0.414 ns) = 12.655 ns; Loc. = LCCOMB_X20_Y19_N20; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~3'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 12.726 ns; Loc. = LCCOMB_X20_Y19_N22; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~5'
        Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 13.136 ns; Loc. = LCCOMB_X20_Y19_N24; Fanout = 6; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_7~6'
        Info: 34: + IC(0.446 ns) + CELL(0.150 ns) = 13.732 ns; Loc. = LCCOMB_X20_Y19_N26; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[19]~63'
        Info: 35: + IC(0.452 ns) + CELL(0.393 ns) = 14.577 ns; Loc. = LCCOMB_X21_Y19_N28; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~5'
        Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 14.987 ns; Loc. = LCCOMB_X21_Y19_N30; Fanout = 6; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_8~6'
        Info: 37: + IC(0.433 ns) + CELL(0.275 ns) = 15.695 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 2; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[21]~68'
        Info: 38: + IC(0.273 ns) + CELL(0.414 ns) = 16.382 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~3'
        Info: 39: + IC(0.000 ns) + CELL(0.159 ns) = 16.541 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~5'
        Info: 40: + IC(0.000 ns) + CELL(0.410 ns) = 16.951 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 4; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_9~6'
        Info: 41: + IC(0.274 ns) + CELL(0.275 ns) = 17.500 ns; Loc. = LCCOMB_X22_Y19_N28; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[24]~70'
        Info: 42: + IC(0.251 ns) + CELL(0.393 ns) = 18.144 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~1'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 18.215 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~3'
        Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 18.625 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 1; COMB Node = 'rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|op_10~4'
        Info: 45: + IC(0.428 ns) + CELL(0.393 ns) = 19.446 ns; Loc. = LCCOMB_X23_Y19_N8; Fanout = 1; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~1'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 19.517 ns; Loc. = LCCOMB_X23_Y19_N10; Fanout = 1; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~3'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 19.588 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 1; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~5'
        Info: 48: + IC(0.000 ns) + CELL(0.159 ns) = 19.747 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 1; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~7'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 19.818 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 1; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~9'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 19.889 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 1; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~11'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 19.960 ns; Loc. = LCCOMB_X23_Y19_N20; Fanout = 1; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~13'
        Info: 52: + IC(0.000 ns) + CELL(0.410 ns) = 20.370 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 22; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14'
        Info: 53: + IC(0.247 ns) + CELL(0.149 ns) = 20.766 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 1; COMB Node = 'colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20'
        Info: 54: + IC(0.000 ns) + CELL(0.084 ns) = 20.850 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5|inst9'
        Info: Total cell delay = 12.681 ns ( 60.82 % )
        Info: Total interconnect delay = 8.169 ns ( 39.18 % )
Info: Clock "GPIO_1[0]" has Internal fmax of 53.82 MHz between source register "DE2_D5M:inst1|RAW2RGB:u4|mDVAL" and destination register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]" (period= 18.58 ns)
    Info: + Longest register to register delay is 9.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y22_N17; Fanout = 6; REG Node = 'DE2_D5M:inst1|RAW2RGB:u4|mDVAL'
        Info: 2: + IC(0.753 ns) + CELL(0.150 ns) = 0.903 ns; Loc. = LCCOMB_X54_Y22_N8; Fanout = 45; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|valid_wrreq~0'
        Info: 3: + IC(0.282 ns) + CELL(0.385 ns) = 1.570 ns; Loc. = LCCOMB_X54_Y22_N24; Fanout = 4; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~0'
        Info: 4: + IC(0.759 ns) + CELL(0.275 ns) = 2.604 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 3; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|cntr_cout[5]~0'
        Info: 5: + IC(0.418 ns) + CELL(0.275 ns) = 3.297 ns; Loc. = LCCOMB_X55_Y25_N28; Fanout = 2; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|_~1'
        Info: 6: + IC(0.251 ns) + CELL(0.416 ns) = 3.964 ns; Loc. = LCCOMB_X55_Y25_N14; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~3'
        Info: 7: + IC(5.498 ns) + CELL(0.420 ns) = 9.882 ns; Loc. = LCCOMB_X64_Y25_N20; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]~feeder'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 9.966 ns; Loc. = LCFF_X64_Y25_N21; Fanout = 4; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
        Info: Total cell delay = 2.005 ns ( 20.12 % )
        Info: Total interconnect delay = 7.961 ns ( 79.88 % )
    Info: - Smallest clock skew is 0.890 ns
        Info: + Shortest clock path from clock "GPIO_1[0]" to destination register is 3.543 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 865; COMB Node = 'GPIO_1~35'
            Info: 3: + IC(2.144 ns) + CELL(0.537 ns) = 3.543 ns; Loc. = LCFF_X64_Y25_N21; Fanout = 4; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]'
            Info: Total cell delay = 1.399 ns ( 39.49 % )
            Info: Total interconnect delay = 2.144 ns ( 60.51 % )
        Info: - Longest clock path from clock "GPIO_1[0]" to source register is 2.653 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 865; COMB Node = 'GPIO_1~35'
            Info: 3: + IC(1.254 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X58_Y22_N17; Fanout = 6; REG Node = 'DE2_D5M:inst1|RAW2RGB:u4|mDVAL'
            Info: Total cell delay = 1.399 ns ( 52.73 % )
            Info: Total interconnect delay = 1.254 ns ( 47.27 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 391 ps for clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" between source register "DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw" and destination register "DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y20_N22; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" is 4.800 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
            Info: - Shortest clock path from clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X35_Y20_N23; Fanout = 3; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK" and destination register "DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X62_Y19_N26; Fanout = 1; COMB Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 24.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.100 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.965 ns) + CELL(0.787 ns) = 3.751 ns; Loc. = LCFF_X62_Y19_N5; Fanout = 3; REG Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(0.792 ns) + CELL(0.000 ns) = 4.543 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.100 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK'
                Info: Total cell delay = 2.323 ns ( 38.08 % )
                Info: Total interconnect delay = 3.777 ns ( 61.92 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 6.100 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.965 ns) + CELL(0.787 ns) = 3.751 ns; Loc. = LCFF_X62_Y19_N5; Fanout = 3; REG Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(0.792 ns) + CELL(0.000 ns) = 4.543 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.100 ns; Loc. = LCFF_X62_Y19_N27; Fanout = 4; REG Node = 'DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK'
                Info: Total cell delay = 2.323 ns ( 38.08 % )
                Info: Total interconnect delay = 3.777 ns ( 61.92 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve timing requirement tsu along 15 path(s). See Report window for details.
Info: Slack time is -192 ps for clock "CLOCK_50" between source pin "DRAM_DQ[2]" and destination register "DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2]"
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 1.192 ns
        Info: + Longest pin to register delay is 1.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA1; Fanout = 1; PIN Node = 'DRAM_DQ[2]'
            Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y8_N3; Fanout = 4; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2]'
            Info: Total cell delay = 1.229 ns ( 100.00 % )
        Info: - Offset between input clock "CLOCK_50" and output clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" is -2.358 ns
        Info: + Micro setup delay of destination is 0.076 ns
        Info: - Shortest clock path from clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.112 ns) + CELL(0.268 ns) = 2.471 ns; Loc. = IOC_X0_Y8_N3; Fanout = 4; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[2]'
            Info: Total cell delay = 0.268 ns ( 10.85 % )
            Info: Total interconnect delay = 2.203 ns ( 89.15 % )
Warning: Can't achieve timing requirement tco along 128 path(s). See Report window for details.
Info: Slack time is -7.342 ns for clock "CLOCK_50" between source register "DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]" and destination pin "DRAM_DQ[5]"
    Info: + tco requirement for source register and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 8.342 ns
        Info: + Offset between input clock "CLOCK_50" and output clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" is -2.358 ns
        Info: + Longest clock path from clock "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.640 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1145; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X50_Y22_N5; Fanout = 5; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]'
            Info: Total cell delay = 0.537 ns ( 20.34 % )
            Info: Total interconnect delay = 2.103 ns ( 79.66 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Longest register to pin delay is 7.810 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y22_N5; Fanout = 5; REG Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[0]'
            Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X50_Y22_N2; Fanout = 25; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]~0'
            Info: 3: + IC(0.785 ns) + CELL(0.419 ns) = 1.803 ns; Loc. = LCCOMB_X51_Y23_N24; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~22'
            Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.327 ns; Loc. = LCCOMB_X51_Y23_N6; Fanout = 1; COMB Node = 'DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[5]~23'
            Info: 5: + IC(2.851 ns) + CELL(2.632 ns) = 7.810 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'DRAM_DQ[5]'
            Info: Total cell delay = 3.597 ns ( 46.06 % )
            Info: Total interconnect delay = 4.213 ns ( 53.94 % )
Info: Longest tpd from source pin "SW[17]" to destination pin "VGA_B[5]" is 13.503 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 30; PIN Node = 'SW[17]'
    Info: 2: + IC(6.683 ns) + CELL(0.413 ns) = 7.948 ns; Loc. = LCCOMB_X16_Y24_N22; Fanout = 1; COMB Node = 'colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~8'
    Info: 3: + IC(0.684 ns) + CELL(0.438 ns) = 9.070 ns; Loc. = LCCOMB_X20_Y24_N12; Fanout = 1; COMB Node = 'colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[5]~9'
    Info: 4: + IC(1.615 ns) + CELL(2.818 ns) = 13.503 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'VGA_B[5]'
    Info: Total cell delay = 4.521 ns ( 33.48 % )
    Info: Total interconnect delay = 8.982 ns ( 66.52 % )
Info: th for register "red_boundary:inst5|inst9" (data pin = "SW[7]", clock pin = "CLOCK_50") is 3.191 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.302 ns) + CELL(0.787 ns) = 3.088 ns; Loc. = LCFF_X27_Y19_N9; Fanout = 7; REG Node = 'DE2_D5M:inst1|rClk[0]'
        Info: 3: + IC(0.477 ns) + CELL(0.787 ns) = 4.352 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated|safe_q[1]'
        Info: 4: + IC(0.718 ns) + CELL(0.150 ns) = 5.220 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 1; COMB Node = 'red_boundary:inst5|inst18'
        Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 6.780 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5|inst9'
        Info: Total cell delay = 3.260 ns ( 48.08 % )
        Info: Total interconnect delay = 3.520 ns ( 51.92 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'SW[7]'
        Info: 2: + IC(1.977 ns) + CELL(0.419 ns) = 3.375 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 22; COMB Node = 'lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated|op_1~14'
        Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 3.771 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 1; COMB Node = 'colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[9]~20'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.855 ns; Loc. = LCFF_X23_Y19_N7; Fanout = 30; REG Node = 'red_boundary:inst5|inst9'
        Info: Total cell delay = 1.631 ns ( 42.31 % )
        Info: Total interconnect delay = 2.224 ns ( 57.69 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Mon Jul 13 12:57:11 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


