---
id: stm32-code-gen-cache
title: é«˜é€Ÿç¼“å­˜
sidebar_position: 13
---

# é«˜é€Ÿç¼“å­˜ (Cache)

åœ¨ STM32 H7/F7 ç­‰å¸¦ Cache çš„ç³»åˆ—ä¸­ï¼Œ**LibXR** æ¡†æ¶å·²è‡ªåŠ¨é€‚é… Cache ç‰¹æ€§ï¼Œè‡ªåŠ¨è¿›è¡Œ Cache åŒæ­¥ï¼Œä¿è¯æ•°æ®ä¸€è‡´æ€§ã€‚ç”¨æˆ·ä»…éœ€åœ¨ CubeMX ä¸­å¼€å¯ I-Cache å’Œ D-Cacheï¼Œå³å¯è·å¾—é«˜æ€§èƒ½ï¼Œæ— éœ€æ‰‹åŠ¨é…ç½® MPUã€‚

---

## Cache é…ç½®åŸºç¡€

- å‚è€ƒ `ST AN4839 åº”ç”¨ç¬”è®°`ï¼š**MPU å…³é—­æ—¶ï¼ŒSRAM åŒºåŸŸé»˜è®¤ä¸º WBWAï¼ˆWrite-Back, Write-Allocateï¼‰æ¨¡å¼ã€‚**
- å¼€å¯ MPU åï¼ŒCache ç­–ç•¥å¯ä»¥è‡ªå®šä¹‰ï¼Œæ­¤å¤„æš‚ä¸è®¨è®ºã€‚

---

## DMA ç¼“å†²åŒºå†…å­˜åˆ†åŒºæ¨è

ä»¥ STM32H750 ä¸ºä¾‹ï¼Œå…¶å†…éƒ¨æœ‰å¤šä¸ª RAM åŒºåŸŸï¼š**AXI RAMã€SRAM1/2/3/4ã€ITCMRAMã€DTCMRAM**ã€‚æ¯ç§å†…å­˜ä¸ Cache å’Œ DMA çš„å…³ç³»å¦‚ä¸‹ï¼š

- âœ…ï¼š**æ— éœ€å…³å¿ƒ Cache ä¸€è‡´æ€§**ï¼ˆTCMï¼ŒCPUç›´è¿ï¼ŒDMAæ— æ³•è®¿é—®ï¼‰
- ğŸ”„ï¼š**éœ€è¦ Cache åŒæ­¥**ï¼ˆCacheableï¼ŒDMA/CPU å¯è®¿é—®ï¼ŒLibXR å·²è‡ªåŠ¨å¤„ç†ï¼‰
- âŒï¼š**DMA æ— æ³•è®¿é—®**

|      | AXI RAM | SRAM1 | SRAM2 | SRAM3 | SRAM4 | ITCMRAM | DTCMRAM |
| ---- | ------- | ----- | ----- | ----- | ----- | ------- | ------- |
| CPU  | ğŸ”„       | ğŸ”„     | ğŸ”„     | ğŸ”„     | ğŸ”„     | âœ…       | âœ…       |
| DMA1 | ğŸ”„       | ğŸ”„     | ğŸ”„     | ğŸ”„     | ğŸ”„     | âŒ       | âŒ       |
| DMA2 | ğŸ”„       | ğŸ”„     | ğŸ”„     | ğŸ”„     | ğŸ”„     | âŒ       | âŒ       |
| BDMA | âŒ       | âŒ     | âŒ     | âŒ     | ğŸ”„     | âŒ       | âŒ       |

**è¯´æ˜ï¼š**
- AXI RAMã€SRAM1~4ï¼šé€‚åˆåšå¤§å®¹é‡ç¼“å†²åŒºï¼Œä½† DMA è¯»å†™æ—¶**éœ€è¦ Cache åŒæ­¥**ï¼ˆLibXR è‡ªåŠ¨å¤„ç†ï¼‰ã€‚
- ITCMRAMã€DTCMRAMï¼šCPU ç‹¬äº«ï¼Œé«˜é€Ÿã€ä½å»¶è¿Ÿï¼Œ**ä¸å‚ä¸ Cacheï¼Œä¸é€‚åˆ DMA Buffer**ï¼ˆDMA é€šå¸¸æ— æ³•è®¿é—®ï¼‰ã€‚
- SRAM4ï¼šSTM32H7 ä¸Šå”¯ä¸€æ”¯æŒ BDMA çš„å†…å­˜åŒºï¼Œé€‚åˆç‰¹æ®Šå¤–è®¾ç”¨ä½œç¼“å†²ã€‚

---

## é“¾æ¥è„šæœ¬åˆ†åŒºç¤ºä¾‹

åœ¨ `STM32H7` çš„ `.ld` æ–‡ä»¶ä¸­å¢åŠ å¦‚ä¸‹ sectionï¼Œå¯ä»¥è®©ç‰¹å®šå˜é‡æ”¾åˆ°å¯¹åº”ç‰©ç†å†…å­˜åŒºåŸŸï¼š

```ld
.ram_d3 (NOLOAD) : 
{
  . = ALIGN(4);
  *(.ram_d3)
  *(.ram_d3*)
  . = ALIGN(4);
} >RAM_D3

.axi_ram (NOLOAD) :
{
  . = ALIGN(4);
  *(.axi_ram)
  *(.axi_ram*)
  . = ALIGN(4);
} >RAM
```

---

## LibXR ç¼“å†²åŒºåˆ†é…é…ç½®ç¤ºä¾‹

åœ¨ LibXR çš„ `libxr_config.yaml` æˆ–ä½ çš„é¡¹ç›®é…ç½®ä¸­ï¼Œæ¨èä¸ºæ¯ä¸ª DMA å¤–è®¾**æ˜¾å¼æŒ‡å®šç¼“å†²åŒºåˆ†åŒº**ï¼Œå¦‚ä¸‹ï¼š

```yaml
SPI:
  spi4:
    tx_buffer_size: 32
    rx_buffer_size: 32
    dma_section: '.axi_ram'
    dma_enable_min_size: 3
I2C:
  i2c1:
    buffer_size: 32
    dma_section: '.axi_ram'
    dma_enable_min_size: 3
USART:
  lpuart1:
    tx_buffer_size: 128
    rx_buffer_size: 128
    dma_section: '.ram_d3'
    tx_queue_size: 5
  usart1:
    tx_buffer_size: 128
    rx_buffer_size: 128
    dma_section: '.axi_ram'
    tx_queue_size: 5
ADC:
  adc3:
    buffer_size: 128
    dma_section: '.ram_d3'
    vref: 3.3
```

---

## ç”Ÿæˆç»“æœä¸¾ä¾‹

é€šè¿‡ `xr_gen_code_stm32 -i ./.config.yaml -o ./User/app_main.cpp` è‡ªåŠ¨ç”Ÿæˆï¼š

```cpp
static uint16_t adc3_buf[64] __attribute__((section(".ram_d3")));
static uint8_t spi4_tx_buf[32] __attribute__((section(".axi_ram")));
static uint8_t spi4_rx_buf[32] __attribute__((section(".axi_ram")));
static uint8_t lpuart1_tx_buf[128] __attribute__((section(".ram_d3")));
static uint8_t lpuart1_rx_buf[128] __attribute__((section(".ram_d3")));
static uint8_t usart1_tx_buf[128] __attribute__((section(".axi_ram")));
static uint8_t usart1_rx_buf[128] __attribute__((section(".axi_ram")));
static uint8_t i2c1_buf[32] __attribute__((section(".axi_ram")));
```

## ä½¿ç”¨

ä¸æ— Cacheæ—¶ä¸€è‡´ï¼Œæ— éœ€ç‰¹åˆ«å¤„ç†ã€‚
