// SPDX-License-Identifier: GPL-2.0+
/* Copyright (c) 2023-2024 Siliconwaves, Inc */

#include "wave3000.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>

/* Clock frequency (in Hz) of the PCB crystal for rtcclk */
#define RTCCLK_FREQ		18750000

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	model = "Siliconwaves w3k fpag board";
	compatible = "siliconwaves,w3k-fpga";

	chosen {
		stdout-path = "serial0";
	};

	cpus {
		timebase-frequency = <RTCCLK_FREQ>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x10000000>;
	};

	soc {
	};

	rtcclk: rtcclk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <RTCCLK_FREQ>;
		clock-output-names = "rtcclk";
	};
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&spi0 {
	status = "okay";
#if 0
	esp32@0 {
		compatible = "espressif,esp32-c6";
		reg = <0>;
		spi-max-frequency = <20000000>;
		handshake = <&gpio0 15 0>;
		reset = <&gpio0 17 0>;
		dataready = <&gpio0 16 0>;
	};
#endif
};

&sdhci0{
	status = "okay";
};

&qspi {
	status = "okay";
	flash0: w25q256jw@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "winbond,w25q256jw", "jedec,spi-nor";
		spi-max-frequency = <20000000>;
		partitions {
			compatible = "fixed-partitions";
			//128KB
			partition@0 {
				label = "u-boot-spl";
				reg = <0x0 0x20000>;
				read-only;
			};
			//1024KB
			partition@20000 {
				label = "u-boot";
				reg = <0x20000 0x100000>;
			};
			//64KB
			partition@120000 {
				label = "u-boot-env";
				reg = <0x120000 0x10000>;
			};
			//64KB
			factory: partition@130000 {
				label = "factory";
				reg = <0x130000 0x10000>;
			};
			partition@140000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x140000 0x1EC0000>;
			};
		};
	};
};
