Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fe75c2538ad242a6a405964b11d5c759 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling architecture behav of entity xil_defaultlib.PC_register [pc_register_default]
Compiling architecture behav of entity xil_defaultlib.InstrMem [instrmem_default]
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behav of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behav of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture struct of entity xil_defaultlib.mips_single_cycle [mips_single_cycle_default]
Compiling architecture behavior of entity xil_defaultlib.mips_single_cycle_tb
Built simulation snapshot mips_single_cycle_tb_behav
