// Seed: 3677379033
`timescale 1ps / 1ps
`define pp_2 0
`default_nettype id_0 `celldefine
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2 = 1;
  always @(1 or posedge "");
  logic id_3, id_4;
  logic id_5;
  assign id_3 = ~1;
  logic id_6;
endmodule
