
nrf24.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bac  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000724  08007d90  08007d90  00008d90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084b4  080084b4  0000a284  2**0
                  CONTENTS
  4 .ARM          00000008  080084b4  080084b4  000094b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084bc  080084bc  0000a284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084bc  080084bc  000094bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080084c0  080084c0  000094c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000284  20000000  080084c4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  20000284  08008748  0000a284  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000590  08008748  0000a590  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a284  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f66e  00000000  00000000  0000a2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002354  00000000  00000000  00019922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  0001bc78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a05  00000000  00000000  0001c988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e76a  00000000  00000000  0001d38d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f85b  00000000  00000000  0003baf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bae14  00000000  00000000  0004b352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106166  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004734  00000000  00000000  001061ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0010a8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000284 	.word	0x20000284
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007d74 	.word	0x08007d74

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000288 	.word	0x20000288
 800021c:	08007d74 	.word	0x08007d74

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b090      	sub	sp, #64	@ 0x40
 8000f28:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f2a:	f000 ffa6 	bl	8001e7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f2e:	f000 f8ef 	bl	8001110 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f32:	f000 f9c1 	bl	80012b8 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000f36:	f000 f937 	bl	80011a8 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8000f3a:	f000 f97f 	bl	800123c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  NRF24_Init();
 8000f3e:	f000 fbdf 	bl	8001700 <NRF24_Init>
  NRF24_TxMode(TxAddress, 76);
 8000f42:	214c      	movs	r1, #76	@ 0x4c
 8000f44:	4866      	ldr	r0, [pc, #408]	@ (80010e0 <main+0x1bc>)
 8000f46:	f000 fc0e 	bl	8001766 <NRF24_TxMode>
  NRF24_Dump();
 8000f4a:	f000 fd1f 	bl	800198c <NRF24_Dump>

  int i = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	637b      	str	r3, [r7, #52]	@ 0x34

  print("Inicializando TX");
 8000f52:	4864      	ldr	r0, [pc, #400]	@ (80010e4 <main+0x1c0>)
 8000f54:	f000 fa3c 	bl	80013d0 <print>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000f58:	2120      	movs	r1, #32
 8000f5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5e:	f001 fa9d 	bl	800249c <HAL_GPIO_TogglePin>
      HAL_Delay(300);
 8000f62:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000f66:	f000 fff9 	bl	8001f5c <HAL_Delay>

      float *data[] = {data1, data2, data3, data4, data5, data6, data7, data8};
 8000f6a:	4b5f      	ldr	r3, [pc, #380]	@ (80010e8 <main+0x1c4>)
 8000f6c:	1d3c      	adds	r4, r7, #4
 8000f6e:	461d      	mov	r5, r3
 8000f70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f74:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000f78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

      // Mostrar por UART qu se va a enviar
      sprintf(uart_msg, "\r\n[TX] Enviando paquete con ID: 0x%X", (uint16_t)data[i][0]);
 8000f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	3338      	adds	r3, #56	@ 0x38
 8000f82:	443b      	add	r3, r7
 8000f84:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000f88:	edd3 7a00 	vldr	s15, [r3]
 8000f8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f90:	ee17 3a90 	vmov	r3, s15
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	461a      	mov	r2, r3
 8000f98:	4954      	ldr	r1, [pc, #336]	@ (80010ec <main+0x1c8>)
 8000f9a:	4855      	ldr	r0, [pc, #340]	@ (80010f0 <main+0x1cc>)
 8000f9c:	f004 fdb8 	bl	8005b10 <siprintf>
      HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8000fa0:	4853      	ldr	r0, [pc, #332]	@ (80010f0 <main+0x1cc>)
 8000fa2:	f7ff f98d 	bl	80002c0 <strlen>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
 8000fae:	4950      	ldr	r1, [pc, #320]	@ (80010f0 <main+0x1cc>)
 8000fb0:	4850      	ldr	r0, [pc, #320]	@ (80010f4 <main+0x1d0>)
 8000fb2:	f003 f9e3 	bl	800437c <HAL_UART_Transmit>

      for (int j = 1; j < 8; j++) {
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fba:	e046      	b.n	800104a <main+0x126>
          int ent = (int)data[i][j];
 8000fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	3338      	adds	r3, #56	@ 0x38
 8000fc2:	443b      	add	r3, r7
 8000fc4:	f853 2c34 	ldr.w	r2, [r3, #-52]
 8000fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	4413      	add	r3, r2
 8000fce:	edd3 7a00 	vldr	s15, [r3]
 8000fd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fd6:	ee17 3a90 	vmov	r3, s15
 8000fda:	627b      	str	r3, [r7, #36]	@ 0x24
          int dec = (int)((data[i][j] - ent) * 100);
 8000fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	3338      	adds	r3, #56	@ 0x38
 8000fe2:	443b      	add	r3, r7
 8000fe4:	f853 2c34 	ldr.w	r2, [r3, #-52]
 8000fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	ed93 7a00 	vldr	s14, [r3]
 8000ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff4:	ee07 3a90 	vmov	s15, r3
 8000ff8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ffc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001000:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80010f8 <main+0x1d4>
 8001004:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001008:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100c:	ee17 3a90 	vmov	r3, s15
 8001010:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (dec < 0) dec *= -1;
 8001012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001014:	2b00      	cmp	r3, #0
 8001016:	da02      	bge.n	800101e <main+0xfa>
 8001018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800101a:	425b      	negs	r3, r3
 800101c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          sprintf(uart_msg, ", V%d: %d.%02d", j, ent, dec);
 800101e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001024:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001026:	4935      	ldr	r1, [pc, #212]	@ (80010fc <main+0x1d8>)
 8001028:	4831      	ldr	r0, [pc, #196]	@ (80010f0 <main+0x1cc>)
 800102a:	f004 fd71 	bl	8005b10 <siprintf>
          HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 800102e:	4830      	ldr	r0, [pc, #192]	@ (80010f0 <main+0x1cc>)
 8001030:	f7ff f946 	bl	80002c0 <strlen>
 8001034:	4603      	mov	r3, r0
 8001036:	b29a      	uxth	r2, r3
 8001038:	f04f 33ff 	mov.w	r3, #4294967295
 800103c:	492c      	ldr	r1, [pc, #176]	@ (80010f0 <main+0x1cc>)
 800103e:	482d      	ldr	r0, [pc, #180]	@ (80010f4 <main+0x1d0>)
 8001040:	f003 f99c 	bl	800437c <HAL_UART_Transmit>
      for (int j = 1; j < 8; j++) {
 8001044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001046:	3301      	adds	r3, #1
 8001048:	633b      	str	r3, [r7, #48]	@ 0x30
 800104a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800104c:	2b07      	cmp	r3, #7
 800104e:	ddb5      	ble.n	8000fbc <main+0x98>
      }
      HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8001050:	f04f 33ff 	mov.w	r3, #4294967295
 8001054:	2202      	movs	r2, #2
 8001056:	492a      	ldr	r1, [pc, #168]	@ (8001100 <main+0x1dc>)
 8001058:	4826      	ldr	r0, [pc, #152]	@ (80010f4 <main+0x1d0>)
 800105a:	f003 f98f 	bl	800437c <HAL_UART_Transmit>

      // Enviar por radio
      uint8_t ok = NRF24_Transmit((uint8_t*)data[i]);
 800105e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	3338      	adds	r3, #56	@ 0x38
 8001064:	443b      	add	r3, r7
 8001066:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fba0 	bl	80017b0 <NRF24_Transmit>
 8001070:	4603      	mov	r3, r0
 8001072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      uint8_t st = nrf24_ReadReg(STATUS);
 8001076:	2007      	movs	r0, #7
 8001078:	f000 fa46 	bl	8001508 <nrf24_ReadReg>
 800107c:	4603      	mov	r3, r0
 800107e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      uint8_t ob = nrf24_ReadReg(OBSERVE_TX);   // [PLOS_CNT | ARC_CNT]
 8001082:	2008      	movs	r0, #8
 8001084:	f000 fa40 	bl	8001508 <nrf24_ReadReg>
 8001088:	4603      	mov	r3, r0
 800108a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

      if (ok) {
 800108e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001092:	2b00      	cmp	r3, #0
 8001094:	d003      	beq.n	800109e <main+0x17a>
          print("[TX] Transmisin exitosa.");
 8001096:	481b      	ldr	r0, [pc, #108]	@ (8001104 <main+0x1e0>)
 8001098:	f000 f99a 	bl	80013d0 <print>
 800109c:	e002      	b.n	80010a4 <main+0x180>
      } else {
          print("[TX] FALLO de transmisin.");
 800109e:	481a      	ldr	r0, [pc, #104]	@ (8001108 <main+0x1e4>)
 80010a0:	f000 f996 	bl	80013d0 <print>
      }

      /* Extra diagnostics */
      sprintf(uart_msg, "STATUS=%02X OBSERVE_TX=%02X\r\n", st, ob);
 80010a4:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80010a8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80010ac:	4917      	ldr	r1, [pc, #92]	@ (800110c <main+0x1e8>)
 80010ae:	4810      	ldr	r0, [pc, #64]	@ (80010f0 <main+0x1cc>)
 80010b0:	f004 fd2e 	bl	8005b10 <siprintf>
      HAL_UART_Transmit(&hlpuart1,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 80010b4:	480e      	ldr	r0, [pc, #56]	@ (80010f0 <main+0x1cc>)
 80010b6:	f7ff f903 	bl	80002c0 <strlen>
 80010ba:	4603      	mov	r3, r0
 80010bc:	b29a      	uxth	r2, r3
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	490b      	ldr	r1, [pc, #44]	@ (80010f0 <main+0x1cc>)
 80010c4:	480b      	ldr	r0, [pc, #44]	@ (80010f4 <main+0x1d0>)
 80010c6:	f003 f959 	bl	800437c <HAL_UART_Transmit>


      i++;
 80010ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010cc:	3301      	adds	r3, #1
 80010ce:	637b      	str	r3, [r7, #52]	@ 0x34
      if (i == 8) i = 0;
 80010d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010d2:	2b08      	cmp	r3, #8
 80010d4:	f47f af40 	bne.w	8000f58 <main+0x34>
 80010d8:	2300      	movs	r3, #0
 80010da:	637b      	str	r3, [r7, #52]	@ 0x34
  while (1) {
 80010dc:	e73c      	b.n	8000f58 <main+0x34>
 80010de:	bf00      	nop
 80010e0:	20000000 	.word	0x20000000
 80010e4:	08007d90 	.word	0x08007d90
 80010e8:	08007e38 	.word	0x08007e38
 80010ec:	08007da4 	.word	0x08007da4
 80010f0:	20000398 	.word	0x20000398
 80010f4:	200002a0 	.word	0x200002a0
 80010f8:	42c80000 	.word	0x42c80000
 80010fc:	08007dcc 	.word	0x08007dcc
 8001100:	08007ddc 	.word	0x08007ddc
 8001104:	08007de0 	.word	0x08007de0
 8001108:	08007dfc 	.word	0x08007dfc
 800110c:	08007e18 	.word	0x08007e18

08001110 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b094      	sub	sp, #80	@ 0x50
 8001114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001116:	f107 0318 	add.w	r3, r7, #24
 800111a:	2238      	movs	r2, #56	@ 0x38
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fd5b 	bl	8005bda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001124:	1d3b      	adds	r3, r7, #4
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]
 8001130:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001132:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001136:	f001 f9cb 	bl	80024d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800113a:	2302      	movs	r3, #2
 800113c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800113e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001142:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001144:	2340      	movs	r3, #64	@ 0x40
 8001146:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001148:	2302      	movs	r3, #2
 800114a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800114c:	2302      	movs	r3, #2
 800114e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001150:	2301      	movs	r3, #1
 8001152:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001154:	2310      	movs	r3, #16
 8001156:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001158:	2302      	movs	r3, #2
 800115a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800115c:	2302      	movs	r3, #2
 800115e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001160:	2302      	movs	r3, #2
 8001162:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001164:	f107 0318 	add.w	r3, r7, #24
 8001168:	4618      	mov	r0, r3
 800116a:	f001 fa65 	bl	8002638 <HAL_RCC_OscConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001174:	f000 f94a 	bl	800140c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001178:	230f      	movs	r3, #15
 800117a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117c:	2303      	movs	r3, #3
 800117e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	2300      	movs	r3, #0
 8001182:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2104      	movs	r1, #4
 8001190:	4618      	mov	r0, r3
 8001192:	f001 fd63 	bl	8002c5c <HAL_RCC_ClockConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800119c:	f000 f936 	bl	800140c <Error_Handler>
  }
}
 80011a0:	bf00      	nop
 80011a2:	3750      	adds	r7, #80	@ 0x50
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80011ac:	4b21      	ldr	r3, [pc, #132]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011ae:	4a22      	ldr	r2, [pc, #136]	@ (8001238 <MX_LPUART1_UART_Init+0x90>)
 80011b0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80011b2:	4b20      	ldr	r3, [pc, #128]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011b8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80011c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80011c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80011cc:	4b19      	ldr	r3, [pc, #100]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011ce:	220c      	movs	r2, #12
 80011d0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d2:	4b18      	ldr	r3, [pc, #96]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011d8:	4b16      	ldr	r3, [pc, #88]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011de:	4b15      	ldr	r3, [pc, #84]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e4:	4b13      	ldr	r3, [pc, #76]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80011ea:	4812      	ldr	r0, [pc, #72]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011ec:	f003 f876 	bl	80042dc <HAL_UART_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80011f6:	f000 f909 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011fa:	2100      	movs	r1, #0
 80011fc:	480d      	ldr	r0, [pc, #52]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 80011fe:	f003 fe6f 	bl	8004ee0 <HAL_UARTEx_SetTxFifoThreshold>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001208:	f000 f900 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800120c:	2100      	movs	r1, #0
 800120e:	4809      	ldr	r0, [pc, #36]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 8001210:	f003 fea4 	bl	8004f5c <HAL_UARTEx_SetRxFifoThreshold>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800121a:	f000 f8f7 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800121e:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_LPUART1_UART_Init+0x8c>)
 8001220:	f003 fe25 	bl	8004e6e <HAL_UARTEx_DisableFifoMode>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800122a:	f000 f8ef 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200002a0 	.word	0x200002a0
 8001238:	40008000 	.word	0x40008000

0800123c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001240:	4b1b      	ldr	r3, [pc, #108]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001242:	4a1c      	ldr	r2, [pc, #112]	@ (80012b4 <MX_SPI2_Init+0x78>)
 8001244:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001246:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001248:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800124c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800124e:	4b18      	ldr	r3, [pc, #96]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001254:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001256:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800125a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800125c:	4b14      	ldr	r3, [pc, #80]	@ (80012b0 <MX_SPI2_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001262:	4b13      	ldr	r3, [pc, #76]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001268:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <MX_SPI2_Init+0x74>)
 800126a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800126e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001270:	4b0f      	ldr	r3, [pc, #60]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001272:	2218      	movs	r2, #24
 8001274:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001276:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001278:	2200      	movs	r2, #0
 800127a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <MX_SPI2_Init+0x74>)
 800127e:	2200      	movs	r2, #0
 8001280:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001282:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001284:	2200      	movs	r2, #0
 8001286:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001288:	4b09      	ldr	r3, [pc, #36]	@ (80012b0 <MX_SPI2_Init+0x74>)
 800128a:	2207      	movs	r2, #7
 800128c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800128e:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001290:	2200      	movs	r2, #0
 8001292:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001294:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <MX_SPI2_Init+0x74>)
 8001296:	2200      	movs	r2, #0
 8001298:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800129a:	4805      	ldr	r0, [pc, #20]	@ (80012b0 <MX_SPI2_Init+0x74>)
 800129c:	f002 f8ea 	bl	8003474 <HAL_SPI_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80012a6:	f000 f8b1 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000334 	.word	0x20000334
 80012b4:	40003800 	.word	0x40003800

080012b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08a      	sub	sp, #40	@ 0x28
 80012bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
 80012cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	4b3e      	ldr	r3, [pc, #248]	@ (80013c8 <MX_GPIO_Init+0x110>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	4a3d      	ldr	r2, [pc, #244]	@ (80013c8 <MX_GPIO_Init+0x110>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012da:	4b3b      	ldr	r3, [pc, #236]	@ (80013c8 <MX_GPIO_Init+0x110>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012e6:	4b38      	ldr	r3, [pc, #224]	@ (80013c8 <MX_GPIO_Init+0x110>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	4a37      	ldr	r2, [pc, #220]	@ (80013c8 <MX_GPIO_Init+0x110>)
 80012ec:	f043 0320 	orr.w	r3, r3, #32
 80012f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f2:	4b35      	ldr	r3, [pc, #212]	@ (80013c8 <MX_GPIO_Init+0x110>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	f003 0320 	and.w	r3, r3, #32
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	4b32      	ldr	r3, [pc, #200]	@ (80013c8 <MX_GPIO_Init+0x110>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a31      	ldr	r2, [pc, #196]	@ (80013c8 <MX_GPIO_Init+0x110>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b2f      	ldr	r3, [pc, #188]	@ (80013c8 <MX_GPIO_Init+0x110>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001316:	4b2c      	ldr	r3, [pc, #176]	@ (80013c8 <MX_GPIO_Init+0x110>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	4a2b      	ldr	r2, [pc, #172]	@ (80013c8 <MX_GPIO_Init+0x110>)
 800131c:	f043 0302 	orr.w	r3, r3, #2
 8001320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001322:	4b29      	ldr	r3, [pc, #164]	@ (80013c8 <MX_GPIO_Init+0x110>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	607b      	str	r3, [r7, #4]
 800132c:	687b      	ldr	r3, [r7, #4]

  /* Idle levels at reset: CSN=HIGH (not selected), CE=LOW */
  HAL_GPIO_WritePin(GPIOC, CSN_Pin, GPIO_PIN_SET);    // CSN HIGH
 800132e:	2201      	movs	r2, #1
 8001330:	2104      	movs	r1, #4
 8001332:	4826      	ldr	r0, [pc, #152]	@ (80013cc <MX_GPIO_Init+0x114>)
 8001334:	f001 f89a 	bl	800246c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, CE_Pin,  GPIO_PIN_RESET);  // CE  LOW
 8001338:	2200      	movs	r2, #0
 800133a:	2108      	movs	r1, #8
 800133c:	4823      	ldr	r0, [pc, #140]	@ (80013cc <MX_GPIO_Init+0x114>)
 800133e:	f001 f895 	bl	800246c <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	2120      	movs	r1, #32
 8001346:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800134a:	f001 f88f 	bl	800246c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800134e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001354:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	4819      	ldr	r0, [pc, #100]	@ (80013cc <MX_GPIO_Init+0x114>)
 8001366:	f000 feff 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 800136a:	2301      	movs	r3, #1
 800136c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800136e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001374:	2301      	movs	r3, #1
 8001376:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	4619      	mov	r1, r3
 800137e:	4813      	ldr	r0, [pc, #76]	@ (80013cc <MX_GPIO_Init+0x114>)
 8001380:	f000 fef2 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 8001384:	230c      	movs	r3, #12
 8001386:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001388:	2301      	movs	r3, #1
 800138a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001390:	2303      	movs	r3, #3
 8001392:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	480c      	ldr	r0, [pc, #48]	@ (80013cc <MX_GPIO_Init+0x114>)
 800139c:	f000 fee4 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013a0:	2320      	movs	r3, #32
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ba:	f000 fed5 	bl	8002168 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013be:	bf00      	nop
 80013c0:	3728      	adds	r7, #40	@ 0x28
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40021000 	.word	0x40021000
 80013cc:	48000800 	.word	0x48000800

080013d0 <print>:

/* USER CODE BEGIN 4 */
void print(char uart_buffer[]){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	4909      	ldr	r1, [pc, #36]	@ (8001400 <print+0x30>)
 80013dc:	4809      	ldr	r0, [pc, #36]	@ (8001404 <print+0x34>)
 80013de:	f004 fb97 	bl	8005b10 <siprintf>
	HAL_UART_Transmit(&hlpuart1,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 80013e2:	4808      	ldr	r0, [pc, #32]	@ (8001404 <print+0x34>)
 80013e4:	f7fe ff6c 	bl	80002c0 <strlen>
 80013e8:	4603      	mov	r3, r0
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	f04f 33ff 	mov.w	r3, #4294967295
 80013f0:	4904      	ldr	r1, [pc, #16]	@ (8001404 <print+0x34>)
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <print+0x38>)
 80013f4:	f002 ffc2 	bl	800437c <HAL_UART_Transmit>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	08007e58 	.word	0x08007e58
 8001404:	20000398 	.word	0x20000398
 8001408:	200002a0 	.word	0x200002a0

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <Error_Handler+0x8>

08001418 <CS_Select>:
#define NRF24_CSN_PORT   GPIOC
#define NRF24_CSN_PIN    GPIO_PIN_2


void CS_Select (void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2104      	movs	r1, #4
 8001420:	4802      	ldr	r0, [pc, #8]	@ (800142c <CS_Select+0x14>)
 8001422:	f001 f823 	bl	800246c <HAL_GPIO_WritePin>
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	48000800 	.word	0x48000800

08001430 <CS_UnSelect>:

void CS_UnSelect (void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	2104      	movs	r1, #4
 8001438:	4802      	ldr	r0, [pc, #8]	@ (8001444 <CS_UnSelect+0x14>)
 800143a:	f001 f817 	bl	800246c <HAL_GPIO_WritePin>
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	48000800 	.word	0x48000800

08001448 <CE_Enable>:


void CE_Enable (void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_SET);
 800144c:	2201      	movs	r2, #1
 800144e:	2108      	movs	r1, #8
 8001450:	4802      	ldr	r0, [pc, #8]	@ (800145c <CE_Enable+0x14>)
 8001452:	f001 f80b 	bl	800246c <HAL_GPIO_WritePin>
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	48000800 	.word	0x48000800

08001460 <CE_Disable>:

void CE_Disable (void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	2108      	movs	r1, #8
 8001468:	4802      	ldr	r0, [pc, #8]	@ (8001474 <CE_Disable+0x14>)
 800146a:	f000 ffff 	bl	800246c <HAL_GPIO_WritePin>
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	48000800 	.word	0x48000800

08001478 <nrf24_WriteReg>:



// write a single byte to the particular register
void nrf24_WriteReg (uint8_t Reg, uint8_t Data)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	460a      	mov	r2, r1
 8001482:	71fb      	strb	r3, [r7, #7]
 8001484:	4613      	mov	r3, r2
 8001486:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	f043 0320 	orr.w	r3, r3, #32
 800148e:	b2db      	uxtb	r3, r3
 8001490:	733b      	strb	r3, [r7, #12]
	buf[1] = Data;
 8001492:	79bb      	ldrb	r3, [r7, #6]
 8001494:	737b      	strb	r3, [r7, #13]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8001496:	f7ff ffbf 	bl	8001418 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 2, 1000);
 800149a:	f107 010c 	add.w	r1, r7, #12
 800149e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a2:	2202      	movs	r2, #2
 80014a4:	4804      	ldr	r0, [pc, #16]	@ (80014b8 <nrf24_WriteReg+0x40>)
 80014a6:	f002 f890 	bl	80035ca <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 80014aa:	f7ff ffc1 	bl	8001430 <CS_UnSelect>
}
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000334 	.word	0x20000334

080014bc <nrf24_WriteRegMulti>:

//write multiple bytes starting from a particular register
void nrf24_WriteRegMulti (uint8_t Reg, uint8_t *data, int size)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	f043 0320 	orr.w	r3, r3, #32
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	753b      	strb	r3, [r7, #20]
//	buf[1] = Data;

	// Pull the CS Pin LOW to select the device
	CS_Select();
 80014d4:	f7ff ffa0 	bl	8001418 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
 80014d8:	f107 0114 	add.w	r1, r7, #20
 80014dc:	2364      	movs	r3, #100	@ 0x64
 80014de:	2201      	movs	r2, #1
 80014e0:	4808      	ldr	r0, [pc, #32]	@ (8001504 <nrf24_WriteRegMulti+0x48>)
 80014e2:	f002 f872 	bl	80035ca <HAL_SPI_Transmit>
	HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ee:	68b9      	ldr	r1, [r7, #8]
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <nrf24_WriteRegMulti+0x48>)
 80014f2:	f002 f86a 	bl	80035ca <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 80014f6:	f7ff ff9b 	bl	8001430 <CS_UnSelect>
}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000334 	.word	0x20000334

08001508 <nrf24_ReadReg>:


uint8_t nrf24_ReadReg (uint8_t Reg)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 8001512:	2300      	movs	r3, #0
 8001514:	73fb      	strb	r3, [r7, #15]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8001516:	f7ff ff7f 	bl	8001418 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 800151a:	1df9      	adds	r1, r7, #7
 800151c:	2364      	movs	r3, #100	@ 0x64
 800151e:	2201      	movs	r2, #1
 8001520:	4808      	ldr	r0, [pc, #32]	@ (8001544 <nrf24_ReadReg+0x3c>)
 8001522:	f002 f852 	bl	80035ca <HAL_SPI_Transmit>
	HAL_SPI_Receive(NRF24_SPI, &data, 1, 100);
 8001526:	f107 010f 	add.w	r1, r7, #15
 800152a:	2364      	movs	r3, #100	@ 0x64
 800152c:	2201      	movs	r2, #1
 800152e:	4805      	ldr	r0, [pc, #20]	@ (8001544 <nrf24_ReadReg+0x3c>)
 8001530:	f002 f9c1 	bl	80038b6 <HAL_SPI_Receive>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8001534:	f7ff ff7c 	bl	8001430 <CS_UnSelect>

	return data;
 8001538:	7bfb      	ldrb	r3, [r7, #15]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000334 	.word	0x20000334

08001548 <nrf24_ReadReg_Multi>:


/* Read multiple bytes from the register */
void nrf24_ReadReg_Multi (uint8_t Reg, uint8_t *data, int size)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
 8001554:	73fb      	strb	r3, [r7, #15]
	// Pull the CS Pin LOW to select the device
	CS_Select();
 8001556:	f7ff ff5f 	bl	8001418 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 800155a:	f107 010f 	add.w	r1, r7, #15
 800155e:	2364      	movs	r3, #100	@ 0x64
 8001560:	2201      	movs	r2, #1
 8001562:	4808      	ldr	r0, [pc, #32]	@ (8001584 <nrf24_ReadReg_Multi+0x3c>)
 8001564:	f002 f831 	bl	80035ca <HAL_SPI_Transmit>
	HAL_SPI_Receive(NRF24_SPI, data, size, 1000);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	b29a      	uxth	r2, r3
 800156c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001570:	68b9      	ldr	r1, [r7, #8]
 8001572:	4804      	ldr	r0, [pc, #16]	@ (8001584 <nrf24_ReadReg_Multi+0x3c>)
 8001574:	f002 f99f 	bl	80038b6 <HAL_SPI_Receive>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8001578:	f7ff ff5a 	bl	8001430 <CS_UnSelect>
}
 800157c:	bf00      	nop
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000334 	.word	0x20000334

08001588 <nrfsendCmd>:


// send the command to the NRF
void nrfsendCmd (uint8_t cmd)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
	// Pull the CS Pin LOW to select the device
	CS_Select();
 8001592:	f7ff ff41 	bl	8001418 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 8001596:	1df9      	adds	r1, r7, #7
 8001598:	2364      	movs	r3, #100	@ 0x64
 800159a:	2201      	movs	r2, #1
 800159c:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <nrfsendCmd+0x28>)
 800159e:	f002 f814 	bl	80035ca <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 80015a2:	f7ff ff45 	bl	8001430 <CS_UnSelect>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000334 	.word	0x20000334

080015b4 <nrf24_reset>:

void nrf24_reset(uint8_t REG)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
	if (REG == STATUS)
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	2b07      	cmp	r3, #7
 80015c2:	d104      	bne.n	80015ce <nrf24_reset+0x1a>
	{
		nrf24_WriteReg(STATUS, 0x00);
 80015c4:	2100      	movs	r1, #0
 80015c6:	2007      	movs	r0, #7
 80015c8:	f7ff ff56 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
	nrf24_WriteReg(FIFO_STATUS, 0x11);
	nrf24_WriteReg(DYNPD, 0);
	nrf24_WriteReg(FEATURE, 0);
	}
}
 80015cc:	e090      	b.n	80016f0 <nrf24_reset+0x13c>
	else if (REG == FIFO_STATUS)
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	2b17      	cmp	r3, #23
 80015d2:	d104      	bne.n	80015de <nrf24_reset+0x2a>
		nrf24_WriteReg(FIFO_STATUS, 0x11);
 80015d4:	2111      	movs	r1, #17
 80015d6:	2017      	movs	r0, #23
 80015d8:	f7ff ff4e 	bl	8001478 <nrf24_WriteReg>
}
 80015dc:	e088      	b.n	80016f0 <nrf24_reset+0x13c>
	nrf24_WriteReg(CONFIG, 0x08);
 80015de:	2108      	movs	r1, #8
 80015e0:	2000      	movs	r0, #0
 80015e2:	f7ff ff49 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0x3F);
 80015e6:	213f      	movs	r1, #63	@ 0x3f
 80015e8:	2001      	movs	r0, #1
 80015ea:	f7ff ff45 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0x03);
 80015ee:	2103      	movs	r1, #3
 80015f0:	2002      	movs	r0, #2
 80015f2:	f7ff ff41 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 80015f6:	2103      	movs	r1, #3
 80015f8:	2003      	movs	r0, #3
 80015fa:	f7ff ff3d 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0x03);
 80015fe:	2103      	movs	r1, #3
 8001600:	2004      	movs	r0, #4
 8001602:	f7ff ff39 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0x02);
 8001606:	2102      	movs	r1, #2
 8001608:	2005      	movs	r0, #5
 800160a:	f7ff ff35 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 800160e:	210e      	movs	r1, #14
 8001610:	2006      	movs	r0, #6
 8001612:	f7ff ff31 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(STATUS, 0x00);// este
 8001616:	2100      	movs	r1, #0
 8001618:	2007      	movs	r0, #7
 800161a:	f7ff ff2d 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(OBSERVE_TX, 0x00);
 800161e:	2100      	movs	r1, #0
 8001620:	2008      	movs	r0, #8
 8001622:	f7ff ff29 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(CD, 0x00);// este
 8001626:	2100      	movs	r1, #0
 8001628:	2009      	movs	r0, #9
 800162a:	f7ff ff25 	bl	8001478 <nrf24_WriteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 800162e:	4a32      	ldr	r2, [pc, #200]	@ (80016f8 <nrf24_reset+0x144>)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001638:	6018      	str	r0, [r3, #0]
 800163a:	3304      	adds	r3, #4
 800163c:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 800163e:	f107 0318 	add.w	r3, r7, #24
 8001642:	2205      	movs	r2, #5
 8001644:	4619      	mov	r1, r3
 8001646:	200a      	movs	r0, #10
 8001648:	f7ff ff38 	bl	80014bc <nrf24_WriteRegMulti>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};// este
 800164c:	4a2b      	ldr	r2, [pc, #172]	@ (80016fc <nrf24_reset+0x148>)
 800164e:	f107 0310 	add.w	r3, r7, #16
 8001652:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001656:	6018      	str	r0, [r3, #0]
 8001658:	3304      	adds	r3, #4
 800165a:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	2205      	movs	r2, #5
 8001662:	4619      	mov	r1, r3
 8001664:	200b      	movs	r0, #11
 8001666:	f7ff ff29 	bl	80014bc <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xC3);
 800166a:	21c3      	movs	r1, #195	@ 0xc3
 800166c:	200c      	movs	r0, #12
 800166e:	f7ff ff03 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P3, 0xC4);
 8001672:	21c4      	movs	r1, #196	@ 0xc4
 8001674:	200d      	movs	r0, #13
 8001676:	f7ff feff 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P4, 0xC5);
 800167a:	21c5      	movs	r1, #197	@ 0xc5
 800167c:	200e      	movs	r0, #14
 800167e:	f7ff fefb 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P5, 0xC6);
 8001682:	21c6      	movs	r1, #198	@ 0xc6
 8001684:	200f      	movs	r0, #15
 8001686:	f7ff fef7 	bl	8001478 <nrf24_WriteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 800168a:	4a1b      	ldr	r2, [pc, #108]	@ (80016f8 <nrf24_reset+0x144>)
 800168c:	f107 0308 	add.w	r3, r7, #8
 8001690:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001694:	6018      	str	r0, [r3, #0]
 8001696:	3304      	adds	r3, #4
 8001698:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(TX_ADDR, tx_addr_def, 5);
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	2205      	movs	r2, #5
 80016a0:	4619      	mov	r1, r3
 80016a2:	2010      	movs	r0, #16
 80016a4:	f7ff ff0a 	bl	80014bc <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P0, 0);
 80016a8:	2100      	movs	r1, #0
 80016aa:	2011      	movs	r0, #17
 80016ac:	f7ff fee4 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P1, 0);
 80016b0:	2100      	movs	r1, #0
 80016b2:	2012      	movs	r0, #18
 80016b4:	f7ff fee0 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P2, 0);
 80016b8:	2100      	movs	r1, #0
 80016ba:	2013      	movs	r0, #19
 80016bc:	f7ff fedc 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P3, 0);
 80016c0:	2100      	movs	r1, #0
 80016c2:	2014      	movs	r0, #20
 80016c4:	f7ff fed8 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P4, 0);
 80016c8:	2100      	movs	r1, #0
 80016ca:	2015      	movs	r0, #21
 80016cc:	f7ff fed4 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
 80016d0:	2100      	movs	r1, #0
 80016d2:	2016      	movs	r0, #22
 80016d4:	f7ff fed0 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(FIFO_STATUS, 0x11);
 80016d8:	2111      	movs	r1, #17
 80016da:	2017      	movs	r0, #23
 80016dc:	f7ff fecc 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(DYNPD, 0);
 80016e0:	2100      	movs	r1, #0
 80016e2:	201c      	movs	r0, #28
 80016e4:	f7ff fec8 	bl	8001478 <nrf24_WriteReg>
	nrf24_WriteReg(FEATURE, 0);
 80016e8:	2100      	movs	r1, #0
 80016ea:	201d      	movs	r0, #29
 80016ec:	f7ff fec4 	bl	8001478 <nrf24_WriteReg>
}
 80016f0:	bf00      	nop
 80016f2:	3720      	adds	r7, #32
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	08008058 	.word	0x08008058
 80016fc:	08008060 	.word	0x08008060

08001700 <NRF24_Init>:




void NRF24_Init (void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  CE_Disable();
 8001704:	f7ff feac 	bl	8001460 <CE_Disable>

  nrf24_reset(0);
 8001708:	2000      	movs	r0, #0
 800170a:	f7ff ff53 	bl	80015b4 <nrf24_reset>

  // --- Hard match RX settings for the first bring-up ---
  nrf24_WriteReg(EN_AA,     0x00);   // NO Auto-ACK on any pipe
 800170e:	2100      	movs	r1, #0
 8001710:	2001      	movs	r0, #1
 8001712:	f7ff feb1 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(SETUP_RETR,0x00);   // NO retries
 8001716:	2100      	movs	r1, #0
 8001718:	2004      	movs	r0, #4
 800171a:	f7ff fead 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(EN_RXADDR, 0x03);   // P0 & P1 enabled (ok)
 800171e:	2103      	movs	r1, #3
 8001720:	2002      	movs	r0, #2
 8001722:	f7ff fea9 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(SETUP_AW,  0x03);   // 5-byte addresses
 8001726:	2103      	movs	r1, #3
 8001728:	2003      	movs	r0, #3
 800172a:	f7ff fea5 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(RF_CH,     76);     // Channel 76 (0x4C)
 800172e:	214c      	movs	r1, #76	@ 0x4c
 8001730:	2005      	movs	r0, #5
 8001732:	f7ff fea1 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(RF_SETUP,  0x06);   // 1 Mbps, 0 dBm, LNA on
 8001736:	2106      	movs	r1, #6
 8001738:	2006      	movs	r0, #6
 800173a:	f7ff fe9d 	bl	8001478 <nrf24_WriteReg>

  nrf24_WriteReg(FEATURE,   0x00);   // dynamic payloads OFF
 800173e:	2100      	movs	r1, #0
 8001740:	201d      	movs	r0, #29
 8001742:	f7ff fe99 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(DYNPD,     0x00);   // fixed payload widths
 8001746:	2100      	movs	r1, #0
 8001748:	201c      	movs	r0, #28
 800174a:	f7ff fe95 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(FIFO_STATUS,0x11);  // reset FIFOs
 800174e:	2111      	movs	r1, #17
 8001750:	2017      	movs	r0, #23
 8001752:	f7ff fe91 	bl	8001478 <nrf24_WriteReg>
  nrf24_WriteReg(STATUS,    0x70);   // clear IRQs
 8001756:	2170      	movs	r1, #112	@ 0x70
 8001758:	2007      	movs	r0, #7
 800175a:	f7ff fe8d 	bl	8001478 <nrf24_WriteReg>

  // Leave CONFIG to TxMode (power up there)
  CE_Enable();
 800175e:	f7ff fe73 	bl	8001448 <CE_Enable>
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}

08001766 <NRF24_TxMode>:


// set up the Tx mode

void NRF24_TxMode (uint8_t *Address, uint8_t channel)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b084      	sub	sp, #16
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
 800176e:	460b      	mov	r3, r1
 8001770:	70fb      	strb	r3, [r7, #3]
  CE_Disable();
 8001772:	f7ff fe75 	bl	8001460 <CE_Disable>

  nrf24_WriteReg (RF_CH, channel);        // use the argument (76 now)
 8001776:	78fb      	ldrb	r3, [r7, #3]
 8001778:	4619      	mov	r1, r3
 800177a:	2005      	movs	r0, #5
 800177c:	f7ff fe7c 	bl	8001478 <nrf24_WriteReg>

  nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 8001780:	2205      	movs	r2, #5
 8001782:	6879      	ldr	r1, [r7, #4]
 8001784:	2010      	movs	r0, #16
 8001786:	f7ff fe99 	bl	80014bc <nrf24_WriteRegMulti>
  nrf24_WriteRegMulti(RX_ADDR_P0, Address, 5); // P0 will be the ACK return addr once we enable ACKs
 800178a:	2205      	movs	r2, #5
 800178c:	6879      	ldr	r1, [r7, #4]
 800178e:	200a      	movs	r0, #10
 8001790:	f7ff fe94 	bl	80014bc <nrf24_WriteRegMulti>

  // Power up TX, PRIM_RX=0, EN_CRC=1, CRCO=1 (16-bit CRC)
  uint8_t cfg = (1<<1) | (1<<3) | (1<<2); // 0x0E
 8001794:	230e      	movs	r3, #14
 8001796:	73fb      	strb	r3, [r7, #15]
  nrf24_WriteReg(CONFIG, cfg);
 8001798:	7bfb      	ldrb	r3, [r7, #15]
 800179a:	4619      	mov	r1, r3
 800179c:	2000      	movs	r0, #0
 800179e:	f7ff fe6b 	bl	8001478 <nrf24_WriteReg>

  CE_Enable();
 80017a2:	f7ff fe51 	bl	8001448 <CE_Enable>
}
 80017a6:	bf00      	nop
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <NRF24_Transmit>:


// transmit the data

uint8_t NRF24_Transmit (uint8_t *data)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b098      	sub	sp, #96	@ 0x60
 80017b4:	af02      	add	r7, sp, #8
 80017b6:	6078      	str	r0, [r7, #4]
    uint8_t cmd, status;
    uint32_t t0;

    // 1) CE LOW before loading the payload
    CE_Disable();
 80017b8:	f7ff fe52 	bl	8001460 <CE_Disable>

    // 2) Load TX FIFO
    CS_Select();
 80017bc:	f7ff fe2c 	bl	8001418 <CS_Select>
    cmd = W_TX_PAYLOAD;
 80017c0:	23a0      	movs	r3, #160	@ 0xa0
 80017c2:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
    HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 80017c6:	f107 0151 	add.w	r1, r7, #81	@ 0x51
 80017ca:	2364      	movs	r3, #100	@ 0x64
 80017cc:	2201      	movs	r2, #1
 80017ce:	483d      	ldr	r0, [pc, #244]	@ (80018c4 <NRF24_Transmit+0x114>)
 80017d0:	f001 fefb 	bl	80035ca <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24_SPI, data, 32, 1000);
 80017d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017d8:	2220      	movs	r2, #32
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	4839      	ldr	r0, [pc, #228]	@ (80018c4 <NRF24_Transmit+0x114>)
 80017de:	f001 fef4 	bl	80035ca <HAL_SPI_Transmit>
    CS_UnSelect();
 80017e2:	f7ff fe25 	bl	8001430 <CS_UnSelect>

    // 3) Pulse CE HIGH >= ~10 us to start ShockBurst
    CE_Enable();
 80017e6:	f7ff fe2f 	bl	8001448 <CE_Enable>
    for (volatile int i = 0; i < 300; i++) { __NOP(); }  // NOTE: __NOP() not __NOP__
 80017ea:	2300      	movs	r3, #0
 80017ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017ee:	e003      	b.n	80017f8 <NRF24_Transmit+0x48>
 80017f0:	bf00      	nop
 80017f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80017f4:	3301      	adds	r3, #1
 80017f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80017fa:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80017fe:	dbf7      	blt.n	80017f0 <NRF24_Transmit+0x40>
    CE_Disable();
 8001800:	f7ff fe2e 	bl	8001460 <CE_Disable>

    // 4) Poll STATUS for TX_DS or MAX_RT (timeout ~5 ms)
    t0 = HAL_GetTick();
 8001804:	f000 fb9e 	bl	8001f44 <HAL_GetTick>
 8001808:	6578      	str	r0, [r7, #84]	@ 0x54
    do {
        status = nrf24_ReadReg(STATUS);
 800180a:	2007      	movs	r0, #7
 800180c:	f7ff fe7c 	bl	8001508 <nrf24_ReadReg>
 8001810:	4603      	mov	r3, r0
 8001812:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        if (status & (1<<5)) break; // TX_DS
 8001816:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800181a:	f003 0320 	and.w	r3, r3, #32
 800181e:	2b00      	cmp	r3, #0
 8001820:	d10d      	bne.n	800183e <NRF24_Transmit+0x8e>
        if (status & (1<<4)) break; // MAX_RT
 8001822:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001826:	f003 0310 	and.w	r3, r3, #16
 800182a:	2b00      	cmp	r3, #0
 800182c:	d109      	bne.n	8001842 <NRF24_Transmit+0x92>
    } while ((HAL_GetTick() - t0) < 5);
 800182e:	f000 fb89 	bl	8001f44 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b04      	cmp	r3, #4
 800183a:	d9e6      	bls.n	800180a <NRF24_Transmit+0x5a>
 800183c:	e002      	b.n	8001844 <NRF24_Transmit+0x94>
        if (status & (1<<5)) break; // TX_DS
 800183e:	bf00      	nop
 8001840:	e000      	b.n	8001844 <NRF24_Transmit+0x94>
        if (status & (1<<4)) break; // MAX_RT
 8001842:	bf00      	nop

    // 5) Clear IRQ flags
    nrf24_WriteReg(STATUS, (1<<5) | (1<<4) | (1<<6));
 8001844:	2170      	movs	r1, #112	@ 0x70
 8001846:	2007      	movs	r0, #7
 8001848:	f7ff fe16 	bl	8001478 <nrf24_WriteReg>

    // 6) On MAX_RT, flush and print quick diag, then fail
    if (status & (1<<4)) {
 800184c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001850:	f003 0310 	and.w	r3, r3, #16
 8001854:	2b00      	cmp	r3, #0
 8001856:	d029      	beq.n	80018ac <NRF24_Transmit+0xfc>
        cmd = FLUSH_TX;
 8001858:	23e1      	movs	r3, #225	@ 0xe1
 800185a:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
        nrfsendCmd(cmd);
 800185e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fe90 	bl	8001588 <nrfsendCmd>

        uint8_t ob = nrf24_ReadReg(OBSERVE_TX); // [PLOS_CNT | ARC_CNT]
 8001868:	2008      	movs	r0, #8
 800186a:	f7ff fe4d 	bl	8001508 <nrf24_ReadReg>
 800186e:	4603      	mov	r3, r0
 8001870:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
        char msg[64];
        snprintf(msg, sizeof(msg),
 8001874:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8001878:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800187c:	f107 000c 	add.w	r0, r7, #12
 8001880:	9300      	str	r3, [sp, #0]
 8001882:	4613      	mov	r3, r2
 8001884:	4a10      	ldr	r2, [pc, #64]	@ (80018c8 <NRF24_Transmit+0x118>)
 8001886:	2140      	movs	r1, #64	@ 0x40
 8001888:	f004 f90c 	bl	8005aa4 <sniprintf>
                 "[TX] MAX_RT. STATUS=%02X OBSERVE_TX=%02X\r\n", status, ob);
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800188c:	f107 030c 	add.w	r3, r7, #12
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fd15 	bl	80002c0 <strlen>
 8001896:	4603      	mov	r3, r0
 8001898:	b29a      	uxth	r2, r3
 800189a:	f107 010c 	add.w	r1, r7, #12
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	480a      	ldr	r0, [pc, #40]	@ (80018cc <NRF24_Transmit+0x11c>)
 80018a4:	f002 fd6a 	bl	800437c <HAL_UART_Transmit>
        return 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	e006      	b.n	80018ba <NRF24_Transmit+0x10a>
    }

    return (status & (1<<5)) ? 1 : 0;
 80018ac:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80018b0:	115b      	asrs	r3, r3, #5
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	b2db      	uxtb	r3, r3
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3758      	adds	r7, #88	@ 0x58
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000334 	.word	0x20000334
 80018c8:	08008068 	.word	0x08008068
 80018cc:	200002a0 	.word	0x200002a0

080018d0 <put>:
static void dump_hex5(const char *name, uint8_t *v);

// --- add at the bottom of nrf24.c ---
extern UART_HandleTypeDef hlpuart1;        // for prints
static char dbg[64];
static void put(const char *s){ HAL_UART_Transmit(&hlpuart1,(uint8_t*)s,strlen(s),HAL_MAX_DELAY); }
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7fe fcf1 	bl	80002c0 <strlen>
 80018de:	4603      	mov	r3, r0
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	f04f 33ff 	mov.w	r3, #4294967295
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	4803      	ldr	r0, [pc, #12]	@ (80018f8 <put+0x28>)
 80018ea:	f002 fd47 	bl	800437c <HAL_UART_Transmit>
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200002a0 	.word	0x200002a0

080018fc <hex1>:

static void hex1(const char *name, uint8_t v){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af02      	add	r7, sp, #8
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	460b      	mov	r3, r1
 8001906:	70fb      	strb	r3, [r7, #3]
  snprintf(dbg, sizeof(dbg), "%s=%02X ", name, v);
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a06      	ldr	r2, [pc, #24]	@ (8001928 <hex1+0x2c>)
 8001910:	2140      	movs	r1, #64	@ 0x40
 8001912:	4806      	ldr	r0, [pc, #24]	@ (800192c <hex1+0x30>)
 8001914:	f004 f8c6 	bl	8005aa4 <sniprintf>
  put(dbg);
 8001918:	4804      	ldr	r0, [pc, #16]	@ (800192c <hex1+0x30>)
 800191a:	f7ff ffd9 	bl	80018d0 <put>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	08008094 	.word	0x08008094
 800192c:	200003fc 	.word	0x200003fc

08001930 <dump_hex5>:
static void dump_hex5(const char *name, uint8_t *v){
 8001930:	b590      	push	{r4, r7, lr}
 8001932:	b089      	sub	sp, #36	@ 0x24
 8001934:	af06      	add	r7, sp, #24
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  snprintf(dbg, sizeof(dbg), "%s=%02X %02X %02X %02X %02X  ",
           name, v[0], v[1], v[2], v[3], v[4]);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	781b      	ldrb	r3, [r3, #0]
  snprintf(dbg, sizeof(dbg), "%s=%02X %02X %02X %02X %02X  ",
 800193e:	461a      	mov	r2, r3
           name, v[0], v[1], v[2], v[3], v[4]);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	3301      	adds	r3, #1
 8001944:	781b      	ldrb	r3, [r3, #0]
  snprintf(dbg, sizeof(dbg), "%s=%02X %02X %02X %02X %02X  ",
 8001946:	4619      	mov	r1, r3
           name, v[0], v[1], v[2], v[3], v[4]);
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	3302      	adds	r3, #2
 800194c:	781b      	ldrb	r3, [r3, #0]
  snprintf(dbg, sizeof(dbg), "%s=%02X %02X %02X %02X %02X  ",
 800194e:	4618      	mov	r0, r3
           name, v[0], v[1], v[2], v[3], v[4]);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	3303      	adds	r3, #3
 8001954:	781b      	ldrb	r3, [r3, #0]
  snprintf(dbg, sizeof(dbg), "%s=%02X %02X %02X %02X %02X  ",
 8001956:	461c      	mov	r4, r3
           name, v[0], v[1], v[2], v[3], v[4]);
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	3304      	adds	r3, #4
 800195c:	781b      	ldrb	r3, [r3, #0]
  snprintf(dbg, sizeof(dbg), "%s=%02X %02X %02X %02X %02X  ",
 800195e:	9304      	str	r3, [sp, #16]
 8001960:	9403      	str	r4, [sp, #12]
 8001962:	9002      	str	r0, [sp, #8]
 8001964:	9101      	str	r1, [sp, #4]
 8001966:	9200      	str	r2, [sp, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a06      	ldr	r2, [pc, #24]	@ (8001984 <dump_hex5+0x54>)
 800196c:	2140      	movs	r1, #64	@ 0x40
 800196e:	4806      	ldr	r0, [pc, #24]	@ (8001988 <dump_hex5+0x58>)
 8001970:	f004 f898 	bl	8005aa4 <sniprintf>
  put(dbg);
 8001974:	4804      	ldr	r0, [pc, #16]	@ (8001988 <dump_hex5+0x58>)
 8001976:	f7ff ffab 	bl	80018d0 <put>
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	bd90      	pop	{r4, r7, pc}
 8001982:	bf00      	nop
 8001984:	080080a0 	.word	0x080080a0
 8001988:	200003fc 	.word	0x200003fc

0800198c <NRF24_Dump>:

void NRF24_Dump(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
  uint8_t v, addr[5];

  v = nrf24_ReadReg(CONFIG);      hex1("CFG", v);
 8001992:	2000      	movs	r0, #0
 8001994:	f7ff fdb8 	bl	8001508 <nrf24_ReadReg>
 8001998:	4603      	mov	r3, r0
 800199a:	71fb      	strb	r3, [r7, #7]
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	4619      	mov	r1, r3
 80019a0:	4832      	ldr	r0, [pc, #200]	@ (8001a6c <NRF24_Dump+0xe0>)
 80019a2:	f7ff ffab 	bl	80018fc <hex1>
  v = nrf24_ReadReg(EN_AA);       hex1("EN_AA", v);
 80019a6:	2001      	movs	r0, #1
 80019a8:	f7ff fdae 	bl	8001508 <nrf24_ReadReg>
 80019ac:	4603      	mov	r3, r0
 80019ae:	71fb      	strb	r3, [r7, #7]
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	4619      	mov	r1, r3
 80019b4:	482e      	ldr	r0, [pc, #184]	@ (8001a70 <NRF24_Dump+0xe4>)
 80019b6:	f7ff ffa1 	bl	80018fc <hex1>
  v = nrf24_ReadReg(SETUP_RETR);  hex1("RETR", v);
 80019ba:	2004      	movs	r0, #4
 80019bc:	f7ff fda4 	bl	8001508 <nrf24_ReadReg>
 80019c0:	4603      	mov	r3, r0
 80019c2:	71fb      	strb	r3, [r7, #7]
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	4619      	mov	r1, r3
 80019c8:	482a      	ldr	r0, [pc, #168]	@ (8001a74 <NRF24_Dump+0xe8>)
 80019ca:	f7ff ff97 	bl	80018fc <hex1>
  v = nrf24_ReadReg(RF_CH);       hex1("CH", v);
 80019ce:	2005      	movs	r0, #5
 80019d0:	f7ff fd9a 	bl	8001508 <nrf24_ReadReg>
 80019d4:	4603      	mov	r3, r0
 80019d6:	71fb      	strb	r3, [r7, #7]
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	4619      	mov	r1, r3
 80019dc:	4826      	ldr	r0, [pc, #152]	@ (8001a78 <NRF24_Dump+0xec>)
 80019de:	f7ff ff8d 	bl	80018fc <hex1>
  v = nrf24_ReadReg(RF_SETUP);    hex1("RF", v);
 80019e2:	2006      	movs	r0, #6
 80019e4:	f7ff fd90 	bl	8001508 <nrf24_ReadReg>
 80019e8:	4603      	mov	r3, r0
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	4619      	mov	r1, r3
 80019f0:	4822      	ldr	r0, [pc, #136]	@ (8001a7c <NRF24_Dump+0xf0>)
 80019f2:	f7ff ff83 	bl	80018fc <hex1>
  v = nrf24_ReadReg(FEATURE);     hex1("FEAT", v);
 80019f6:	201d      	movs	r0, #29
 80019f8:	f7ff fd86 	bl	8001508 <nrf24_ReadReg>
 80019fc:	4603      	mov	r3, r0
 80019fe:	71fb      	strb	r3, [r7, #7]
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	4619      	mov	r1, r3
 8001a04:	481e      	ldr	r0, [pc, #120]	@ (8001a80 <NRF24_Dump+0xf4>)
 8001a06:	f7ff ff79 	bl	80018fc <hex1>
  v = nrf24_ReadReg(DYNPD);       hex1("DYNPD", v);
 8001a0a:	201c      	movs	r0, #28
 8001a0c:	f7ff fd7c 	bl	8001508 <nrf24_ReadReg>
 8001a10:	4603      	mov	r3, r0
 8001a12:	71fb      	strb	r3, [r7, #7]
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	4619      	mov	r1, r3
 8001a18:	481a      	ldr	r0, [pc, #104]	@ (8001a84 <NRF24_Dump+0xf8>)
 8001a1a:	f7ff ff6f 	bl	80018fc <hex1>

  nrf24_ReadReg_Multi(TX_ADDR, addr, 5);      dump_hex5("TX", addr);
 8001a1e:	463b      	mov	r3, r7
 8001a20:	2205      	movs	r2, #5
 8001a22:	4619      	mov	r1, r3
 8001a24:	2010      	movs	r0, #16
 8001a26:	f7ff fd8f 	bl	8001548 <nrf24_ReadReg_Multi>
 8001a2a:	463b      	mov	r3, r7
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4816      	ldr	r0, [pc, #88]	@ (8001a88 <NRF24_Dump+0xfc>)
 8001a30:	f7ff ff7e 	bl	8001930 <dump_hex5>
  nrf24_ReadReg_Multi(RX_ADDR_P0, addr, 5);   dump_hex5("RX0", addr);
 8001a34:	463b      	mov	r3, r7
 8001a36:	2205      	movs	r2, #5
 8001a38:	4619      	mov	r1, r3
 8001a3a:	200a      	movs	r0, #10
 8001a3c:	f7ff fd84 	bl	8001548 <nrf24_ReadReg_Multi>
 8001a40:	463b      	mov	r3, r7
 8001a42:	4619      	mov	r1, r3
 8001a44:	4811      	ldr	r0, [pc, #68]	@ (8001a8c <NRF24_Dump+0x100>)
 8001a46:	f7ff ff73 	bl	8001930 <dump_hex5>

  v = nrf24_ReadReg(STATUS);      hex1("STAT", v);
 8001a4a:	2007      	movs	r0, #7
 8001a4c:	f7ff fd5c 	bl	8001508 <nrf24_ReadReg>
 8001a50:	4603      	mov	r3, r0
 8001a52:	71fb      	strb	r3, [r7, #7]
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	4619      	mov	r1, r3
 8001a58:	480d      	ldr	r0, [pc, #52]	@ (8001a90 <NRF24_Dump+0x104>)
 8001a5a:	f7ff ff4f 	bl	80018fc <hex1>
  put("\r\n");
 8001a5e:	480d      	ldr	r0, [pc, #52]	@ (8001a94 <NRF24_Dump+0x108>)
 8001a60:	f7ff ff36 	bl	80018d0 <put>
}
 8001a64:	bf00      	nop
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	080080c0 	.word	0x080080c0
 8001a70:	080080c4 	.word	0x080080c4
 8001a74:	080080cc 	.word	0x080080cc
 8001a78:	080080d4 	.word	0x080080d4
 8001a7c:	080080d8 	.word	0x080080d8
 8001a80:	080080dc 	.word	0x080080dc
 8001a84:	080080e4 	.word	0x080080e4
 8001a88:	080080ec 	.word	0x080080ec
 8001a8c:	080080f0 	.word	0x080080f0
 8001a90:	080080f4 	.word	0x080080f4
 8001a94:	080080fc 	.word	0x080080fc

08001a98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001adc <HAL_MspInit+0x44>)
 8001aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa2:	4a0e      	ldr	r2, [pc, #56]	@ (8001adc <HAL_MspInit+0x44>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8001adc <HAL_MspInit+0x44>)
 8001aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab6:	4b09      	ldr	r3, [pc, #36]	@ (8001adc <HAL_MspInit+0x44>)
 8001ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aba:	4a08      	ldr	r2, [pc, #32]	@ (8001adc <HAL_MspInit+0x44>)
 8001abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ac0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ac2:	4b06      	ldr	r3, [pc, #24]	@ (8001adc <HAL_MspInit+0x44>)
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aca:	603b      	str	r3, [r7, #0]
 8001acc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001ace:	f000 fda3 	bl	8002618 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40021000 	.word	0x40021000

08001ae0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b09a      	sub	sp, #104	@ 0x68
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001af8:	f107 0310 	add.w	r3, r7, #16
 8001afc:	2244      	movs	r2, #68	@ 0x44
 8001afe:	2100      	movs	r1, #0
 8001b00:	4618      	mov	r0, r3
 8001b02:	f004 f86a 	bl	8005bda <memset>
  if(huart->Instance==LPUART1)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a1f      	ldr	r2, [pc, #124]	@ (8001b88 <HAL_UART_MspInit+0xa8>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d136      	bne.n	8001b7e <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001b10:	2320      	movs	r3, #32
 8001b12:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001b14:	2300      	movs	r3, #0
 8001b16:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b18:	f107 0310 	add.w	r3, r7, #16
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f001 fab9 	bl	8003094 <HAL_RCCEx_PeriphCLKConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b28:	f7ff fc70 	bl	800140c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001b2c:	4b17      	ldr	r3, [pc, #92]	@ (8001b8c <HAL_UART_MspInit+0xac>)
 8001b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b30:	4a16      	ldr	r2, [pc, #88]	@ (8001b8c <HAL_UART_MspInit+0xac>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001b38:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <HAL_UART_MspInit+0xac>)
 8001b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <HAL_UART_MspInit+0xac>)
 8001b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b48:	4a10      	ldr	r2, [pc, #64]	@ (8001b8c <HAL_UART_MspInit+0xac>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b50:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <HAL_UART_MspInit+0xac>)
 8001b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001b5c:	230c      	movs	r3, #12
 8001b5e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b60:	2302      	movs	r3, #2
 8001b62:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001b6c:	230c      	movs	r3, #12
 8001b6e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b70:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b74:	4619      	mov	r1, r3
 8001b76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b7a:	f000 faf5 	bl	8002168 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001b7e:	bf00      	nop
 8001b80:	3768      	adds	r7, #104	@ 0x68
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40008000 	.word	0x40008000
 8001b8c:	40021000 	.word	0x40021000

08001b90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a17      	ldr	r2, [pc, #92]	@ (8001c0c <HAL_SPI_MspInit+0x7c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d128      	bne.n	8001c04 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bb2:	4b17      	ldr	r3, [pc, #92]	@ (8001c10 <HAL_SPI_MspInit+0x80>)
 8001bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb6:	4a16      	ldr	r2, [pc, #88]	@ (8001c10 <HAL_SPI_MspInit+0x80>)
 8001bb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bbe:	4b14      	ldr	r3, [pc, #80]	@ (8001c10 <HAL_SPI_MspInit+0x80>)
 8001bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc6:	613b      	str	r3, [r7, #16]
 8001bc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bca:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <HAL_SPI_MspInit+0x80>)
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bce:	4a10      	ldr	r2, [pc, #64]	@ (8001c10 <HAL_SPI_MspInit+0x80>)
 8001bd0:	f043 0302 	orr.w	r3, r3, #2
 8001bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c10 <HAL_SPI_MspInit+0x80>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001be2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bf4:	2305      	movs	r3, #5
 8001bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4805      	ldr	r0, [pc, #20]	@ (8001c14 <HAL_SPI_MspInit+0x84>)
 8001c00:	f000 fab2 	bl	8002168 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	@ 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40003800 	.word	0x40003800
 8001c10:	40021000 	.word	0x40021000
 8001c14:	48000400 	.word	0x48000400

08001c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <NMI_Handler+0x4>

08001c20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <HardFault_Handler+0x4>

08001c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <MemManage_Handler+0x4>

08001c30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <BusFault_Handler+0x4>

08001c38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <UsageFault_Handler+0x4>

08001c40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c6e:	f000 f957 	bl	8001f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0
  return 1;
 8001c7a:	2301      	movs	r3, #1
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <_kill>:

int _kill(int pid, int sig)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c90:	f003 fff6 	bl	8005c80 <__errno>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2216      	movs	r2, #22
 8001c98:	601a      	str	r2, [r3, #0]
  return -1;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <_exit>:

void _exit (int status)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b082      	sub	sp, #8
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cae:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff ffe7 	bl	8001c86 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <_exit+0x12>

08001cbc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	e00a      	b.n	8001ce4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cce:	f3af 8000 	nop.w
 8001cd2:	4601      	mov	r1, r0
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	60ba      	str	r2, [r7, #8]
 8001cda:	b2ca      	uxtb	r2, r1
 8001cdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	dbf0      	blt.n	8001cce <_read+0x12>
  }

  return len;
 8001cec:	687b      	ldr	r3, [r7, #4]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b086      	sub	sp, #24
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
 8001d06:	e009      	b.n	8001d1c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	1c5a      	adds	r2, r3, #1
 8001d0c:	60ba      	str	r2, [r7, #8]
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	dbf1      	blt.n	8001d08 <_write+0x12>
  }
  return len;
 8001d24:	687b      	ldr	r3, [r7, #4]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <_close>:

int _close(int file)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d56:	605a      	str	r2, [r3, #4]
  return 0;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <_isatty>:

int _isatty(int file)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d6e:	2301      	movs	r3, #1
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
	...

08001d98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da0:	4a14      	ldr	r2, [pc, #80]	@ (8001df4 <_sbrk+0x5c>)
 8001da2:	4b15      	ldr	r3, [pc, #84]	@ (8001df8 <_sbrk+0x60>)
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dac:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d102      	bne.n	8001dba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db4:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <_sbrk+0x64>)
 8001db6:	4a12      	ldr	r2, [pc, #72]	@ (8001e00 <_sbrk+0x68>)
 8001db8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dba:	4b10      	ldr	r3, [pc, #64]	@ (8001dfc <_sbrk+0x64>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d207      	bcs.n	8001dd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc8:	f003 ff5a 	bl	8005c80 <__errno>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	220c      	movs	r2, #12
 8001dd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd6:	e009      	b.n	8001dec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd8:	4b08      	ldr	r3, [pc, #32]	@ (8001dfc <_sbrk+0x64>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dde:	4b07      	ldr	r3, [pc, #28]	@ (8001dfc <_sbrk+0x64>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	4a05      	ldr	r2, [pc, #20]	@ (8001dfc <_sbrk+0x64>)
 8001de8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dea:	68fb      	ldr	r3, [r7, #12]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20008000 	.word	0x20008000
 8001df8:	00000400 	.word	0x00000400
 8001dfc:	2000043c 	.word	0x2000043c
 8001e00:	20000590 	.word	0x20000590

08001e04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <SystemInit+0x20>)
 8001e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e0e:	4a05      	ldr	r2, [pc, #20]	@ (8001e24 <SystemInit+0x20>)
 8001e10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e28:	480d      	ldr	r0, [pc, #52]	@ (8001e60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e2a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e2c:	f7ff ffea 	bl	8001e04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e30:	480c      	ldr	r0, [pc, #48]	@ (8001e64 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e32:	490d      	ldr	r1, [pc, #52]	@ (8001e68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e34:	4a0d      	ldr	r2, [pc, #52]	@ (8001e6c <LoopForever+0xe>)
  movs r3, #0
 8001e36:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e38:	e002      	b.n	8001e40 <LoopCopyDataInit>

08001e3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e3e:	3304      	adds	r3, #4

08001e40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e44:	d3f9      	bcc.n	8001e3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e46:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e48:	4c0a      	ldr	r4, [pc, #40]	@ (8001e74 <LoopForever+0x16>)
  movs r3, #0
 8001e4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e4c:	e001      	b.n	8001e52 <LoopFillZerobss>

08001e4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e50:	3204      	adds	r2, #4

08001e52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e54:	d3fb      	bcc.n	8001e4e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001e56:	f003 ff19 	bl	8005c8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e5a:	f7ff f863 	bl	8000f24 <main>

08001e5e <LoopForever>:

LoopForever:
    b LoopForever
 8001e5e:	e7fe      	b.n	8001e5e <LoopForever>
  ldr   r0, =_estack
 8001e60:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e68:	20000284 	.word	0x20000284
  ldr r2, =_sidata
 8001e6c:	080084c4 	.word	0x080084c4
  ldr r2, =_sbss
 8001e70:	20000284 	.word	0x20000284
  ldr r4, =_ebss
 8001e74:	20000590 	.word	0x20000590

08001e78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e78:	e7fe      	b.n	8001e78 <ADC1_2_IRQHandler>

08001e7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e80:	2300      	movs	r3, #0
 8001e82:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e84:	2003      	movs	r0, #3
 8001e86:	f000 f93d 	bl	8002104 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f000 f80e 	bl	8001eac <HAL_InitTick>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d002      	beq.n	8001e9c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	71fb      	strb	r3, [r7, #7]
 8001e9a:	e001      	b.n	8001ea0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e9c:	f7ff fdfc 	bl	8001a98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ea0:	79fb      	ldrb	r3, [r7, #7]

}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001eb8:	4b16      	ldr	r3, [pc, #88]	@ (8001f14 <HAL_InitTick+0x68>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d022      	beq.n	8001f06 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ec0:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <HAL_InitTick+0x6c>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	4b13      	ldr	r3, [pc, #76]	@ (8001f14 <HAL_InitTick+0x68>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ecc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f000 f93a 	bl	800214e <HAL_SYSTICK_Config>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d10f      	bne.n	8001f00 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b0f      	cmp	r3, #15
 8001ee4:	d809      	bhi.n	8001efa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	6879      	ldr	r1, [r7, #4]
 8001eea:	f04f 30ff 	mov.w	r0, #4294967295
 8001eee:	f000 f914 	bl	800211a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <HAL_InitTick+0x70>)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6013      	str	r3, [r2, #0]
 8001ef8:	e007      	b.n	8001f0a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	73fb      	strb	r3, [r7, #15]
 8001efe:	e004      	b.n	8001f0a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	73fb      	strb	r3, [r7, #15]
 8001f04:	e001      	b.n	8001f0a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	200000b8 	.word	0x200000b8
 8001f18:	200000b0 	.word	0x200000b0
 8001f1c:	200000b4 	.word	0x200000b4

08001f20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f24:	4b05      	ldr	r3, [pc, #20]	@ (8001f3c <HAL_IncTick+0x1c>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <HAL_IncTick+0x20>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	4a03      	ldr	r2, [pc, #12]	@ (8001f3c <HAL_IncTick+0x1c>)
 8001f30:	6013      	str	r3, [r2, #0]
}
 8001f32:	bf00      	nop
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	20000440 	.word	0x20000440
 8001f40:	200000b8 	.word	0x200000b8

08001f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  return uwTick;
 8001f48:	4b03      	ldr	r3, [pc, #12]	@ (8001f58 <HAL_GetTick+0x14>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	20000440 	.word	0x20000440

08001f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f64:	f7ff ffee 	bl	8001f44 <HAL_GetTick>
 8001f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f74:	d004      	beq.n	8001f80 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f76:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <HAL_Delay+0x40>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f80:	bf00      	nop
 8001f82:	f7ff ffdf 	bl	8001f44 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	68fa      	ldr	r2, [r7, #12]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d8f7      	bhi.n	8001f82 <HAL_Delay+0x26>
  {
  }
}
 8001f92:	bf00      	nop
 8001f94:	bf00      	nop
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	200000b8 	.word	0x200000b8

08001fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fd2:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	60d3      	str	r3, [r2, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fec:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <__NVIC_GetPriorityGrouping+0x18>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	0a1b      	lsrs	r3, r3, #8
 8001ff2:	f003 0307 	and.w	r3, r3, #7
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	6039      	str	r1, [r7, #0]
 800200e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002014:	2b00      	cmp	r3, #0
 8002016:	db0a      	blt.n	800202e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	b2da      	uxtb	r2, r3
 800201c:	490c      	ldr	r1, [pc, #48]	@ (8002050 <__NVIC_SetPriority+0x4c>)
 800201e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002022:	0112      	lsls	r2, r2, #4
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	440b      	add	r3, r1
 8002028:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800202c:	e00a      	b.n	8002044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	b2da      	uxtb	r2, r3
 8002032:	4908      	ldr	r1, [pc, #32]	@ (8002054 <__NVIC_SetPriority+0x50>)
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	3b04      	subs	r3, #4
 800203c:	0112      	lsls	r2, r2, #4
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	440b      	add	r3, r1
 8002042:	761a      	strb	r2, [r3, #24]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000e100 	.word	0xe000e100
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002058:	b480      	push	{r7}
 800205a:	b089      	sub	sp, #36	@ 0x24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f1c3 0307 	rsb	r3, r3, #7
 8002072:	2b04      	cmp	r3, #4
 8002074:	bf28      	it	cs
 8002076:	2304      	movcs	r3, #4
 8002078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3304      	adds	r3, #4
 800207e:	2b06      	cmp	r3, #6
 8002080:	d902      	bls.n	8002088 <NVIC_EncodePriority+0x30>
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3b03      	subs	r3, #3
 8002086:	e000      	b.n	800208a <NVIC_EncodePriority+0x32>
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800208c:	f04f 32ff 	mov.w	r2, #4294967295
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43da      	mvns	r2, r3
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	401a      	ands	r2, r3
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a0:	f04f 31ff 	mov.w	r1, #4294967295
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	fa01 f303 	lsl.w	r3, r1, r3
 80020aa:	43d9      	mvns	r1, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	4313      	orrs	r3, r2
         );
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3724      	adds	r7, #36	@ 0x24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
	...

080020c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020d0:	d301      	bcc.n	80020d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020d2:	2301      	movs	r3, #1
 80020d4:	e00f      	b.n	80020f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002100 <SysTick_Config+0x40>)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3b01      	subs	r3, #1
 80020dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020de:	210f      	movs	r1, #15
 80020e0:	f04f 30ff 	mov.w	r0, #4294967295
 80020e4:	f7ff ff8e 	bl	8002004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e8:	4b05      	ldr	r3, [pc, #20]	@ (8002100 <SysTick_Config+0x40>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ee:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <SysTick_Config+0x40>)
 80020f0:	2207      	movs	r2, #7
 80020f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	e000e010 	.word	0xe000e010

08002104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7ff ff47 	bl	8001fa0 <__NVIC_SetPriorityGrouping>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b086      	sub	sp, #24
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
 8002126:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002128:	f7ff ff5e 	bl	8001fe8 <__NVIC_GetPriorityGrouping>
 800212c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	68b9      	ldr	r1, [r7, #8]
 8002132:	6978      	ldr	r0, [r7, #20]
 8002134:	f7ff ff90 	bl	8002058 <NVIC_EncodePriority>
 8002138:	4602      	mov	r2, r0
 800213a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800213e:	4611      	mov	r1, r2
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff ff5f 	bl	8002004 <__NVIC_SetPriority>
}
 8002146:	bf00      	nop
 8002148:	3718      	adds	r7, #24
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b082      	sub	sp, #8
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff ffb2 	bl	80020c0 <SysTick_Config>
 800215c:	4603      	mov	r3, r0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002168:	b480      	push	{r7}
 800216a:	b087      	sub	sp, #28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002176:	e15a      	b.n	800242e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2101      	movs	r1, #1
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	fa01 f303 	lsl.w	r3, r1, r3
 8002184:	4013      	ands	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 814c 	beq.w	8002428 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	2b01      	cmp	r3, #1
 800219a:	d005      	beq.n	80021a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d130      	bne.n	800220a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021de:	2201      	movs	r2, #1
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 0201 	and.w	r2, r3, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b03      	cmp	r3, #3
 8002214:	d017      	beq.n	8002246 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	2203      	movs	r2, #3
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4013      	ands	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	689a      	ldr	r2, [r3, #8]
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4313      	orrs	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 0303 	and.w	r3, r3, #3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d123      	bne.n	800229a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	08da      	lsrs	r2, r3, #3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3208      	adds	r2, #8
 800225a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800225e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	220f      	movs	r2, #15
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	691a      	ldr	r2, [r3, #16]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	08da      	lsrs	r2, r3, #3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3208      	adds	r2, #8
 8002294:	6939      	ldr	r1, [r7, #16]
 8002296:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	2203      	movs	r2, #3
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43db      	mvns	r3, r3
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	4013      	ands	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0203 	and.w	r2, r3, #3
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f000 80a6 	beq.w	8002428 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022dc:	4b5b      	ldr	r3, [pc, #364]	@ (800244c <HAL_GPIO_Init+0x2e4>)
 80022de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e0:	4a5a      	ldr	r2, [pc, #360]	@ (800244c <HAL_GPIO_Init+0x2e4>)
 80022e2:	f043 0301 	orr.w	r3, r3, #1
 80022e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80022e8:	4b58      	ldr	r3, [pc, #352]	@ (800244c <HAL_GPIO_Init+0x2e4>)
 80022ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	60bb      	str	r3, [r7, #8]
 80022f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022f4:	4a56      	ldr	r2, [pc, #344]	@ (8002450 <HAL_GPIO_Init+0x2e8>)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	089b      	lsrs	r3, r3, #2
 80022fa:	3302      	adds	r3, #2
 80022fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002300:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	f003 0303 	and.w	r3, r3, #3
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	220f      	movs	r2, #15
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	4013      	ands	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800231e:	d01f      	beq.n	8002360 <HAL_GPIO_Init+0x1f8>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a4c      	ldr	r2, [pc, #304]	@ (8002454 <HAL_GPIO_Init+0x2ec>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d019      	beq.n	800235c <HAL_GPIO_Init+0x1f4>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a4b      	ldr	r2, [pc, #300]	@ (8002458 <HAL_GPIO_Init+0x2f0>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d013      	beq.n	8002358 <HAL_GPIO_Init+0x1f0>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a4a      	ldr	r2, [pc, #296]	@ (800245c <HAL_GPIO_Init+0x2f4>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d00d      	beq.n	8002354 <HAL_GPIO_Init+0x1ec>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a49      	ldr	r2, [pc, #292]	@ (8002460 <HAL_GPIO_Init+0x2f8>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d007      	beq.n	8002350 <HAL_GPIO_Init+0x1e8>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a48      	ldr	r2, [pc, #288]	@ (8002464 <HAL_GPIO_Init+0x2fc>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d101      	bne.n	800234c <HAL_GPIO_Init+0x1e4>
 8002348:	2305      	movs	r3, #5
 800234a:	e00a      	b.n	8002362 <HAL_GPIO_Init+0x1fa>
 800234c:	2306      	movs	r3, #6
 800234e:	e008      	b.n	8002362 <HAL_GPIO_Init+0x1fa>
 8002350:	2304      	movs	r3, #4
 8002352:	e006      	b.n	8002362 <HAL_GPIO_Init+0x1fa>
 8002354:	2303      	movs	r3, #3
 8002356:	e004      	b.n	8002362 <HAL_GPIO_Init+0x1fa>
 8002358:	2302      	movs	r3, #2
 800235a:	e002      	b.n	8002362 <HAL_GPIO_Init+0x1fa>
 800235c:	2301      	movs	r3, #1
 800235e:	e000      	b.n	8002362 <HAL_GPIO_Init+0x1fa>
 8002360:	2300      	movs	r3, #0
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	f002 0203 	and.w	r2, r2, #3
 8002368:	0092      	lsls	r2, r2, #2
 800236a:	4093      	lsls	r3, r2
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002372:	4937      	ldr	r1, [pc, #220]	@ (8002450 <HAL_GPIO_Init+0x2e8>)
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	089b      	lsrs	r3, r3, #2
 8002378:	3302      	adds	r3, #2
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002380:	4b39      	ldr	r3, [pc, #228]	@ (8002468 <HAL_GPIO_Init+0x300>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	43db      	mvns	r3, r3
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4013      	ands	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023a4:	4a30      	ldr	r2, [pc, #192]	@ (8002468 <HAL_GPIO_Init+0x300>)
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002468 <HAL_GPIO_Init+0x300>)
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	43db      	mvns	r3, r3
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	4013      	ands	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d003      	beq.n	80023ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023ce:	4a26      	ldr	r2, [pc, #152]	@ (8002468 <HAL_GPIO_Init+0x300>)
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80023d4:	4b24      	ldr	r3, [pc, #144]	@ (8002468 <HAL_GPIO_Init+0x300>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	43db      	mvns	r3, r3
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	4013      	ands	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002468 <HAL_GPIO_Init+0x300>)
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80023fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002468 <HAL_GPIO_Init+0x300>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	43db      	mvns	r3, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4013      	ands	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d003      	beq.n	8002422 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002422:	4a11      	ldr	r2, [pc, #68]	@ (8002468 <HAL_GPIO_Init+0x300>)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	3301      	adds	r3, #1
 800242c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	fa22 f303 	lsr.w	r3, r2, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	f47f ae9d 	bne.w	8002178 <HAL_GPIO_Init+0x10>
  }
}
 800243e:	bf00      	nop
 8002440:	bf00      	nop
 8002442:	371c      	adds	r7, #28
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	40021000 	.word	0x40021000
 8002450:	40010000 	.word	0x40010000
 8002454:	48000400 	.word	0x48000400
 8002458:	48000800 	.word	0x48000800
 800245c:	48000c00 	.word	0x48000c00
 8002460:	48001000 	.word	0x48001000
 8002464:	48001400 	.word	0x48001400
 8002468:	40010400 	.word	0x40010400

0800246c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	460b      	mov	r3, r1
 8002476:	807b      	strh	r3, [r7, #2]
 8002478:	4613      	mov	r3, r2
 800247a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800247c:	787b      	ldrb	r3, [r7, #1]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002482:	887a      	ldrh	r2, [r7, #2]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002488:	e002      	b.n	8002490 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800248a:	887a      	ldrh	r2, [r7, #2]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	460b      	mov	r3, r1
 80024a6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024ae:	887a      	ldrh	r2, [r7, #2]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4013      	ands	r3, r2
 80024b4:	041a      	lsls	r2, r3, #16
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	43d9      	mvns	r1, r3
 80024ba:	887b      	ldrh	r3, [r7, #2]
 80024bc:	400b      	ands	r3, r1
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	619a      	str	r2, [r3, #24]
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d141      	bne.n	8002562 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024de:	4b4b      	ldr	r3, [pc, #300]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024ea:	d131      	bne.n	8002550 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024ec:	4b47      	ldr	r3, [pc, #284]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024f2:	4a46      	ldr	r2, [pc, #280]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024fc:	4b43      	ldr	r3, [pc, #268]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002504:	4a41      	ldr	r2, [pc, #260]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800250a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800250c:	4b40      	ldr	r3, [pc, #256]	@ (8002610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2232      	movs	r2, #50	@ 0x32
 8002512:	fb02 f303 	mul.w	r3, r2, r3
 8002516:	4a3f      	ldr	r2, [pc, #252]	@ (8002614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002518:	fba2 2303 	umull	r2, r3, r2, r3
 800251c:	0c9b      	lsrs	r3, r3, #18
 800251e:	3301      	adds	r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002522:	e002      	b.n	800252a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	3b01      	subs	r3, #1
 8002528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800252a:	4b38      	ldr	r3, [pc, #224]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002536:	d102      	bne.n	800253e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f2      	bne.n	8002524 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800253e:	4b33      	ldr	r3, [pc, #204]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800254a:	d158      	bne.n	80025fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e057      	b.n	8002600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002550:	4b2e      	ldr	r3, [pc, #184]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002556:	4a2d      	ldr	r2, [pc, #180]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800255c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002560:	e04d      	b.n	80025fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002568:	d141      	bne.n	80025ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800256a:	4b28      	ldr	r3, [pc, #160]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002576:	d131      	bne.n	80025dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002578:	4b24      	ldr	r3, [pc, #144]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800257a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800257e:	4a23      	ldr	r2, [pc, #140]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002584:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002588:	4b20      	ldr	r3, [pc, #128]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002590:	4a1e      	ldr	r2, [pc, #120]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002592:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002596:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002598:	4b1d      	ldr	r3, [pc, #116]	@ (8002610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2232      	movs	r2, #50	@ 0x32
 800259e:	fb02 f303 	mul.w	r3, r2, r3
 80025a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025a4:	fba2 2303 	umull	r2, r3, r2, r3
 80025a8:	0c9b      	lsrs	r3, r3, #18
 80025aa:	3301      	adds	r3, #1
 80025ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ae:	e002      	b.n	80025b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025b6:	4b15      	ldr	r3, [pc, #84]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c2:	d102      	bne.n	80025ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f2      	bne.n	80025b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025ca:	4b10      	ldr	r3, [pc, #64]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025d6:	d112      	bne.n	80025fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e011      	b.n	8002600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025dc:	4b0b      	ldr	r3, [pc, #44]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025e2:	4a0a      	ldr	r2, [pc, #40]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80025ec:	e007      	b.n	80025fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025ee:	4b07      	ldr	r3, [pc, #28]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025f6:	4a05      	ldr	r2, [pc, #20]	@ (800260c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	40007000 	.word	0x40007000
 8002610:	200000b0 	.word	0x200000b0
 8002614:	431bde83 	.word	0x431bde83

08002618 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	4a04      	ldr	r2, [pc, #16]	@ (8002634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002626:	6093      	str	r3, [r2, #8]
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40007000 	.word	0x40007000

08002638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e2fe      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d075      	beq.n	8002742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002656:	4b97      	ldr	r3, [pc, #604]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 030c 	and.w	r3, r3, #12
 800265e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002660:	4b94      	ldr	r3, [pc, #592]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	f003 0303 	and.w	r3, r3, #3
 8002668:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	2b0c      	cmp	r3, #12
 800266e:	d102      	bne.n	8002676 <HAL_RCC_OscConfig+0x3e>
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	2b03      	cmp	r3, #3
 8002674:	d002      	beq.n	800267c <HAL_RCC_OscConfig+0x44>
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	2b08      	cmp	r3, #8
 800267a:	d10b      	bne.n	8002694 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800267c:	4b8d      	ldr	r3, [pc, #564]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d05b      	beq.n	8002740 <HAL_RCC_OscConfig+0x108>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d157      	bne.n	8002740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e2d9      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800269c:	d106      	bne.n	80026ac <HAL_RCC_OscConfig+0x74>
 800269e:	4b85      	ldr	r3, [pc, #532]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a84      	ldr	r2, [pc, #528]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	e01d      	b.n	80026e8 <HAL_RCC_OscConfig+0xb0>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026b4:	d10c      	bne.n	80026d0 <HAL_RCC_OscConfig+0x98>
 80026b6:	4b7f      	ldr	r3, [pc, #508]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a7e      	ldr	r2, [pc, #504]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026c0:	6013      	str	r3, [r2, #0]
 80026c2:	4b7c      	ldr	r3, [pc, #496]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a7b      	ldr	r2, [pc, #492]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026cc:	6013      	str	r3, [r2, #0]
 80026ce:	e00b      	b.n	80026e8 <HAL_RCC_OscConfig+0xb0>
 80026d0:	4b78      	ldr	r3, [pc, #480]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a77      	ldr	r2, [pc, #476]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	4b75      	ldr	r3, [pc, #468]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a74      	ldr	r2, [pc, #464]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80026e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d013      	beq.n	8002718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f0:	f7ff fc28 	bl	8001f44 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f8:	f7ff fc24 	bl	8001f44 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	@ 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e29e      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800270a:	4b6a      	ldr	r3, [pc, #424]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCC_OscConfig+0xc0>
 8002716:	e014      	b.n	8002742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002718:	f7ff fc14 	bl	8001f44 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002720:	f7ff fc10 	bl	8001f44 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b64      	cmp	r3, #100	@ 0x64
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e28a      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002732:	4b60      	ldr	r3, [pc, #384]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f0      	bne.n	8002720 <HAL_RCC_OscConfig+0xe8>
 800273e:	e000      	b.n	8002742 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d075      	beq.n	800283a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800274e:	4b59      	ldr	r3, [pc, #356]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002758:	4b56      	ldr	r3, [pc, #344]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	f003 0303 	and.w	r3, r3, #3
 8002760:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	2b0c      	cmp	r3, #12
 8002766:	d102      	bne.n	800276e <HAL_RCC_OscConfig+0x136>
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d002      	beq.n	8002774 <HAL_RCC_OscConfig+0x13c>
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	2b04      	cmp	r3, #4
 8002772:	d11f      	bne.n	80027b4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002774:	4b4f      	ldr	r3, [pc, #316]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800277c:	2b00      	cmp	r3, #0
 800277e:	d005      	beq.n	800278c <HAL_RCC_OscConfig+0x154>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e25d      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800278c:	4b49      	ldr	r3, [pc, #292]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	061b      	lsls	r3, r3, #24
 800279a:	4946      	ldr	r1, [pc, #280]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800279c:	4313      	orrs	r3, r2
 800279e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80027a0:	4b45      	ldr	r3, [pc, #276]	@ (80028b8 <HAL_RCC_OscConfig+0x280>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff fb81 	bl	8001eac <HAL_InitTick>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d043      	beq.n	8002838 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e249      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d023      	beq.n	8002804 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027bc:	4b3d      	ldr	r3, [pc, #244]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a3c      	ldr	r2, [pc, #240]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80027c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c8:	f7ff fbbc 	bl	8001f44 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d0:	f7ff fbb8 	bl	8001f44 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e232      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027e2:	4b34      	ldr	r3, [pc, #208]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d0f0      	beq.n	80027d0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ee:	4b31      	ldr	r3, [pc, #196]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	061b      	lsls	r3, r3, #24
 80027fc:	492d      	ldr	r1, [pc, #180]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]
 8002802:	e01a      	b.n	800283a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002804:	4b2b      	ldr	r3, [pc, #172]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a2a      	ldr	r2, [pc, #168]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800280a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800280e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002810:	f7ff fb98 	bl	8001f44 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002818:	f7ff fb94 	bl	8001f44 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e20e      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800282a:	4b22      	ldr	r3, [pc, #136]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f0      	bne.n	8002818 <HAL_RCC_OscConfig+0x1e0>
 8002836:	e000      	b.n	800283a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002838:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0308 	and.w	r3, r3, #8
 8002842:	2b00      	cmp	r3, #0
 8002844:	d041      	beq.n	80028ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d01c      	beq.n	8002888 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800284e:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002850:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002854:	4a17      	ldr	r2, [pc, #92]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002856:	f043 0301 	orr.w	r3, r3, #1
 800285a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285e:	f7ff fb71 	bl	8001f44 <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002864:	e008      	b.n	8002878 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002866:	f7ff fb6d 	bl	8001f44 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e1e7      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002878:	4b0e      	ldr	r3, [pc, #56]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800287a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800287e:	f003 0302 	and.w	r3, r3, #2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d0ef      	beq.n	8002866 <HAL_RCC_OscConfig+0x22e>
 8002886:	e020      	b.n	80028ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002888:	4b0a      	ldr	r3, [pc, #40]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 800288a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800288e:	4a09      	ldr	r2, [pc, #36]	@ (80028b4 <HAL_RCC_OscConfig+0x27c>)
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002898:	f7ff fb54 	bl	8001f44 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800289e:	e00d      	b.n	80028bc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a0:	f7ff fb50 	bl	8001f44 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d906      	bls.n	80028bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e1ca      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
 80028b2:	bf00      	nop
 80028b4:	40021000 	.word	0x40021000
 80028b8:	200000b4 	.word	0x200000b4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028bc:	4b8c      	ldr	r3, [pc, #560]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 80028be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1ea      	bne.n	80028a0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 80a6 	beq.w	8002a24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028d8:	2300      	movs	r3, #0
 80028da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80028dc:	4b84      	ldr	r3, [pc, #528]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 80028de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <HAL_RCC_OscConfig+0x2b4>
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <HAL_RCC_OscConfig+0x2b6>
 80028ec:	2300      	movs	r3, #0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00d      	beq.n	800290e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028f2:	4b7f      	ldr	r3, [pc, #508]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 80028f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f6:	4a7e      	ldr	r2, [pc, #504]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 80028f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80028fe:	4b7c      	ldr	r3, [pc, #496]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800290a:	2301      	movs	r3, #1
 800290c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800290e:	4b79      	ldr	r3, [pc, #484]	@ (8002af4 <HAL_RCC_OscConfig+0x4bc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002916:	2b00      	cmp	r3, #0
 8002918:	d118      	bne.n	800294c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800291a:	4b76      	ldr	r3, [pc, #472]	@ (8002af4 <HAL_RCC_OscConfig+0x4bc>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a75      	ldr	r2, [pc, #468]	@ (8002af4 <HAL_RCC_OscConfig+0x4bc>)
 8002920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002926:	f7ff fb0d 	bl	8001f44 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800292e:	f7ff fb09 	bl	8001f44 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e183      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002940:	4b6c      	ldr	r3, [pc, #432]	@ (8002af4 <HAL_RCC_OscConfig+0x4bc>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0f0      	beq.n	800292e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d108      	bne.n	8002966 <HAL_RCC_OscConfig+0x32e>
 8002954:	4b66      	ldr	r3, [pc, #408]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800295a:	4a65      	ldr	r2, [pc, #404]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002964:	e024      	b.n	80029b0 <HAL_RCC_OscConfig+0x378>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	2b05      	cmp	r3, #5
 800296c:	d110      	bne.n	8002990 <HAL_RCC_OscConfig+0x358>
 800296e:	4b60      	ldr	r3, [pc, #384]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002974:	4a5e      	ldr	r2, [pc, #376]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002976:	f043 0304 	orr.w	r3, r3, #4
 800297a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800297e:	4b5c      	ldr	r3, [pc, #368]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002984:	4a5a      	ldr	r2, [pc, #360]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800298e:	e00f      	b.n	80029b0 <HAL_RCC_OscConfig+0x378>
 8002990:	4b57      	ldr	r3, [pc, #348]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002996:	4a56      	ldr	r2, [pc, #344]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029a0:	4b53      	ldr	r3, [pc, #332]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 80029a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029a6:	4a52      	ldr	r2, [pc, #328]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 80029a8:	f023 0304 	bic.w	r3, r3, #4
 80029ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d016      	beq.n	80029e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b8:	f7ff fac4 	bl	8001f44 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029be:	e00a      	b.n	80029d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029c0:	f7ff fac0 	bl	8001f44 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e138      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029d6:	4b46      	ldr	r3, [pc, #280]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 80029d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0ed      	beq.n	80029c0 <HAL_RCC_OscConfig+0x388>
 80029e4:	e015      	b.n	8002a12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e6:	f7ff faad 	bl	8001f44 <HAL_GetTick>
 80029ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029ec:	e00a      	b.n	8002a04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ee:	f7ff faa9 	bl	8001f44 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e121      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a04:	4b3a      	ldr	r3, [pc, #232]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1ed      	bne.n	80029ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a12:	7ffb      	ldrb	r3, [r7, #31]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d105      	bne.n	8002a24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a18:	4b35      	ldr	r3, [pc, #212]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a1c:	4a34      	ldr	r2, [pc, #208]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0320 	and.w	r3, r3, #32
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d03c      	beq.n	8002aaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d01c      	beq.n	8002a72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a38:	4b2d      	ldr	r3, [pc, #180]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a48:	f7ff fa7c 	bl	8001f44 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a50:	f7ff fa78 	bl	8001f44 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e0f2      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a62:	4b23      	ldr	r3, [pc, #140]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0ef      	beq.n	8002a50 <HAL_RCC_OscConfig+0x418>
 8002a70:	e01b      	b.n	8002aaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a72:	4b1f      	ldr	r3, [pc, #124]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a78:	4a1d      	ldr	r2, [pc, #116]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a7a:	f023 0301 	bic.w	r3, r3, #1
 8002a7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a82:	f7ff fa5f 	bl	8001f44 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a8a:	f7ff fa5b 	bl	8001f44 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e0d5      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a9c:	4b14      	ldr	r3, [pc, #80]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002a9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1ef      	bne.n	8002a8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 80c9 	beq.w	8002c46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f003 030c 	and.w	r3, r3, #12
 8002abc:	2b0c      	cmp	r3, #12
 8002abe:	f000 8083 	beq.w	8002bc8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	69db      	ldr	r3, [r3, #28]
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d15e      	bne.n	8002b88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aca:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a08      	ldr	r2, [pc, #32]	@ (8002af0 <HAL_RCC_OscConfig+0x4b8>)
 8002ad0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad6:	f7ff fa35 	bl	8001f44 <HAL_GetTick>
 8002ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002adc:	e00c      	b.n	8002af8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ade:	f7ff fa31 	bl	8001f44 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d905      	bls.n	8002af8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e0ab      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
 8002af0:	40021000 	.word	0x40021000
 8002af4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002af8:	4b55      	ldr	r3, [pc, #340]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1ec      	bne.n	8002ade <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b04:	4b52      	ldr	r3, [pc, #328]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b06:	68da      	ldr	r2, [r3, #12]
 8002b08:	4b52      	ldr	r3, [pc, #328]	@ (8002c54 <HAL_RCC_OscConfig+0x61c>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6a11      	ldr	r1, [r2, #32]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b14:	3a01      	subs	r2, #1
 8002b16:	0112      	lsls	r2, r2, #4
 8002b18:	4311      	orrs	r1, r2
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002b1e:	0212      	lsls	r2, r2, #8
 8002b20:	4311      	orrs	r1, r2
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b26:	0852      	lsrs	r2, r2, #1
 8002b28:	3a01      	subs	r2, #1
 8002b2a:	0552      	lsls	r2, r2, #21
 8002b2c:	4311      	orrs	r1, r2
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b32:	0852      	lsrs	r2, r2, #1
 8002b34:	3a01      	subs	r2, #1
 8002b36:	0652      	lsls	r2, r2, #25
 8002b38:	4311      	orrs	r1, r2
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b3e:	06d2      	lsls	r2, r2, #27
 8002b40:	430a      	orrs	r2, r1
 8002b42:	4943      	ldr	r1, [pc, #268]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b48:	4b41      	ldr	r3, [pc, #260]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a40      	ldr	r2, [pc, #256]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b54:	4b3e      	ldr	r3, [pc, #248]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	4a3d      	ldr	r2, [pc, #244]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b60:	f7ff f9f0 	bl	8001f44 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b66:	e008      	b.n	8002b7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b68:	f7ff f9ec 	bl	8001f44 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e066      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b7a:	4b35      	ldr	r3, [pc, #212]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d0f0      	beq.n	8002b68 <HAL_RCC_OscConfig+0x530>
 8002b86:	e05e      	b.n	8002c46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b88:	4b31      	ldr	r3, [pc, #196]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a30      	ldr	r2, [pc, #192]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002b8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b94:	f7ff f9d6 	bl	8001f44 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b9c:	f7ff f9d2 	bl	8001f44 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e04c      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bae:	4b28      	ldr	r3, [pc, #160]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f0      	bne.n	8002b9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002bba:	4b25      	ldr	r3, [pc, #148]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002bbc:	68da      	ldr	r2, [r3, #12]
 8002bbe:	4924      	ldr	r1, [pc, #144]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002bc0:	4b25      	ldr	r3, [pc, #148]	@ (8002c58 <HAL_RCC_OscConfig+0x620>)
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	60cb      	str	r3, [r1, #12]
 8002bc6:	e03e      	b.n	8002c46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d101      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e039      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8002c50 <HAL_RCC_OscConfig+0x618>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f003 0203 	and.w	r2, r3, #3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d12c      	bne.n	8002c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d123      	bne.n	8002c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d11b      	bne.n	8002c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d113      	bne.n	8002c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c24:	085b      	lsrs	r3, r3, #1
 8002c26:	3b01      	subs	r3, #1
 8002c28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d109      	bne.n	8002c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c38:	085b      	lsrs	r3, r3, #1
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d001      	beq.n	8002c46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3720      	adds	r7, #32
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40021000 	.word	0x40021000
 8002c54:	019f800c 	.word	0x019f800c
 8002c58:	feeefffc 	.word	0xfeeefffc

08002c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e11e      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c74:	4b91      	ldr	r3, [pc, #580]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 030f 	and.w	r3, r3, #15
 8002c7c:	683a      	ldr	r2, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d910      	bls.n	8002ca4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c82:	4b8e      	ldr	r3, [pc, #568]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f023 020f 	bic.w	r2, r3, #15
 8002c8a:	498c      	ldr	r1, [pc, #560]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c92:	4b8a      	ldr	r3, [pc, #552]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 030f 	and.w	r3, r3, #15
 8002c9a:	683a      	ldr	r2, [r7, #0]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d001      	beq.n	8002ca4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e106      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d073      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d129      	bne.n	8002d0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cb8:	4b81      	ldr	r3, [pc, #516]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0f4      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002cc8:	f000 f99e 	bl	8003008 <RCC_GetSysClockFreqFromPLLSource>
 8002ccc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	4a7c      	ldr	r2, [pc, #496]	@ (8002ec4 <HAL_RCC_ClockConfig+0x268>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d93f      	bls.n	8002d56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002cd6:	4b7a      	ldr	r3, [pc, #488]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d033      	beq.n	8002d56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d12f      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cf6:	4b72      	ldr	r3, [pc, #456]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002cfe:	4a70      	ldr	r2, [pc, #448]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d06:	2380      	movs	r3, #128	@ 0x80
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	e024      	b.n	8002d56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d107      	bne.n	8002d24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d14:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d109      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0c6      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d24:	4b66      	ldr	r3, [pc, #408]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d101      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e0be      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002d34:	f000 f8ce 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 8002d38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4a61      	ldr	r2, [pc, #388]	@ (8002ec4 <HAL_RCC_ClockConfig+0x268>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d909      	bls.n	8002d56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d42:	4b5f      	ldr	r3, [pc, #380]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d4a:	4a5d      	ldr	r2, [pc, #372]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002d52:	2380      	movs	r3, #128	@ 0x80
 8002d54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d56:	4b5a      	ldr	r3, [pc, #360]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f023 0203 	bic.w	r2, r3, #3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4957      	ldr	r1, [pc, #348]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d68:	f7ff f8ec 	bl	8001f44 <HAL_GetTick>
 8002d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d70:	f7ff f8e8 	bl	8001f44 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e095      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d86:	4b4e      	ldr	r3, [pc, #312]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 020c 	and.w	r2, r3, #12
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d1eb      	bne.n	8002d70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d023      	beq.n	8002dec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0304 	and.w	r3, r3, #4
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d005      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002db0:	4b43      	ldr	r3, [pc, #268]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4a42      	ldr	r2, [pc, #264]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002db6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002dba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0308 	and.w	r3, r3, #8
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002dc8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002dd0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002dd2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002dd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dd8:	4b39      	ldr	r3, [pc, #228]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	4936      	ldr	r1, [pc, #216]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	608b      	str	r3, [r1, #8]
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	2b80      	cmp	r3, #128	@ 0x80
 8002df0:	d105      	bne.n	8002dfe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002df2:	4b33      	ldr	r3, [pc, #204]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	4a32      	ldr	r2, [pc, #200]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002df8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dfc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d21d      	bcs.n	8002e48 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f023 020f 	bic.w	r2, r3, #15
 8002e14:	4929      	ldr	r1, [pc, #164]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e1c:	f7ff f892 	bl	8001f44 <HAL_GetTick>
 8002e20:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	e00a      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e24:	f7ff f88e 	bl	8001f44 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e03b      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3a:	4b20      	ldr	r3, [pc, #128]	@ (8002ebc <HAL_RCC_ClockConfig+0x260>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d1ed      	bne.n	8002e24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d008      	beq.n	8002e66 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e54:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	4917      	ldr	r1, [pc, #92]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0308 	and.w	r3, r3, #8
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d009      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e72:	4b13      	ldr	r3, [pc, #76]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	490f      	ldr	r1, [pc, #60]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e86:	f000 f825 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec0 <HAL_RCC_ClockConfig+0x264>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	091b      	lsrs	r3, r3, #4
 8002e92:	f003 030f 	and.w	r3, r3, #15
 8002e96:	490c      	ldr	r1, [pc, #48]	@ (8002ec8 <HAL_RCC_ClockConfig+0x26c>)
 8002e98:	5ccb      	ldrb	r3, [r1, r3]
 8002e9a:	f003 031f 	and.w	r3, r3, #31
 8002e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ecc <HAL_RCC_ClockConfig+0x270>)
 8002ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <HAL_RCC_ClockConfig+0x274>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7fe fffe 	bl	8001eac <HAL_InitTick>
 8002eb0:	4603      	mov	r3, r0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40022000 	.word	0x40022000
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	04c4b400 	.word	0x04c4b400
 8002ec8:	08008100 	.word	0x08008100
 8002ecc:	200000b0 	.word	0x200000b0
 8002ed0:	200000b4 	.word	0x200000b4

08002ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b087      	sub	sp, #28
 8002ed8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002eda:	4b2c      	ldr	r3, [pc, #176]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 030c 	and.w	r3, r3, #12
 8002ee2:	2b04      	cmp	r3, #4
 8002ee4:	d102      	bne.n	8002eec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	e047      	b.n	8002f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002eec:	4b27      	ldr	r3, [pc, #156]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d102      	bne.n	8002efe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ef8:	4b26      	ldr	r3, [pc, #152]	@ (8002f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002efa:	613b      	str	r3, [r7, #16]
 8002efc:	e03e      	b.n	8002f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002efe:	4b23      	ldr	r3, [pc, #140]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 030c 	and.w	r3, r3, #12
 8002f06:	2b0c      	cmp	r3, #12
 8002f08:	d136      	bne.n	8002f78 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f0a:	4b20      	ldr	r3, [pc, #128]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f14:	4b1d      	ldr	r3, [pc, #116]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	091b      	lsrs	r3, r3, #4
 8002f1a:	f003 030f 	and.w	r3, r3, #15
 8002f1e:	3301      	adds	r3, #1
 8002f20:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d10c      	bne.n	8002f42 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f28:	4a1a      	ldr	r2, [pc, #104]	@ (8002f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f30:	4a16      	ldr	r2, [pc, #88]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f32:	68d2      	ldr	r2, [r2, #12]
 8002f34:	0a12      	lsrs	r2, r2, #8
 8002f36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f3a:	fb02 f303 	mul.w	r3, r2, r3
 8002f3e:	617b      	str	r3, [r7, #20]
      break;
 8002f40:	e00c      	b.n	8002f5c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f42:	4a13      	ldr	r2, [pc, #76]	@ (8002f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4a:	4a10      	ldr	r2, [pc, #64]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f4c:	68d2      	ldr	r2, [r2, #12]
 8002f4e:	0a12      	lsrs	r2, r2, #8
 8002f50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f54:	fb02 f303 	mul.w	r3, r2, r3
 8002f58:	617b      	str	r3, [r7, #20]
      break;
 8002f5a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	0e5b      	lsrs	r3, r3, #25
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	3301      	adds	r3, #1
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	e001      	b.n	8002f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002f7c:	693b      	ldr	r3, [r7, #16]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	371c      	adds	r7, #28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	00f42400 	.word	0x00f42400
 8002f94:	016e3600 	.word	0x016e3600

08002f98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f9c:	4b03      	ldr	r3, [pc, #12]	@ (8002fac <HAL_RCC_GetHCLKFreq+0x14>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	200000b0 	.word	0x200000b0

08002fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002fb4:	f7ff fff0 	bl	8002f98 <HAL_RCC_GetHCLKFreq>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	0a1b      	lsrs	r3, r3, #8
 8002fc0:	f003 0307 	and.w	r3, r3, #7
 8002fc4:	4904      	ldr	r1, [pc, #16]	@ (8002fd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fc6:	5ccb      	ldrb	r3, [r1, r3]
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	08008110 	.word	0x08008110

08002fdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002fe0:	f7ff ffda 	bl	8002f98 <HAL_RCC_GetHCLKFreq>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	4b06      	ldr	r3, [pc, #24]	@ (8003000 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	0adb      	lsrs	r3, r3, #11
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	4904      	ldr	r1, [pc, #16]	@ (8003004 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ff2:	5ccb      	ldrb	r3, [r1, r3]
 8002ff4:	f003 031f 	and.w	r3, r3, #31
 8002ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40021000 	.word	0x40021000
 8003004:	08008110 	.word	0x08008110

08003008 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003008:	b480      	push	{r7}
 800300a:	b087      	sub	sp, #28
 800300c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800300e:	4b1e      	ldr	r3, [pc, #120]	@ (8003088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003018:	4b1b      	ldr	r3, [pc, #108]	@ (8003088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	091b      	lsrs	r3, r3, #4
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	3301      	adds	r3, #1
 8003024:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	2b03      	cmp	r3, #3
 800302a:	d10c      	bne.n	8003046 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800302c:	4a17      	ldr	r2, [pc, #92]	@ (800308c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	fbb2 f3f3 	udiv	r3, r2, r3
 8003034:	4a14      	ldr	r2, [pc, #80]	@ (8003088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003036:	68d2      	ldr	r2, [r2, #12]
 8003038:	0a12      	lsrs	r2, r2, #8
 800303a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	617b      	str	r3, [r7, #20]
    break;
 8003044:	e00c      	b.n	8003060 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003046:	4a12      	ldr	r2, [pc, #72]	@ (8003090 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	fbb2 f3f3 	udiv	r3, r2, r3
 800304e:	4a0e      	ldr	r2, [pc, #56]	@ (8003088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003050:	68d2      	ldr	r2, [r2, #12]
 8003052:	0a12      	lsrs	r2, r2, #8
 8003054:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003058:	fb02 f303 	mul.w	r3, r2, r3
 800305c:	617b      	str	r3, [r7, #20]
    break;
 800305e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003060:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	0e5b      	lsrs	r3, r3, #25
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	3301      	adds	r3, #1
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003070:	697a      	ldr	r2, [r7, #20]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	fbb2 f3f3 	udiv	r3, r2, r3
 8003078:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800307a:	687b      	ldr	r3, [r7, #4]
}
 800307c:	4618      	mov	r0, r3
 800307e:	371c      	adds	r7, #28
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	40021000 	.word	0x40021000
 800308c:	016e3600 	.word	0x016e3600
 8003090:	00f42400 	.word	0x00f42400

08003094 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b086      	sub	sp, #24
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800309c:	2300      	movs	r3, #0
 800309e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030a0:	2300      	movs	r3, #0
 80030a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 8098 	beq.w	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030b2:	2300      	movs	r3, #0
 80030b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030b6:	4b43      	ldr	r3, [pc, #268]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10d      	bne.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c2:	4b40      	ldr	r3, [pc, #256]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c6:	4a3f      	ldr	r2, [pc, #252]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80030ce:	4b3d      	ldr	r3, [pc, #244]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030d6:	60bb      	str	r3, [r7, #8]
 80030d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030da:	2301      	movs	r3, #1
 80030dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030de:	4b3a      	ldr	r3, [pc, #232]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a39      	ldr	r2, [pc, #228]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030ea:	f7fe ff2b 	bl	8001f44 <HAL_GetTick>
 80030ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030f0:	e009      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f2:	f7fe ff27 	bl	8001f44 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d902      	bls.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	74fb      	strb	r3, [r7, #19]
        break;
 8003104:	e005      	b.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003106:	4b30      	ldr	r3, [pc, #192]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310e:	2b00      	cmp	r3, #0
 8003110:	d0ef      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003112:	7cfb      	ldrb	r3, [r7, #19]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d159      	bne.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003118:	4b2a      	ldr	r3, [pc, #168]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800311a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800311e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003122:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d01e      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	429a      	cmp	r2, r3
 8003132:	d019      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003134:	4b23      	ldr	r3, [pc, #140]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800313a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800313e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003140:	4b20      	ldr	r3, [pc, #128]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003146:	4a1f      	ldr	r2, [pc, #124]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800314c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003150:	4b1c      	ldr	r3, [pc, #112]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003156:	4a1b      	ldr	r2, [pc, #108]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003158:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800315c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003160:	4a18      	ldr	r2, [pc, #96]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d016      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003172:	f7fe fee7 	bl	8001f44 <HAL_GetTick>
 8003176:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003178:	e00b      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317a:	f7fe fee3 	bl	8001f44 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003188:	4293      	cmp	r3, r2
 800318a:	d902      	bls.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	74fb      	strb	r3, [r7, #19]
            break;
 8003190:	e006      	b.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003192:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d0ec      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80031a0:	7cfb      	ldrb	r3, [r7, #19]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10b      	bne.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b4:	4903      	ldr	r1, [pc, #12]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031bc:	e008      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031be:	7cfb      	ldrb	r3, [r7, #19]
 80031c0:	74bb      	strb	r3, [r7, #18]
 80031c2:	e005      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031cc:	7cfb      	ldrb	r3, [r7, #19]
 80031ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031d0:	7c7b      	ldrb	r3, [r7, #17]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d105      	bne.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d6:	4ba6      	ldr	r3, [pc, #664]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031da:	4aa5      	ldr	r2, [pc, #660]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00a      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ee:	4ba0      	ldr	r3, [pc, #640]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f4:	f023 0203 	bic.w	r2, r3, #3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	499c      	ldr	r1, [pc, #624]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00a      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003210:	4b97      	ldr	r3, [pc, #604]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003216:	f023 020c 	bic.w	r2, r3, #12
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	4994      	ldr	r1, [pc, #592]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0304 	and.w	r3, r3, #4
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00a      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003232:	4b8f      	ldr	r3, [pc, #572]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003238:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	498b      	ldr	r1, [pc, #556]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0308 	and.w	r3, r3, #8
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00a      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003254:	4b86      	ldr	r3, [pc, #536]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	4983      	ldr	r1, [pc, #524]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003264:	4313      	orrs	r3, r2
 8003266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0320 	and.w	r3, r3, #32
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003276:	4b7e      	ldr	r3, [pc, #504]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	497a      	ldr	r1, [pc, #488]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00a      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003298:	4b75      	ldr	r3, [pc, #468]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800329a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	4972      	ldr	r1, [pc, #456]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	4969      	ldr	r1, [pc, #420]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032dc:	4b64      	ldr	r3, [pc, #400]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	4961      	ldr	r1, [pc, #388]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003304:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330c:	4958      	ldr	r1, [pc, #352]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800330e:	4313      	orrs	r3, r2
 8003310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800331c:	2b00      	cmp	r3, #0
 800331e:	d015      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003320:	4b53      	ldr	r3, [pc, #332]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332e:	4950      	ldr	r1, [pc, #320]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800333e:	d105      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003340:	4b4b      	ldr	r3, [pc, #300]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	4a4a      	ldr	r2, [pc, #296]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800334a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003354:	2b00      	cmp	r3, #0
 8003356:	d015      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003358:	4b45      	ldr	r3, [pc, #276]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003366:	4942      	ldr	r1, [pc, #264]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003372:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003376:	d105      	bne.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003378:	4b3d      	ldr	r3, [pc, #244]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	4a3c      	ldr	r2, [pc, #240]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800337e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003382:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d015      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003390:	4b37      	ldr	r3, [pc, #220]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003396:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	4934      	ldr	r1, [pc, #208]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033ae:	d105      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033b0:	4b2f      	ldr	r3, [pc, #188]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	4a2e      	ldr	r2, [pc, #184]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033ba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d015      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033c8:	4b29      	ldr	r3, [pc, #164]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033d6:	4926      	ldr	r1, [pc, #152]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033e6:	d105      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033e8:	4b21      	ldr	r3, [pc, #132]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4a20      	ldr	r2, [pc, #128]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033f2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d015      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003400:	4b1b      	ldr	r3, [pc, #108]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003406:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340e:	4918      	ldr	r1, [pc, #96]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003410:	4313      	orrs	r3, r2
 8003412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800341a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800341e:	d105      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003420:	4b13      	ldr	r3, [pc, #76]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	4a12      	ldr	r2, [pc, #72]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003426:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800342a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d015      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003438:	4b0d      	ldr	r3, [pc, #52]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003446:	490a      	ldr	r1, [pc, #40]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003448:	4313      	orrs	r3, r2
 800344a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003452:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003456:	d105      	bne.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003458:	4b05      	ldr	r3, [pc, #20]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	4a04      	ldr	r2, [pc, #16]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800345e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003462:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003464:	7cbb      	ldrb	r3, [r7, #18]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	40021000 	.word	0x40021000

08003474 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e09d      	b.n	80035c2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348a:	2b00      	cmp	r3, #0
 800348c:	d108      	bne.n	80034a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003496:	d009      	beq.n	80034ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	61da      	str	r2, [r3, #28]
 800349e:	e005      	b.n	80034ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d106      	bne.n	80034cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f7fe fb62 	bl	8001b90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034ec:	d902      	bls.n	80034f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	e002      	b.n	80034fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80034f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003502:	d007      	beq.n	8003514 <HAL_SPI_Init+0xa0>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800350c:	d002      	beq.n	8003514 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003524:	431a      	orrs	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	431a      	orrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	431a      	orrs	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003556:	ea42 0103 	orr.w	r1, r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	0c1b      	lsrs	r3, r3, #16
 8003570:	f003 0204 	and.w	r2, r3, #4
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003578:	f003 0310 	and.w	r3, r3, #16
 800357c:	431a      	orrs	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	431a      	orrs	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003590:	ea42 0103 	orr.w	r1, r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	69da      	ldr	r2, [r3, #28]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b088      	sub	sp, #32
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	60f8      	str	r0, [r7, #12]
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	603b      	str	r3, [r7, #0]
 80035d6:	4613      	mov	r3, r2
 80035d8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035da:	f7fe fcb3 	bl	8001f44 <HAL_GetTick>
 80035de:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d001      	beq.n	80035f4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80035f0:	2302      	movs	r3, #2
 80035f2:	e15c      	b.n	80038ae <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_SPI_Transmit+0x36>
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e154      	b.n	80038ae <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800360a:	2b01      	cmp	r3, #1
 800360c:	d101      	bne.n	8003612 <HAL_SPI_Transmit+0x48>
 800360e:	2302      	movs	r3, #2
 8003610:	e14d      	b.n	80038ae <HAL_SPI_Transmit+0x2e4>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2203      	movs	r2, #3
 800361e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	88fa      	ldrh	r2, [r7, #6]
 8003632:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	88fa      	ldrh	r2, [r7, #6]
 8003638:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003664:	d10f      	bne.n	8003686 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003674:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003684:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003690:	2b40      	cmp	r3, #64	@ 0x40
 8003692:	d007      	beq.n	80036a4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036ac:	d952      	bls.n	8003754 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <HAL_SPI_Transmit+0xf2>
 80036b6:	8b7b      	ldrh	r3, [r7, #26]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d145      	bne.n	8003748 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c0:	881a      	ldrh	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036cc:	1c9a      	adds	r2, r3, #2
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29a      	uxth	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80036e0:	e032      	b.n	8003748 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d112      	bne.n	8003716 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f4:	881a      	ldrh	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003700:	1c9a      	adds	r2, r3, #2
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800370a:	b29b      	uxth	r3, r3
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003714:	e018      	b.n	8003748 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003716:	f7fe fc15 	bl	8001f44 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	429a      	cmp	r2, r3
 8003724:	d803      	bhi.n	800372e <HAL_SPI_Transmit+0x164>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800372c:	d102      	bne.n	8003734 <HAL_SPI_Transmit+0x16a>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d109      	bne.n	8003748 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e0b2      	b.n	80038ae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800374c:	b29b      	uxth	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1c7      	bne.n	80036e2 <HAL_SPI_Transmit+0x118>
 8003752:	e083      	b.n	800385c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <HAL_SPI_Transmit+0x198>
 800375c:	8b7b      	ldrh	r3, [r7, #26]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d177      	bne.n	8003852 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003766:	b29b      	uxth	r3, r3
 8003768:	2b01      	cmp	r3, #1
 800376a:	d912      	bls.n	8003792 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003770:	881a      	ldrh	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377c:	1c9a      	adds	r2, r3, #2
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003786:	b29b      	uxth	r3, r3
 8003788:	3b02      	subs	r3, #2
 800378a:	b29a      	uxth	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003790:	e05f      	b.n	8003852 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	330c      	adds	r3, #12
 800379c:	7812      	ldrb	r2, [r2, #0]
 800379e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	3b01      	subs	r3, #1
 80037b2:	b29a      	uxth	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80037b8:	e04b      	b.n	8003852 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d12b      	bne.n	8003820 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d912      	bls.n	80037f8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d6:	881a      	ldrh	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e2:	1c9a      	adds	r2, r3, #2
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b02      	subs	r3, #2
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037f6:	e02c      	b.n	8003852 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	330c      	adds	r3, #12
 8003802:	7812      	ldrb	r2, [r2, #0]
 8003804:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003814:	b29b      	uxth	r3, r3
 8003816:	3b01      	subs	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800381e:	e018      	b.n	8003852 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003820:	f7fe fb90 	bl	8001f44 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d803      	bhi.n	8003838 <HAL_SPI_Transmit+0x26e>
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003836:	d102      	bne.n	800383e <HAL_SPI_Transmit+0x274>
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d109      	bne.n	8003852 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e02d      	b.n	80038ae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003856:	b29b      	uxth	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1ae      	bne.n	80037ba <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800385c:	69fa      	ldr	r2, [r7, #28]
 800385e:	6839      	ldr	r1, [r7, #0]
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 fcf5 	bl	8004250 <SPI_EndRxTxTransaction>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d002      	beq.n	8003872 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2220      	movs	r2, #32
 8003870:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10a      	bne.n	8003890 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800387a:	2300      	movs	r3, #0
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e000      	b.n	80038ae <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80038ac:	2300      	movs	r3, #0
  }
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3720      	adds	r7, #32
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b088      	sub	sp, #32
 80038ba:	af02      	add	r7, sp, #8
 80038bc:	60f8      	str	r0, [r7, #12]
 80038be:	60b9      	str	r1, [r7, #8]
 80038c0:	603b      	str	r3, [r7, #0]
 80038c2:	4613      	mov	r3, r2
 80038c4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d001      	beq.n	80038d6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80038d2:	2302      	movs	r3, #2
 80038d4:	e123      	b.n	8003b1e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d002      	beq.n	80038e2 <HAL_SPI_Receive+0x2c>
 80038dc:	88fb      	ldrh	r3, [r7, #6]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e11b      	b.n	8003b1e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038ee:	d112      	bne.n	8003916 <HAL_SPI_Receive+0x60>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10e      	bne.n	8003916 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2204      	movs	r2, #4
 80038fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003900:	88fa      	ldrh	r2, [r7, #6]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	4613      	mov	r3, r2
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	68b9      	ldr	r1, [r7, #8]
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 f90a 	bl	8003b26 <HAL_SPI_TransmitReceive>
 8003912:	4603      	mov	r3, r0
 8003914:	e103      	b.n	8003b1e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003916:	f7fe fb15 	bl	8001f44 <HAL_GetTick>
 800391a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_SPI_Receive+0x74>
 8003926:	2302      	movs	r3, #2
 8003928:	e0f9      	b.n	8003b1e <HAL_SPI_Receive+0x268>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2204      	movs	r2, #4
 8003936:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	88fa      	ldrh	r2, [r7, #6]
 800394a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	88fa      	ldrh	r2, [r7, #6]
 8003952:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800397c:	d908      	bls.n	8003990 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800398c:	605a      	str	r2, [r3, #4]
 800398e:	e007      	b.n	80039a0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800399e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039a8:	d10f      	bne.n	80039ca <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80039c8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d4:	2b40      	cmp	r3, #64	@ 0x40
 80039d6:	d007      	beq.n	80039e8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039e6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039f0:	d875      	bhi.n	8003ade <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80039f2:	e037      	b.n	8003a64 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d117      	bne.n	8003a32 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f103 020c 	add.w	r2, r3, #12
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	7812      	ldrb	r2, [r2, #0]
 8003a10:	b2d2      	uxtb	r2, r2
 8003a12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a18:	1c5a      	adds	r2, r3, #1
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003a30:	e018      	b.n	8003a64 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a32:	f7fe fa87 	bl	8001f44 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d803      	bhi.n	8003a4a <HAL_SPI_Receive+0x194>
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a48:	d102      	bne.n	8003a50 <HAL_SPI_Receive+0x19a>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d109      	bne.n	8003a64 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e05c      	b.n	8003b1e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1c1      	bne.n	80039f4 <HAL_SPI_Receive+0x13e>
 8003a70:	e03b      	b.n	8003aea <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d115      	bne.n	8003aac <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68da      	ldr	r2, [r3, #12]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8a:	b292      	uxth	r2, r2
 8003a8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	1c9a      	adds	r2, r3, #2
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003aaa:	e018      	b.n	8003ade <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003aac:	f7fe fa4a 	bl	8001f44 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d803      	bhi.n	8003ac4 <HAL_SPI_Receive+0x20e>
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac2:	d102      	bne.n	8003aca <HAL_SPI_Receive+0x214>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d109      	bne.n	8003ade <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e01f      	b.n	8003b1e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1c3      	bne.n	8003a72 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	6839      	ldr	r1, [r7, #0]
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f000 fb56 	bl	80041a0 <SPI_EndRxTransaction>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2220      	movs	r2, #32
 8003afe:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e000      	b.n	8003b1e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
  }
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3718      	adds	r7, #24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b08a      	sub	sp, #40	@ 0x28
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
 8003b32:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b34:	2301      	movs	r3, #1
 8003b36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b38:	f7fe fa04 	bl	8001f44 <HAL_GetTick>
 8003b3c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b44:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003b4c:	887b      	ldrh	r3, [r7, #2]
 8003b4e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003b50:	887b      	ldrh	r3, [r7, #2]
 8003b52:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b54:	7ffb      	ldrb	r3, [r7, #31]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d00c      	beq.n	8003b74 <HAL_SPI_TransmitReceive+0x4e>
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b60:	d106      	bne.n	8003b70 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d102      	bne.n	8003b70 <HAL_SPI_TransmitReceive+0x4a>
 8003b6a:	7ffb      	ldrb	r3, [r7, #31]
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d001      	beq.n	8003b74 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003b70:	2302      	movs	r3, #2
 8003b72:	e1f3      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d005      	beq.n	8003b86 <HAL_SPI_TransmitReceive+0x60>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_SPI_TransmitReceive+0x60>
 8003b80:	887b      	ldrh	r3, [r7, #2]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e1e8      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_SPI_TransmitReceive+0x72>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e1e1      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x436>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	d003      	beq.n	8003bb4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2205      	movs	r2, #5
 8003bb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	887a      	ldrh	r2, [r7, #2]
 8003bc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	887a      	ldrh	r2, [r7, #2]
 8003bcc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	887a      	ldrh	r2, [r7, #2]
 8003bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	887a      	ldrh	r2, [r7, #2]
 8003be0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bf6:	d802      	bhi.n	8003bfe <HAL_SPI_TransmitReceive+0xd8>
 8003bf8:	8abb      	ldrh	r3, [r7, #20]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d908      	bls.n	8003c10 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c0c:	605a      	str	r2, [r3, #4]
 8003c0e:	e007      	b.n	8003c20 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c1e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c2a:	2b40      	cmp	r3, #64	@ 0x40
 8003c2c:	d007      	beq.n	8003c3e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c46:	f240 8083 	bls.w	8003d50 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d002      	beq.n	8003c58 <HAL_SPI_TransmitReceive+0x132>
 8003c52:	8afb      	ldrh	r3, [r7, #22]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d16f      	bne.n	8003d38 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5c:	881a      	ldrh	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c68:	1c9a      	adds	r2, r3, #2
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c7c:	e05c      	b.n	8003d38 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d11b      	bne.n	8003cc4 <HAL_SPI_TransmitReceive+0x19e>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d016      	beq.n	8003cc4 <HAL_SPI_TransmitReceive+0x19e>
 8003c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d113      	bne.n	8003cc4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca0:	881a      	ldrh	r2, [r3, #0]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cac:	1c9a      	adds	r2, r3, #2
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d11c      	bne.n	8003d0c <HAL_SPI_TransmitReceive+0x1e6>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d016      	beq.n	8003d0c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68da      	ldr	r2, [r3, #12]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce8:	b292      	uxth	r2, r2
 8003cea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf0:	1c9a      	adds	r2, r3, #2
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d0c:	f7fe f91a 	bl	8001f44 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d80d      	bhi.n	8003d38 <HAL_SPI_TransmitReceive+0x212>
 8003d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d22:	d009      	beq.n	8003d38 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e111      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d19d      	bne.n	8003c7e <HAL_SPI_TransmitReceive+0x158>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d197      	bne.n	8003c7e <HAL_SPI_TransmitReceive+0x158>
 8003d4e:	e0e5      	b.n	8003f1c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <HAL_SPI_TransmitReceive+0x23a>
 8003d58:	8afb      	ldrh	r3, [r7, #22]
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	f040 80d1 	bne.w	8003f02 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d912      	bls.n	8003d90 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6e:	881a      	ldrh	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d7a:	1c9a      	adds	r2, r3, #2
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b02      	subs	r3, #2
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d8e:	e0b8      	b.n	8003f02 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	330c      	adds	r3, #12
 8003d9a:	7812      	ldrb	r2, [r2, #0]
 8003d9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da2:	1c5a      	adds	r2, r3, #1
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003db6:	e0a4      	b.n	8003f02 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d134      	bne.n	8003e30 <HAL_SPI_TransmitReceive+0x30a>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d02f      	beq.n	8003e30 <HAL_SPI_TransmitReceive+0x30a>
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d12c      	bne.n	8003e30 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d912      	bls.n	8003e06 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de4:	881a      	ldrh	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df0:	1c9a      	adds	r2, r3, #2
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	3b02      	subs	r3, #2
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e04:	e012      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	330c      	adds	r3, #12
 8003e10:	7812      	ldrb	r2, [r2, #0]
 8003e12:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	1c5a      	adds	r2, r3, #1
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d148      	bne.n	8003ed0 <HAL_SPI_TransmitReceive+0x3aa>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d042      	beq.n	8003ed0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d923      	bls.n	8003e9e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68da      	ldr	r2, [r3, #12]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e60:	b292      	uxth	r2, r2
 8003e62:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e68:	1c9a      	adds	r2, r3, #2
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	3b02      	subs	r3, #2
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d81f      	bhi.n	8003ecc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e9a:	605a      	str	r2, [r3, #4]
 8003e9c:	e016      	b.n	8003ecc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f103 020c 	add.w	r2, r3, #12
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eaa:	7812      	ldrb	r2, [r2, #0]
 8003eac:	b2d2      	uxtb	r2, r2
 8003eae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ed0:	f7fe f838 	bl	8001f44 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	6a3b      	ldr	r3, [r7, #32]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d803      	bhi.n	8003ee8 <HAL_SPI_TransmitReceive+0x3c2>
 8003ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee6:	d102      	bne.n	8003eee <HAL_SPI_TransmitReceive+0x3c8>
 8003ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d109      	bne.n	8003f02 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e02c      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f47f af55 	bne.w	8003db8 <HAL_SPI_TransmitReceive+0x292>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f47f af4e 	bne.w	8003db8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f1c:	6a3a      	ldr	r2, [r7, #32]
 8003f1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 f995 	bl	8004250 <SPI_EndRxTxTransaction>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d008      	beq.n	8003f3e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e00e      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e000      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
  }
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3728      	adds	r7, #40	@ 0x28
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	4613      	mov	r3, r2
 8003f72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f74:	f7fd ffe6 	bl	8001f44 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	4413      	add	r3, r2
 8003f82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f84:	f7fd ffde 	bl	8001f44 <HAL_GetTick>
 8003f88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f8a:	4b39      	ldr	r3, [pc, #228]	@ (8004070 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	015b      	lsls	r3, r3, #5
 8003f90:	0d1b      	lsrs	r3, r3, #20
 8003f92:	69fa      	ldr	r2, [r7, #28]
 8003f94:	fb02 f303 	mul.w	r3, r2, r3
 8003f98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f9a:	e054      	b.n	8004046 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa2:	d050      	beq.n	8004046 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fa4:	f7fd ffce 	bl	8001f44 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	69fa      	ldr	r2, [r7, #28]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d902      	bls.n	8003fba <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d13d      	bne.n	8004036 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fd2:	d111      	bne.n	8003ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fdc:	d004      	beq.n	8003fe8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe6:	d107      	bne.n	8003ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ff6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004000:	d10f      	bne.n	8004022 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004020:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e017      	b.n	8004066 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	3b01      	subs	r3, #1
 8004044:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689a      	ldr	r2, [r3, #8]
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	4013      	ands	r3, r2
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	429a      	cmp	r2, r3
 8004054:	bf0c      	ite	eq
 8004056:	2301      	moveq	r3, #1
 8004058:	2300      	movne	r3, #0
 800405a:	b2db      	uxtb	r3, r3
 800405c:	461a      	mov	r2, r3
 800405e:	79fb      	ldrb	r3, [r7, #7]
 8004060:	429a      	cmp	r2, r3
 8004062:	d19b      	bne.n	8003f9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3720      	adds	r7, #32
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	200000b0 	.word	0x200000b0

08004074 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b08a      	sub	sp, #40	@ 0x28
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004082:	2300      	movs	r3, #0
 8004084:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004086:	f7fd ff5d 	bl	8001f44 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800408e:	1a9b      	subs	r3, r3, r2
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	4413      	add	r3, r2
 8004094:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004096:	f7fd ff55 	bl	8001f44 <HAL_GetTick>
 800409a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	330c      	adds	r3, #12
 80040a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80040a4:	4b3d      	ldr	r3, [pc, #244]	@ (800419c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	00da      	lsls	r2, r3, #3
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	0d1b      	lsrs	r3, r3, #20
 80040b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b6:	fb02 f303 	mul.w	r3, r2, r3
 80040ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80040bc:	e060      	b.n	8004180 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80040c4:	d107      	bne.n	80040d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d104      	bne.n	80040d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80040d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040dc:	d050      	beq.n	8004180 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040de:	f7fd ff31 	bl	8001f44 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	6a3b      	ldr	r3, [r7, #32]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d902      	bls.n	80040f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d13d      	bne.n	8004170 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004102:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800410c:	d111      	bne.n	8004132 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004116:	d004      	beq.n	8004122 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004120:	d107      	bne.n	8004132 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004130:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800413a:	d10f      	bne.n	800415c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800415a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e010      	b.n	8004192 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	3b01      	subs	r3, #1
 800417e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689a      	ldr	r2, [r3, #8]
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	4013      	ands	r3, r2
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	429a      	cmp	r2, r3
 800418e:	d196      	bne.n	80040be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3728      	adds	r7, #40	@ 0x28
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	200000b0 	.word	0x200000b0

080041a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041b4:	d111      	bne.n	80041da <SPI_EndRxTransaction+0x3a>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041be:	d004      	beq.n	80041ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041c8:	d107      	bne.n	80041da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041d8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2200      	movs	r2, #0
 80041e2:	2180      	movs	r1, #128	@ 0x80
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f7ff febd 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d007      	beq.n	8004200 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041f4:	f043 0220 	orr.w	r2, r3, #32
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e023      	b.n	8004248 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004208:	d11d      	bne.n	8004246 <SPI_EndRxTransaction+0xa6>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004212:	d004      	beq.n	800421e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421c:	d113      	bne.n	8004246 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2200      	movs	r2, #0
 8004226:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f7ff ff22 	bl	8004074 <SPI_WaitFifoStateUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d007      	beq.n	8004246 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423a:	f043 0220 	orr.w	r2, r3, #32
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e000      	b.n	8004248 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af02      	add	r7, sp, #8
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	2200      	movs	r2, #0
 8004264:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f7ff ff03 	bl	8004074 <SPI_WaitFifoStateUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d007      	beq.n	8004284 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004278:	f043 0220 	orr.w	r2, r3, #32
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e027      	b.n	80042d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2200      	movs	r2, #0
 800428c:	2180      	movs	r1, #128	@ 0x80
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f7ff fe68 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800429e:	f043 0220 	orr.w	r2, r3, #32
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e014      	b.n	80042d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f7ff fedc 	bl	8004074 <SPI_WaitFifoStateUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d007      	beq.n	80042d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c6:	f043 0220 	orr.w	r2, r3, #32
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e000      	b.n	80042d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d101      	bne.n	80042ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e042      	b.n	8004374 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d106      	bne.n	8004306 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7fd fbed 	bl	8001ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2224      	movs	r2, #36	@ 0x24
 800430a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f022 0201 	bic.w	r2, r2, #1
 800431c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 fb82 	bl	8004a30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f8b3 	bl	8004498 <UART_SetConfig>
 8004332:	4603      	mov	r3, r0
 8004334:	2b01      	cmp	r3, #1
 8004336:	d101      	bne.n	800433c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e01b      	b.n	8004374 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800434a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	689a      	ldr	r2, [r3, #8]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800435a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f042 0201 	orr.w	r2, r2, #1
 800436a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 fc01 	bl	8004b74 <UART_CheckIdleState>
 8004372:	4603      	mov	r3, r0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3708      	adds	r7, #8
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b08a      	sub	sp, #40	@ 0x28
 8004380:	af02      	add	r7, sp, #8
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	4613      	mov	r3, r2
 800438a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004392:	2b20      	cmp	r3, #32
 8004394:	d17b      	bne.n	800448e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <HAL_UART_Transmit+0x26>
 800439c:	88fb      	ldrh	r3, [r7, #6]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e074      	b.n	8004490 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2221      	movs	r2, #33	@ 0x21
 80043b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043b6:	f7fd fdc5 	bl	8001f44 <HAL_GetTick>
 80043ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	88fa      	ldrh	r2, [r7, #6]
 80043c0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	88fa      	ldrh	r2, [r7, #6]
 80043c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043d4:	d108      	bne.n	80043e8 <HAL_UART_Transmit+0x6c>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d104      	bne.n	80043e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	61bb      	str	r3, [r7, #24]
 80043e6:	e003      	b.n	80043f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043ec:	2300      	movs	r3, #0
 80043ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043f0:	e030      	b.n	8004454 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2200      	movs	r2, #0
 80043fa:	2180      	movs	r1, #128	@ 0x80
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 fc63 	bl	8004cc8 <UART_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2220      	movs	r2, #32
 800440c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e03d      	b.n	8004490 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10b      	bne.n	8004432 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	461a      	mov	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004428:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	3302      	adds	r3, #2
 800442e:	61bb      	str	r3, [r7, #24]
 8004430:	e007      	b.n	8004442 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	781a      	ldrb	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	3301      	adds	r3, #1
 8004440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004448:	b29b      	uxth	r3, r3
 800444a:	3b01      	subs	r3, #1
 800444c:	b29a      	uxth	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800445a:	b29b      	uxth	r3, r3
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1c8      	bne.n	80043f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	2200      	movs	r2, #0
 8004468:	2140      	movs	r1, #64	@ 0x40
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f000 fc2c 	bl	8004cc8 <UART_WaitOnFlagUntilTimeout>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d005      	beq.n	8004482 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2220      	movs	r2, #32
 800447a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e006      	b.n	8004490 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2220      	movs	r2, #32
 8004486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	e000      	b.n	8004490 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800448e:	2302      	movs	r3, #2
  }
}
 8004490:	4618      	mov	r0, r3
 8004492:	3720      	adds	r7, #32
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800449c:	b08c      	sub	sp, #48	@ 0x30
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044a2:	2300      	movs	r3, #0
 80044a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	431a      	orrs	r2, r3
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	4313      	orrs	r3, r2
 80044be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	4bab      	ldr	r3, [pc, #684]	@ (8004774 <UART_SetConfig+0x2dc>)
 80044c8:	4013      	ands	r3, r2
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	6812      	ldr	r2, [r2, #0]
 80044ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	68da      	ldr	r2, [r3, #12]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4aa0      	ldr	r2, [pc, #640]	@ (8004778 <UART_SetConfig+0x2e0>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d004      	beq.n	8004504 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	6a1b      	ldr	r3, [r3, #32]
 80044fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004500:	4313      	orrs	r3, r2
 8004502:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800450e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	6812      	ldr	r2, [r2, #0]
 8004516:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004518:	430b      	orrs	r3, r1
 800451a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004522:	f023 010f 	bic.w	r1, r3, #15
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a91      	ldr	r2, [pc, #580]	@ (800477c <UART_SetConfig+0x2e4>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d125      	bne.n	8004588 <UART_SetConfig+0xf0>
 800453c:	4b90      	ldr	r3, [pc, #576]	@ (8004780 <UART_SetConfig+0x2e8>)
 800453e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	2b03      	cmp	r3, #3
 8004548:	d81a      	bhi.n	8004580 <UART_SetConfig+0xe8>
 800454a:	a201      	add	r2, pc, #4	@ (adr r2, 8004550 <UART_SetConfig+0xb8>)
 800454c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004550:	08004561 	.word	0x08004561
 8004554:	08004571 	.word	0x08004571
 8004558:	08004569 	.word	0x08004569
 800455c:	08004579 	.word	0x08004579
 8004560:	2301      	movs	r3, #1
 8004562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004566:	e0d6      	b.n	8004716 <UART_SetConfig+0x27e>
 8004568:	2302      	movs	r3, #2
 800456a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800456e:	e0d2      	b.n	8004716 <UART_SetConfig+0x27e>
 8004570:	2304      	movs	r3, #4
 8004572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004576:	e0ce      	b.n	8004716 <UART_SetConfig+0x27e>
 8004578:	2308      	movs	r3, #8
 800457a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800457e:	e0ca      	b.n	8004716 <UART_SetConfig+0x27e>
 8004580:	2310      	movs	r3, #16
 8004582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004586:	e0c6      	b.n	8004716 <UART_SetConfig+0x27e>
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a7d      	ldr	r2, [pc, #500]	@ (8004784 <UART_SetConfig+0x2ec>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d138      	bne.n	8004604 <UART_SetConfig+0x16c>
 8004592:	4b7b      	ldr	r3, [pc, #492]	@ (8004780 <UART_SetConfig+0x2e8>)
 8004594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004598:	f003 030c 	and.w	r3, r3, #12
 800459c:	2b0c      	cmp	r3, #12
 800459e:	d82d      	bhi.n	80045fc <UART_SetConfig+0x164>
 80045a0:	a201      	add	r2, pc, #4	@ (adr r2, 80045a8 <UART_SetConfig+0x110>)
 80045a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a6:	bf00      	nop
 80045a8:	080045dd 	.word	0x080045dd
 80045ac:	080045fd 	.word	0x080045fd
 80045b0:	080045fd 	.word	0x080045fd
 80045b4:	080045fd 	.word	0x080045fd
 80045b8:	080045ed 	.word	0x080045ed
 80045bc:	080045fd 	.word	0x080045fd
 80045c0:	080045fd 	.word	0x080045fd
 80045c4:	080045fd 	.word	0x080045fd
 80045c8:	080045e5 	.word	0x080045e5
 80045cc:	080045fd 	.word	0x080045fd
 80045d0:	080045fd 	.word	0x080045fd
 80045d4:	080045fd 	.word	0x080045fd
 80045d8:	080045f5 	.word	0x080045f5
 80045dc:	2300      	movs	r3, #0
 80045de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045e2:	e098      	b.n	8004716 <UART_SetConfig+0x27e>
 80045e4:	2302      	movs	r3, #2
 80045e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045ea:	e094      	b.n	8004716 <UART_SetConfig+0x27e>
 80045ec:	2304      	movs	r3, #4
 80045ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045f2:	e090      	b.n	8004716 <UART_SetConfig+0x27e>
 80045f4:	2308      	movs	r3, #8
 80045f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045fa:	e08c      	b.n	8004716 <UART_SetConfig+0x27e>
 80045fc:	2310      	movs	r3, #16
 80045fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004602:	e088      	b.n	8004716 <UART_SetConfig+0x27e>
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a5f      	ldr	r2, [pc, #380]	@ (8004788 <UART_SetConfig+0x2f0>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d125      	bne.n	800465a <UART_SetConfig+0x1c2>
 800460e:	4b5c      	ldr	r3, [pc, #368]	@ (8004780 <UART_SetConfig+0x2e8>)
 8004610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004614:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004618:	2b30      	cmp	r3, #48	@ 0x30
 800461a:	d016      	beq.n	800464a <UART_SetConfig+0x1b2>
 800461c:	2b30      	cmp	r3, #48	@ 0x30
 800461e:	d818      	bhi.n	8004652 <UART_SetConfig+0x1ba>
 8004620:	2b20      	cmp	r3, #32
 8004622:	d00a      	beq.n	800463a <UART_SetConfig+0x1a2>
 8004624:	2b20      	cmp	r3, #32
 8004626:	d814      	bhi.n	8004652 <UART_SetConfig+0x1ba>
 8004628:	2b00      	cmp	r3, #0
 800462a:	d002      	beq.n	8004632 <UART_SetConfig+0x19a>
 800462c:	2b10      	cmp	r3, #16
 800462e:	d008      	beq.n	8004642 <UART_SetConfig+0x1aa>
 8004630:	e00f      	b.n	8004652 <UART_SetConfig+0x1ba>
 8004632:	2300      	movs	r3, #0
 8004634:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004638:	e06d      	b.n	8004716 <UART_SetConfig+0x27e>
 800463a:	2302      	movs	r3, #2
 800463c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004640:	e069      	b.n	8004716 <UART_SetConfig+0x27e>
 8004642:	2304      	movs	r3, #4
 8004644:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004648:	e065      	b.n	8004716 <UART_SetConfig+0x27e>
 800464a:	2308      	movs	r3, #8
 800464c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004650:	e061      	b.n	8004716 <UART_SetConfig+0x27e>
 8004652:	2310      	movs	r3, #16
 8004654:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004658:	e05d      	b.n	8004716 <UART_SetConfig+0x27e>
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a4b      	ldr	r2, [pc, #300]	@ (800478c <UART_SetConfig+0x2f4>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d125      	bne.n	80046b0 <UART_SetConfig+0x218>
 8004664:	4b46      	ldr	r3, [pc, #280]	@ (8004780 <UART_SetConfig+0x2e8>)
 8004666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800466a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800466e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004670:	d016      	beq.n	80046a0 <UART_SetConfig+0x208>
 8004672:	2bc0      	cmp	r3, #192	@ 0xc0
 8004674:	d818      	bhi.n	80046a8 <UART_SetConfig+0x210>
 8004676:	2b80      	cmp	r3, #128	@ 0x80
 8004678:	d00a      	beq.n	8004690 <UART_SetConfig+0x1f8>
 800467a:	2b80      	cmp	r3, #128	@ 0x80
 800467c:	d814      	bhi.n	80046a8 <UART_SetConfig+0x210>
 800467e:	2b00      	cmp	r3, #0
 8004680:	d002      	beq.n	8004688 <UART_SetConfig+0x1f0>
 8004682:	2b40      	cmp	r3, #64	@ 0x40
 8004684:	d008      	beq.n	8004698 <UART_SetConfig+0x200>
 8004686:	e00f      	b.n	80046a8 <UART_SetConfig+0x210>
 8004688:	2300      	movs	r3, #0
 800468a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800468e:	e042      	b.n	8004716 <UART_SetConfig+0x27e>
 8004690:	2302      	movs	r3, #2
 8004692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004696:	e03e      	b.n	8004716 <UART_SetConfig+0x27e>
 8004698:	2304      	movs	r3, #4
 800469a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800469e:	e03a      	b.n	8004716 <UART_SetConfig+0x27e>
 80046a0:	2308      	movs	r3, #8
 80046a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046a6:	e036      	b.n	8004716 <UART_SetConfig+0x27e>
 80046a8:	2310      	movs	r3, #16
 80046aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046ae:	e032      	b.n	8004716 <UART_SetConfig+0x27e>
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a30      	ldr	r2, [pc, #192]	@ (8004778 <UART_SetConfig+0x2e0>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d12a      	bne.n	8004710 <UART_SetConfig+0x278>
 80046ba:	4b31      	ldr	r3, [pc, #196]	@ (8004780 <UART_SetConfig+0x2e8>)
 80046bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80046c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046c8:	d01a      	beq.n	8004700 <UART_SetConfig+0x268>
 80046ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046ce:	d81b      	bhi.n	8004708 <UART_SetConfig+0x270>
 80046d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046d4:	d00c      	beq.n	80046f0 <UART_SetConfig+0x258>
 80046d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046da:	d815      	bhi.n	8004708 <UART_SetConfig+0x270>
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <UART_SetConfig+0x250>
 80046e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046e4:	d008      	beq.n	80046f8 <UART_SetConfig+0x260>
 80046e6:	e00f      	b.n	8004708 <UART_SetConfig+0x270>
 80046e8:	2300      	movs	r3, #0
 80046ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046ee:	e012      	b.n	8004716 <UART_SetConfig+0x27e>
 80046f0:	2302      	movs	r3, #2
 80046f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046f6:	e00e      	b.n	8004716 <UART_SetConfig+0x27e>
 80046f8:	2304      	movs	r3, #4
 80046fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046fe:	e00a      	b.n	8004716 <UART_SetConfig+0x27e>
 8004700:	2308      	movs	r3, #8
 8004702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004706:	e006      	b.n	8004716 <UART_SetConfig+0x27e>
 8004708:	2310      	movs	r3, #16
 800470a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800470e:	e002      	b.n	8004716 <UART_SetConfig+0x27e>
 8004710:	2310      	movs	r3, #16
 8004712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a17      	ldr	r2, [pc, #92]	@ (8004778 <UART_SetConfig+0x2e0>)
 800471c:	4293      	cmp	r3, r2
 800471e:	f040 80a8 	bne.w	8004872 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004722:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004726:	2b08      	cmp	r3, #8
 8004728:	d834      	bhi.n	8004794 <UART_SetConfig+0x2fc>
 800472a:	a201      	add	r2, pc, #4	@ (adr r2, 8004730 <UART_SetConfig+0x298>)
 800472c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004730:	08004755 	.word	0x08004755
 8004734:	08004795 	.word	0x08004795
 8004738:	0800475d 	.word	0x0800475d
 800473c:	08004795 	.word	0x08004795
 8004740:	08004763 	.word	0x08004763
 8004744:	08004795 	.word	0x08004795
 8004748:	08004795 	.word	0x08004795
 800474c:	08004795 	.word	0x08004795
 8004750:	0800476b 	.word	0x0800476b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004754:	f7fe fc2c 	bl	8002fb0 <HAL_RCC_GetPCLK1Freq>
 8004758:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800475a:	e021      	b.n	80047a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800475c:	4b0c      	ldr	r3, [pc, #48]	@ (8004790 <UART_SetConfig+0x2f8>)
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004760:	e01e      	b.n	80047a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004762:	f7fe fbb7 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 8004766:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004768:	e01a      	b.n	80047a0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800476a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800476e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004770:	e016      	b.n	80047a0 <UART_SetConfig+0x308>
 8004772:	bf00      	nop
 8004774:	cfff69f3 	.word	0xcfff69f3
 8004778:	40008000 	.word	0x40008000
 800477c:	40013800 	.word	0x40013800
 8004780:	40021000 	.word	0x40021000
 8004784:	40004400 	.word	0x40004400
 8004788:	40004800 	.word	0x40004800
 800478c:	40004c00 	.word	0x40004c00
 8004790:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800479e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f000 812a 	beq.w	80049fc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ac:	4a9e      	ldr	r2, [pc, #632]	@ (8004a28 <UART_SetConfig+0x590>)
 80047ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047b2:	461a      	mov	r2, r3
 80047b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80047ba:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	4613      	mov	r3, r2
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	4413      	add	r3, r2
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d305      	bcc.n	80047d8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80047d2:	69ba      	ldr	r2, [r7, #24]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d903      	bls.n	80047e0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80047de:	e10d      	b.n	80049fc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e2:	2200      	movs	r2, #0
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	60fa      	str	r2, [r7, #12]
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ec:	4a8e      	ldr	r2, [pc, #568]	@ (8004a28 <UART_SetConfig+0x590>)
 80047ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	2200      	movs	r2, #0
 80047f6:	603b      	str	r3, [r7, #0]
 80047f8:	607a      	str	r2, [r7, #4]
 80047fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004802:	f7fc f9f9 	bl	8000bf8 <__aeabi_uldivmod>
 8004806:	4602      	mov	r2, r0
 8004808:	460b      	mov	r3, r1
 800480a:	4610      	mov	r0, r2
 800480c:	4619      	mov	r1, r3
 800480e:	f04f 0200 	mov.w	r2, #0
 8004812:	f04f 0300 	mov.w	r3, #0
 8004816:	020b      	lsls	r3, r1, #8
 8004818:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800481c:	0202      	lsls	r2, r0, #8
 800481e:	6979      	ldr	r1, [r7, #20]
 8004820:	6849      	ldr	r1, [r1, #4]
 8004822:	0849      	lsrs	r1, r1, #1
 8004824:	2000      	movs	r0, #0
 8004826:	460c      	mov	r4, r1
 8004828:	4605      	mov	r5, r0
 800482a:	eb12 0804 	adds.w	r8, r2, r4
 800482e:	eb43 0905 	adc.w	r9, r3, r5
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	469a      	mov	sl, r3
 800483a:	4693      	mov	fp, r2
 800483c:	4652      	mov	r2, sl
 800483e:	465b      	mov	r3, fp
 8004840:	4640      	mov	r0, r8
 8004842:	4649      	mov	r1, r9
 8004844:	f7fc f9d8 	bl	8000bf8 <__aeabi_uldivmod>
 8004848:	4602      	mov	r2, r0
 800484a:	460b      	mov	r3, r1
 800484c:	4613      	mov	r3, r2
 800484e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004856:	d308      	bcc.n	800486a <UART_SetConfig+0x3d2>
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800485e:	d204      	bcs.n	800486a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6a3a      	ldr	r2, [r7, #32]
 8004866:	60da      	str	r2, [r3, #12]
 8004868:	e0c8      	b.n	80049fc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004870:	e0c4      	b.n	80049fc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800487a:	d167      	bne.n	800494c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800487c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004880:	2b08      	cmp	r3, #8
 8004882:	d828      	bhi.n	80048d6 <UART_SetConfig+0x43e>
 8004884:	a201      	add	r2, pc, #4	@ (adr r2, 800488c <UART_SetConfig+0x3f4>)
 8004886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488a:	bf00      	nop
 800488c:	080048b1 	.word	0x080048b1
 8004890:	080048b9 	.word	0x080048b9
 8004894:	080048c1 	.word	0x080048c1
 8004898:	080048d7 	.word	0x080048d7
 800489c:	080048c7 	.word	0x080048c7
 80048a0:	080048d7 	.word	0x080048d7
 80048a4:	080048d7 	.word	0x080048d7
 80048a8:	080048d7 	.word	0x080048d7
 80048ac:	080048cf 	.word	0x080048cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048b0:	f7fe fb7e 	bl	8002fb0 <HAL_RCC_GetPCLK1Freq>
 80048b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048b6:	e014      	b.n	80048e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048b8:	f7fe fb90 	bl	8002fdc <HAL_RCC_GetPCLK2Freq>
 80048bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048be:	e010      	b.n	80048e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048c0:	4b5a      	ldr	r3, [pc, #360]	@ (8004a2c <UART_SetConfig+0x594>)
 80048c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80048c4:	e00d      	b.n	80048e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048c6:	f7fe fb05 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 80048ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80048cc:	e009      	b.n	80048e2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80048d4:	e005      	b.n	80048e2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80048e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 8089 	beq.w	80049fc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	4a4e      	ldr	r2, [pc, #312]	@ (8004a28 <UART_SetConfig+0x590>)
 80048f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048f4:	461a      	mov	r2, r3
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80048fc:	005a      	lsls	r2, r3, #1
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	085b      	lsrs	r3, r3, #1
 8004904:	441a      	add	r2, r3
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	fbb2 f3f3 	udiv	r3, r2, r3
 800490e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	2b0f      	cmp	r3, #15
 8004914:	d916      	bls.n	8004944 <UART_SetConfig+0x4ac>
 8004916:	6a3b      	ldr	r3, [r7, #32]
 8004918:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800491c:	d212      	bcs.n	8004944 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800491e:	6a3b      	ldr	r3, [r7, #32]
 8004920:	b29b      	uxth	r3, r3
 8004922:	f023 030f 	bic.w	r3, r3, #15
 8004926:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004928:	6a3b      	ldr	r3, [r7, #32]
 800492a:	085b      	lsrs	r3, r3, #1
 800492c:	b29b      	uxth	r3, r3
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	b29a      	uxth	r2, r3
 8004934:	8bfb      	ldrh	r3, [r7, #30]
 8004936:	4313      	orrs	r3, r2
 8004938:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	8bfa      	ldrh	r2, [r7, #30]
 8004940:	60da      	str	r2, [r3, #12]
 8004942:	e05b      	b.n	80049fc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800494a:	e057      	b.n	80049fc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800494c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004950:	2b08      	cmp	r3, #8
 8004952:	d828      	bhi.n	80049a6 <UART_SetConfig+0x50e>
 8004954:	a201      	add	r2, pc, #4	@ (adr r2, 800495c <UART_SetConfig+0x4c4>)
 8004956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800495a:	bf00      	nop
 800495c:	08004981 	.word	0x08004981
 8004960:	08004989 	.word	0x08004989
 8004964:	08004991 	.word	0x08004991
 8004968:	080049a7 	.word	0x080049a7
 800496c:	08004997 	.word	0x08004997
 8004970:	080049a7 	.word	0x080049a7
 8004974:	080049a7 	.word	0x080049a7
 8004978:	080049a7 	.word	0x080049a7
 800497c:	0800499f 	.word	0x0800499f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004980:	f7fe fb16 	bl	8002fb0 <HAL_RCC_GetPCLK1Freq>
 8004984:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004986:	e014      	b.n	80049b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004988:	f7fe fb28 	bl	8002fdc <HAL_RCC_GetPCLK2Freq>
 800498c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800498e:	e010      	b.n	80049b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004990:	4b26      	ldr	r3, [pc, #152]	@ (8004a2c <UART_SetConfig+0x594>)
 8004992:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004994:	e00d      	b.n	80049b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004996:	f7fe fa9d 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 800499a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800499c:	e009      	b.n	80049b2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800499e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80049a4:	e005      	b.n	80049b2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80049b0:	bf00      	nop
    }

    if (pclk != 0U)
 80049b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d021      	beq.n	80049fc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004a28 <UART_SetConfig+0x590>)
 80049be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049c2:	461a      	mov	r2, r3
 80049c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	085b      	lsrs	r3, r3, #1
 80049d0:	441a      	add	r2, r3
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	2b0f      	cmp	r3, #15
 80049e0:	d909      	bls.n	80049f6 <UART_SetConfig+0x55e>
 80049e2:	6a3b      	ldr	r3, [r7, #32]
 80049e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049e8:	d205      	bcs.n	80049f6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80049ea:	6a3b      	ldr	r3, [r7, #32]
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	60da      	str	r2, [r3, #12]
 80049f4:	e002      	b.n	80049fc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2200      	movs	r2, #0
 8004a16:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004a18:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3730      	adds	r7, #48	@ 0x30
 8004a20:	46bd      	mov	sp, r7
 8004a22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a26:	bf00      	nop
 8004a28:	08008118 	.word	0x08008118
 8004a2c:	00f42400 	.word	0x00f42400

08004a30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3c:	f003 0308 	and.w	r3, r3, #8
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00a      	beq.n	8004a5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00a      	beq.n	8004a7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00a      	beq.n	8004a9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00a      	beq.n	8004ac0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	430a      	orrs	r2, r1
 8004abe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac4:	f003 0310 	and.w	r3, r3, #16
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00a      	beq.n	8004ae2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00a      	beq.n	8004b04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d01a      	beq.n	8004b46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b2e:	d10a      	bne.n	8004b46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	605a      	str	r2, [r3, #4]
  }
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b098      	sub	sp, #96	@ 0x60
 8004b78:	af02      	add	r7, sp, #8
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b84:	f7fd f9de 	bl	8001f44 <HAL_GetTick>
 8004b88:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0308 	and.w	r3, r3, #8
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d12f      	bne.n	8004bf8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f88e 	bl	8004cc8 <UART_WaitOnFlagUntilTimeout>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d022      	beq.n	8004bf8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bba:	e853 3f00 	ldrex	r3, [r3]
 8004bbe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	461a      	mov	r2, r3
 8004bce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bd2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004bd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bd8:	e841 2300 	strex	r3, r2, [r1]
 8004bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1e6      	bne.n	8004bb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e063      	b.n	8004cc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0304 	and.w	r3, r3, #4
 8004c02:	2b04      	cmp	r3, #4
 8004c04:	d149      	bne.n	8004c9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f857 	bl	8004cc8 <UART_WaitOnFlagUntilTimeout>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d03c      	beq.n	8004c9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c28:	e853 3f00 	ldrex	r3, [r3]
 8004c2c:	623b      	str	r3, [r7, #32]
   return(result);
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c40:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c46:	e841 2300 	strex	r3, r2, [r1]
 8004c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1e6      	bne.n	8004c20 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	3308      	adds	r3, #8
 8004c58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	e853 3f00 	ldrex	r3, [r3]
 8004c60:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f023 0301 	bic.w	r3, r3, #1
 8004c68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	3308      	adds	r3, #8
 8004c70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c72:	61fa      	str	r2, [r7, #28]
 8004c74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c76:	69b9      	ldr	r1, [r7, #24]
 8004c78:	69fa      	ldr	r2, [r7, #28]
 8004c7a:	e841 2300 	strex	r3, r2, [r1]
 8004c7e:	617b      	str	r3, [r7, #20]
   return(result);
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1e5      	bne.n	8004c52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e012      	b.n	8004cc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3758      	adds	r7, #88	@ 0x58
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	603b      	str	r3, [r7, #0]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cd8:	e04f      	b.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce0:	d04b      	beq.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ce2:	f7fd f92f 	bl	8001f44 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d302      	bcc.n	8004cf8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d101      	bne.n	8004cfc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e04e      	b.n	8004d9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0304 	and.w	r3, r3, #4
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d037      	beq.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	2b80      	cmp	r3, #128	@ 0x80
 8004d0e:	d034      	beq.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2b40      	cmp	r3, #64	@ 0x40
 8004d14:	d031      	beq.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	2b08      	cmp	r3, #8
 8004d22:	d110      	bne.n	8004d46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2208      	movs	r2, #8
 8004d2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 f838 	bl	8004da2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2208      	movs	r2, #8
 8004d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e029      	b.n	8004d9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d54:	d111      	bne.n	8004d7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f000 f81e 	bl	8004da2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2220      	movs	r2, #32
 8004d6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e00f      	b.n	8004d9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69da      	ldr	r2, [r3, #28]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	4013      	ands	r3, r2
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	bf0c      	ite	eq
 8004d8a:	2301      	moveq	r3, #1
 8004d8c:	2300      	movne	r3, #0
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	461a      	mov	r2, r3
 8004d92:	79fb      	ldrb	r3, [r7, #7]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d0a0      	beq.n	8004cda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b095      	sub	sp, #84	@ 0x54
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004db2:	e853 3f00 	ldrex	r3, [r3]
 8004db6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dcc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004dce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dd0:	e841 2300 	strex	r3, r2, [r1]
 8004dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e6      	bne.n	8004daa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3308      	adds	r3, #8
 8004de2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	e853 3f00 	ldrex	r3, [r3]
 8004dea:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004df2:	f023 0301 	bic.w	r3, r3, #1
 8004df6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3308      	adds	r3, #8
 8004dfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e08:	e841 2300 	strex	r3, r2, [r1]
 8004e0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1e3      	bne.n	8004ddc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d118      	bne.n	8004e4e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	e853 3f00 	ldrex	r3, [r3]
 8004e28:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f023 0310 	bic.w	r3, r3, #16
 8004e30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	461a      	mov	r2, r3
 8004e38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e3a:	61bb      	str	r3, [r7, #24]
 8004e3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3e:	6979      	ldr	r1, [r7, #20]
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	e841 2300 	strex	r3, r2, [r1]
 8004e46:	613b      	str	r3, [r7, #16]
   return(result);
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1e6      	bne.n	8004e1c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2220      	movs	r2, #32
 8004e52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004e62:	bf00      	nop
 8004e64:	3754      	adds	r7, #84	@ 0x54
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b085      	sub	sp, #20
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d101      	bne.n	8004e84 <HAL_UARTEx_DisableFifoMode+0x16>
 8004e80:	2302      	movs	r3, #2
 8004e82:	e027      	b.n	8004ed4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2224      	movs	r2, #36	@ 0x24
 8004e90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f022 0201 	bic.w	r2, r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004eb2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3714      	adds	r7, #20
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d101      	bne.n	8004ef8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ef4:	2302      	movs	r3, #2
 8004ef6:	e02d      	b.n	8004f54 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2224      	movs	r2, #36	@ 0x24
 8004f04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f022 0201 	bic.w	r2, r2, #1
 8004f1e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	430a      	orrs	r2, r1
 8004f32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f84f 	bl	8004fd8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d101      	bne.n	8004f74 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004f70:	2302      	movs	r3, #2
 8004f72:	e02d      	b.n	8004fd0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2224      	movs	r2, #36	@ 0x24
 8004f80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0201 	bic.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	430a      	orrs	r2, r1
 8004fae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 f811 	bl	8004fd8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d108      	bne.n	8004ffa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004ff8:	e031      	b.n	800505e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004ffa:	2308      	movs	r3, #8
 8004ffc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004ffe:	2308      	movs	r3, #8
 8005000:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	0e5b      	lsrs	r3, r3, #25
 800500a:	b2db      	uxtb	r3, r3
 800500c:	f003 0307 	and.w	r3, r3, #7
 8005010:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	0f5b      	lsrs	r3, r3, #29
 800501a:	b2db      	uxtb	r3, r3
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005022:	7bbb      	ldrb	r3, [r7, #14]
 8005024:	7b3a      	ldrb	r2, [r7, #12]
 8005026:	4911      	ldr	r1, [pc, #68]	@ (800506c <UARTEx_SetNbDataToProcess+0x94>)
 8005028:	5c8a      	ldrb	r2, [r1, r2]
 800502a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800502e:	7b3a      	ldrb	r2, [r7, #12]
 8005030:	490f      	ldr	r1, [pc, #60]	@ (8005070 <UARTEx_SetNbDataToProcess+0x98>)
 8005032:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005034:	fb93 f3f2 	sdiv	r3, r3, r2
 8005038:	b29a      	uxth	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005040:	7bfb      	ldrb	r3, [r7, #15]
 8005042:	7b7a      	ldrb	r2, [r7, #13]
 8005044:	4909      	ldr	r1, [pc, #36]	@ (800506c <UARTEx_SetNbDataToProcess+0x94>)
 8005046:	5c8a      	ldrb	r2, [r1, r2]
 8005048:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800504c:	7b7a      	ldrb	r2, [r7, #13]
 800504e:	4908      	ldr	r1, [pc, #32]	@ (8005070 <UARTEx_SetNbDataToProcess+0x98>)
 8005050:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005052:	fb93 f3f2 	sdiv	r3, r3, r2
 8005056:	b29a      	uxth	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800505e:	bf00      	nop
 8005060:	3714      	adds	r7, #20
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	08008130 	.word	0x08008130
 8005070:	08008138 	.word	0x08008138

08005074 <__cvt>:
 8005074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005078:	ec57 6b10 	vmov	r6, r7, d0
 800507c:	2f00      	cmp	r7, #0
 800507e:	460c      	mov	r4, r1
 8005080:	4619      	mov	r1, r3
 8005082:	463b      	mov	r3, r7
 8005084:	bfbb      	ittet	lt
 8005086:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800508a:	461f      	movlt	r7, r3
 800508c:	2300      	movge	r3, #0
 800508e:	232d      	movlt	r3, #45	@ 0x2d
 8005090:	700b      	strb	r3, [r1, #0]
 8005092:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005094:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005098:	4691      	mov	r9, r2
 800509a:	f023 0820 	bic.w	r8, r3, #32
 800509e:	bfbc      	itt	lt
 80050a0:	4632      	movlt	r2, r6
 80050a2:	4616      	movlt	r6, r2
 80050a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80050a8:	d005      	beq.n	80050b6 <__cvt+0x42>
 80050aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80050ae:	d100      	bne.n	80050b2 <__cvt+0x3e>
 80050b0:	3401      	adds	r4, #1
 80050b2:	2102      	movs	r1, #2
 80050b4:	e000      	b.n	80050b8 <__cvt+0x44>
 80050b6:	2103      	movs	r1, #3
 80050b8:	ab03      	add	r3, sp, #12
 80050ba:	9301      	str	r3, [sp, #4]
 80050bc:	ab02      	add	r3, sp, #8
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	ec47 6b10 	vmov	d0, r6, r7
 80050c4:	4653      	mov	r3, sl
 80050c6:	4622      	mov	r2, r4
 80050c8:	f000 feae 	bl	8005e28 <_dtoa_r>
 80050cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80050d0:	4605      	mov	r5, r0
 80050d2:	d119      	bne.n	8005108 <__cvt+0x94>
 80050d4:	f019 0f01 	tst.w	r9, #1
 80050d8:	d00e      	beq.n	80050f8 <__cvt+0x84>
 80050da:	eb00 0904 	add.w	r9, r0, r4
 80050de:	2200      	movs	r2, #0
 80050e0:	2300      	movs	r3, #0
 80050e2:	4630      	mov	r0, r6
 80050e4:	4639      	mov	r1, r7
 80050e6:	f7fb fd17 	bl	8000b18 <__aeabi_dcmpeq>
 80050ea:	b108      	cbz	r0, 80050f0 <__cvt+0x7c>
 80050ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80050f0:	2230      	movs	r2, #48	@ 0x30
 80050f2:	9b03      	ldr	r3, [sp, #12]
 80050f4:	454b      	cmp	r3, r9
 80050f6:	d31e      	bcc.n	8005136 <__cvt+0xc2>
 80050f8:	9b03      	ldr	r3, [sp, #12]
 80050fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050fc:	1b5b      	subs	r3, r3, r5
 80050fe:	4628      	mov	r0, r5
 8005100:	6013      	str	r3, [r2, #0]
 8005102:	b004      	add	sp, #16
 8005104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005108:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800510c:	eb00 0904 	add.w	r9, r0, r4
 8005110:	d1e5      	bne.n	80050de <__cvt+0x6a>
 8005112:	7803      	ldrb	r3, [r0, #0]
 8005114:	2b30      	cmp	r3, #48	@ 0x30
 8005116:	d10a      	bne.n	800512e <__cvt+0xba>
 8005118:	2200      	movs	r2, #0
 800511a:	2300      	movs	r3, #0
 800511c:	4630      	mov	r0, r6
 800511e:	4639      	mov	r1, r7
 8005120:	f7fb fcfa 	bl	8000b18 <__aeabi_dcmpeq>
 8005124:	b918      	cbnz	r0, 800512e <__cvt+0xba>
 8005126:	f1c4 0401 	rsb	r4, r4, #1
 800512a:	f8ca 4000 	str.w	r4, [sl]
 800512e:	f8da 3000 	ldr.w	r3, [sl]
 8005132:	4499      	add	r9, r3
 8005134:	e7d3      	b.n	80050de <__cvt+0x6a>
 8005136:	1c59      	adds	r1, r3, #1
 8005138:	9103      	str	r1, [sp, #12]
 800513a:	701a      	strb	r2, [r3, #0]
 800513c:	e7d9      	b.n	80050f2 <__cvt+0x7e>

0800513e <__exponent>:
 800513e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005140:	2900      	cmp	r1, #0
 8005142:	bfba      	itte	lt
 8005144:	4249      	neglt	r1, r1
 8005146:	232d      	movlt	r3, #45	@ 0x2d
 8005148:	232b      	movge	r3, #43	@ 0x2b
 800514a:	2909      	cmp	r1, #9
 800514c:	7002      	strb	r2, [r0, #0]
 800514e:	7043      	strb	r3, [r0, #1]
 8005150:	dd29      	ble.n	80051a6 <__exponent+0x68>
 8005152:	f10d 0307 	add.w	r3, sp, #7
 8005156:	461d      	mov	r5, r3
 8005158:	270a      	movs	r7, #10
 800515a:	461a      	mov	r2, r3
 800515c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005160:	fb07 1416 	mls	r4, r7, r6, r1
 8005164:	3430      	adds	r4, #48	@ 0x30
 8005166:	f802 4c01 	strb.w	r4, [r2, #-1]
 800516a:	460c      	mov	r4, r1
 800516c:	2c63      	cmp	r4, #99	@ 0x63
 800516e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005172:	4631      	mov	r1, r6
 8005174:	dcf1      	bgt.n	800515a <__exponent+0x1c>
 8005176:	3130      	adds	r1, #48	@ 0x30
 8005178:	1e94      	subs	r4, r2, #2
 800517a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800517e:	1c41      	adds	r1, r0, #1
 8005180:	4623      	mov	r3, r4
 8005182:	42ab      	cmp	r3, r5
 8005184:	d30a      	bcc.n	800519c <__exponent+0x5e>
 8005186:	f10d 0309 	add.w	r3, sp, #9
 800518a:	1a9b      	subs	r3, r3, r2
 800518c:	42ac      	cmp	r4, r5
 800518e:	bf88      	it	hi
 8005190:	2300      	movhi	r3, #0
 8005192:	3302      	adds	r3, #2
 8005194:	4403      	add	r3, r0
 8005196:	1a18      	subs	r0, r3, r0
 8005198:	b003      	add	sp, #12
 800519a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800519c:	f813 6b01 	ldrb.w	r6, [r3], #1
 80051a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80051a4:	e7ed      	b.n	8005182 <__exponent+0x44>
 80051a6:	2330      	movs	r3, #48	@ 0x30
 80051a8:	3130      	adds	r1, #48	@ 0x30
 80051aa:	7083      	strb	r3, [r0, #2]
 80051ac:	70c1      	strb	r1, [r0, #3]
 80051ae:	1d03      	adds	r3, r0, #4
 80051b0:	e7f1      	b.n	8005196 <__exponent+0x58>
	...

080051b4 <_printf_float>:
 80051b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b8:	b08d      	sub	sp, #52	@ 0x34
 80051ba:	460c      	mov	r4, r1
 80051bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80051c0:	4616      	mov	r6, r2
 80051c2:	461f      	mov	r7, r3
 80051c4:	4605      	mov	r5, r0
 80051c6:	f000 fd11 	bl	8005bec <_localeconv_r>
 80051ca:	6803      	ldr	r3, [r0, #0]
 80051cc:	9304      	str	r3, [sp, #16]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fb f876 	bl	80002c0 <strlen>
 80051d4:	2300      	movs	r3, #0
 80051d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80051d8:	f8d8 3000 	ldr.w	r3, [r8]
 80051dc:	9005      	str	r0, [sp, #20]
 80051de:	3307      	adds	r3, #7
 80051e0:	f023 0307 	bic.w	r3, r3, #7
 80051e4:	f103 0208 	add.w	r2, r3, #8
 80051e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80051ec:	f8d4 b000 	ldr.w	fp, [r4]
 80051f0:	f8c8 2000 	str.w	r2, [r8]
 80051f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80051fc:	9307      	str	r3, [sp, #28]
 80051fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8005202:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800520a:	4b9c      	ldr	r3, [pc, #624]	@ (800547c <_printf_float+0x2c8>)
 800520c:	f04f 32ff 	mov.w	r2, #4294967295
 8005210:	f7fb fcb4 	bl	8000b7c <__aeabi_dcmpun>
 8005214:	bb70      	cbnz	r0, 8005274 <_printf_float+0xc0>
 8005216:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800521a:	4b98      	ldr	r3, [pc, #608]	@ (800547c <_printf_float+0x2c8>)
 800521c:	f04f 32ff 	mov.w	r2, #4294967295
 8005220:	f7fb fc8e 	bl	8000b40 <__aeabi_dcmple>
 8005224:	bb30      	cbnz	r0, 8005274 <_printf_float+0xc0>
 8005226:	2200      	movs	r2, #0
 8005228:	2300      	movs	r3, #0
 800522a:	4640      	mov	r0, r8
 800522c:	4649      	mov	r1, r9
 800522e:	f7fb fc7d 	bl	8000b2c <__aeabi_dcmplt>
 8005232:	b110      	cbz	r0, 800523a <_printf_float+0x86>
 8005234:	232d      	movs	r3, #45	@ 0x2d
 8005236:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800523a:	4a91      	ldr	r2, [pc, #580]	@ (8005480 <_printf_float+0x2cc>)
 800523c:	4b91      	ldr	r3, [pc, #580]	@ (8005484 <_printf_float+0x2d0>)
 800523e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005242:	bf8c      	ite	hi
 8005244:	4690      	movhi	r8, r2
 8005246:	4698      	movls	r8, r3
 8005248:	2303      	movs	r3, #3
 800524a:	6123      	str	r3, [r4, #16]
 800524c:	f02b 0304 	bic.w	r3, fp, #4
 8005250:	6023      	str	r3, [r4, #0]
 8005252:	f04f 0900 	mov.w	r9, #0
 8005256:	9700      	str	r7, [sp, #0]
 8005258:	4633      	mov	r3, r6
 800525a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800525c:	4621      	mov	r1, r4
 800525e:	4628      	mov	r0, r5
 8005260:	f000 f9d2 	bl	8005608 <_printf_common>
 8005264:	3001      	adds	r0, #1
 8005266:	f040 808d 	bne.w	8005384 <_printf_float+0x1d0>
 800526a:	f04f 30ff 	mov.w	r0, #4294967295
 800526e:	b00d      	add	sp, #52	@ 0x34
 8005270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005274:	4642      	mov	r2, r8
 8005276:	464b      	mov	r3, r9
 8005278:	4640      	mov	r0, r8
 800527a:	4649      	mov	r1, r9
 800527c:	f7fb fc7e 	bl	8000b7c <__aeabi_dcmpun>
 8005280:	b140      	cbz	r0, 8005294 <_printf_float+0xe0>
 8005282:	464b      	mov	r3, r9
 8005284:	2b00      	cmp	r3, #0
 8005286:	bfbc      	itt	lt
 8005288:	232d      	movlt	r3, #45	@ 0x2d
 800528a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800528e:	4a7e      	ldr	r2, [pc, #504]	@ (8005488 <_printf_float+0x2d4>)
 8005290:	4b7e      	ldr	r3, [pc, #504]	@ (800548c <_printf_float+0x2d8>)
 8005292:	e7d4      	b.n	800523e <_printf_float+0x8a>
 8005294:	6863      	ldr	r3, [r4, #4]
 8005296:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800529a:	9206      	str	r2, [sp, #24]
 800529c:	1c5a      	adds	r2, r3, #1
 800529e:	d13b      	bne.n	8005318 <_printf_float+0x164>
 80052a0:	2306      	movs	r3, #6
 80052a2:	6063      	str	r3, [r4, #4]
 80052a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80052a8:	2300      	movs	r3, #0
 80052aa:	6022      	str	r2, [r4, #0]
 80052ac:	9303      	str	r3, [sp, #12]
 80052ae:	ab0a      	add	r3, sp, #40	@ 0x28
 80052b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80052b4:	ab09      	add	r3, sp, #36	@ 0x24
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	6861      	ldr	r1, [r4, #4]
 80052ba:	ec49 8b10 	vmov	d0, r8, r9
 80052be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80052c2:	4628      	mov	r0, r5
 80052c4:	f7ff fed6 	bl	8005074 <__cvt>
 80052c8:	9b06      	ldr	r3, [sp, #24]
 80052ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80052cc:	2b47      	cmp	r3, #71	@ 0x47
 80052ce:	4680      	mov	r8, r0
 80052d0:	d129      	bne.n	8005326 <_printf_float+0x172>
 80052d2:	1cc8      	adds	r0, r1, #3
 80052d4:	db02      	blt.n	80052dc <_printf_float+0x128>
 80052d6:	6863      	ldr	r3, [r4, #4]
 80052d8:	4299      	cmp	r1, r3
 80052da:	dd41      	ble.n	8005360 <_printf_float+0x1ac>
 80052dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80052e0:	fa5f fa8a 	uxtb.w	sl, sl
 80052e4:	3901      	subs	r1, #1
 80052e6:	4652      	mov	r2, sl
 80052e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80052ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80052ee:	f7ff ff26 	bl	800513e <__exponent>
 80052f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052f4:	1813      	adds	r3, r2, r0
 80052f6:	2a01      	cmp	r2, #1
 80052f8:	4681      	mov	r9, r0
 80052fa:	6123      	str	r3, [r4, #16]
 80052fc:	dc02      	bgt.n	8005304 <_printf_float+0x150>
 80052fe:	6822      	ldr	r2, [r4, #0]
 8005300:	07d2      	lsls	r2, r2, #31
 8005302:	d501      	bpl.n	8005308 <_printf_float+0x154>
 8005304:	3301      	adds	r3, #1
 8005306:	6123      	str	r3, [r4, #16]
 8005308:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0a2      	beq.n	8005256 <_printf_float+0xa2>
 8005310:	232d      	movs	r3, #45	@ 0x2d
 8005312:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005316:	e79e      	b.n	8005256 <_printf_float+0xa2>
 8005318:	9a06      	ldr	r2, [sp, #24]
 800531a:	2a47      	cmp	r2, #71	@ 0x47
 800531c:	d1c2      	bne.n	80052a4 <_printf_float+0xf0>
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1c0      	bne.n	80052a4 <_printf_float+0xf0>
 8005322:	2301      	movs	r3, #1
 8005324:	e7bd      	b.n	80052a2 <_printf_float+0xee>
 8005326:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800532a:	d9db      	bls.n	80052e4 <_printf_float+0x130>
 800532c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005330:	d118      	bne.n	8005364 <_printf_float+0x1b0>
 8005332:	2900      	cmp	r1, #0
 8005334:	6863      	ldr	r3, [r4, #4]
 8005336:	dd0b      	ble.n	8005350 <_printf_float+0x19c>
 8005338:	6121      	str	r1, [r4, #16]
 800533a:	b913      	cbnz	r3, 8005342 <_printf_float+0x18e>
 800533c:	6822      	ldr	r2, [r4, #0]
 800533e:	07d0      	lsls	r0, r2, #31
 8005340:	d502      	bpl.n	8005348 <_printf_float+0x194>
 8005342:	3301      	adds	r3, #1
 8005344:	440b      	add	r3, r1
 8005346:	6123      	str	r3, [r4, #16]
 8005348:	65a1      	str	r1, [r4, #88]	@ 0x58
 800534a:	f04f 0900 	mov.w	r9, #0
 800534e:	e7db      	b.n	8005308 <_printf_float+0x154>
 8005350:	b913      	cbnz	r3, 8005358 <_printf_float+0x1a4>
 8005352:	6822      	ldr	r2, [r4, #0]
 8005354:	07d2      	lsls	r2, r2, #31
 8005356:	d501      	bpl.n	800535c <_printf_float+0x1a8>
 8005358:	3302      	adds	r3, #2
 800535a:	e7f4      	b.n	8005346 <_printf_float+0x192>
 800535c:	2301      	movs	r3, #1
 800535e:	e7f2      	b.n	8005346 <_printf_float+0x192>
 8005360:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005364:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005366:	4299      	cmp	r1, r3
 8005368:	db05      	blt.n	8005376 <_printf_float+0x1c2>
 800536a:	6823      	ldr	r3, [r4, #0]
 800536c:	6121      	str	r1, [r4, #16]
 800536e:	07d8      	lsls	r0, r3, #31
 8005370:	d5ea      	bpl.n	8005348 <_printf_float+0x194>
 8005372:	1c4b      	adds	r3, r1, #1
 8005374:	e7e7      	b.n	8005346 <_printf_float+0x192>
 8005376:	2900      	cmp	r1, #0
 8005378:	bfd4      	ite	le
 800537a:	f1c1 0202 	rsble	r2, r1, #2
 800537e:	2201      	movgt	r2, #1
 8005380:	4413      	add	r3, r2
 8005382:	e7e0      	b.n	8005346 <_printf_float+0x192>
 8005384:	6823      	ldr	r3, [r4, #0]
 8005386:	055a      	lsls	r2, r3, #21
 8005388:	d407      	bmi.n	800539a <_printf_float+0x1e6>
 800538a:	6923      	ldr	r3, [r4, #16]
 800538c:	4642      	mov	r2, r8
 800538e:	4631      	mov	r1, r6
 8005390:	4628      	mov	r0, r5
 8005392:	47b8      	blx	r7
 8005394:	3001      	adds	r0, #1
 8005396:	d12b      	bne.n	80053f0 <_printf_float+0x23c>
 8005398:	e767      	b.n	800526a <_printf_float+0xb6>
 800539a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800539e:	f240 80dd 	bls.w	800555c <_printf_float+0x3a8>
 80053a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80053a6:	2200      	movs	r2, #0
 80053a8:	2300      	movs	r3, #0
 80053aa:	f7fb fbb5 	bl	8000b18 <__aeabi_dcmpeq>
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d033      	beq.n	800541a <_printf_float+0x266>
 80053b2:	4a37      	ldr	r2, [pc, #220]	@ (8005490 <_printf_float+0x2dc>)
 80053b4:	2301      	movs	r3, #1
 80053b6:	4631      	mov	r1, r6
 80053b8:	4628      	mov	r0, r5
 80053ba:	47b8      	blx	r7
 80053bc:	3001      	adds	r0, #1
 80053be:	f43f af54 	beq.w	800526a <_printf_float+0xb6>
 80053c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80053c6:	4543      	cmp	r3, r8
 80053c8:	db02      	blt.n	80053d0 <_printf_float+0x21c>
 80053ca:	6823      	ldr	r3, [r4, #0]
 80053cc:	07d8      	lsls	r0, r3, #31
 80053ce:	d50f      	bpl.n	80053f0 <_printf_float+0x23c>
 80053d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053d4:	4631      	mov	r1, r6
 80053d6:	4628      	mov	r0, r5
 80053d8:	47b8      	blx	r7
 80053da:	3001      	adds	r0, #1
 80053dc:	f43f af45 	beq.w	800526a <_printf_float+0xb6>
 80053e0:	f04f 0900 	mov.w	r9, #0
 80053e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80053e8:	f104 0a1a 	add.w	sl, r4, #26
 80053ec:	45c8      	cmp	r8, r9
 80053ee:	dc09      	bgt.n	8005404 <_printf_float+0x250>
 80053f0:	6823      	ldr	r3, [r4, #0]
 80053f2:	079b      	lsls	r3, r3, #30
 80053f4:	f100 8103 	bmi.w	80055fe <_printf_float+0x44a>
 80053f8:	68e0      	ldr	r0, [r4, #12]
 80053fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053fc:	4298      	cmp	r0, r3
 80053fe:	bfb8      	it	lt
 8005400:	4618      	movlt	r0, r3
 8005402:	e734      	b.n	800526e <_printf_float+0xba>
 8005404:	2301      	movs	r3, #1
 8005406:	4652      	mov	r2, sl
 8005408:	4631      	mov	r1, r6
 800540a:	4628      	mov	r0, r5
 800540c:	47b8      	blx	r7
 800540e:	3001      	adds	r0, #1
 8005410:	f43f af2b 	beq.w	800526a <_printf_float+0xb6>
 8005414:	f109 0901 	add.w	r9, r9, #1
 8005418:	e7e8      	b.n	80053ec <_printf_float+0x238>
 800541a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800541c:	2b00      	cmp	r3, #0
 800541e:	dc39      	bgt.n	8005494 <_printf_float+0x2e0>
 8005420:	4a1b      	ldr	r2, [pc, #108]	@ (8005490 <_printf_float+0x2dc>)
 8005422:	2301      	movs	r3, #1
 8005424:	4631      	mov	r1, r6
 8005426:	4628      	mov	r0, r5
 8005428:	47b8      	blx	r7
 800542a:	3001      	adds	r0, #1
 800542c:	f43f af1d 	beq.w	800526a <_printf_float+0xb6>
 8005430:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005434:	ea59 0303 	orrs.w	r3, r9, r3
 8005438:	d102      	bne.n	8005440 <_printf_float+0x28c>
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	07d9      	lsls	r1, r3, #31
 800543e:	d5d7      	bpl.n	80053f0 <_printf_float+0x23c>
 8005440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005444:	4631      	mov	r1, r6
 8005446:	4628      	mov	r0, r5
 8005448:	47b8      	blx	r7
 800544a:	3001      	adds	r0, #1
 800544c:	f43f af0d 	beq.w	800526a <_printf_float+0xb6>
 8005450:	f04f 0a00 	mov.w	sl, #0
 8005454:	f104 0b1a 	add.w	fp, r4, #26
 8005458:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800545a:	425b      	negs	r3, r3
 800545c:	4553      	cmp	r3, sl
 800545e:	dc01      	bgt.n	8005464 <_printf_float+0x2b0>
 8005460:	464b      	mov	r3, r9
 8005462:	e793      	b.n	800538c <_printf_float+0x1d8>
 8005464:	2301      	movs	r3, #1
 8005466:	465a      	mov	r2, fp
 8005468:	4631      	mov	r1, r6
 800546a:	4628      	mov	r0, r5
 800546c:	47b8      	blx	r7
 800546e:	3001      	adds	r0, #1
 8005470:	f43f aefb 	beq.w	800526a <_printf_float+0xb6>
 8005474:	f10a 0a01 	add.w	sl, sl, #1
 8005478:	e7ee      	b.n	8005458 <_printf_float+0x2a4>
 800547a:	bf00      	nop
 800547c:	7fefffff 	.word	0x7fefffff
 8005480:	08008144 	.word	0x08008144
 8005484:	08008140 	.word	0x08008140
 8005488:	0800814c 	.word	0x0800814c
 800548c:	08008148 	.word	0x08008148
 8005490:	08008150 	.word	0x08008150
 8005494:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005496:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800549a:	4553      	cmp	r3, sl
 800549c:	bfa8      	it	ge
 800549e:	4653      	movge	r3, sl
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	4699      	mov	r9, r3
 80054a4:	dc36      	bgt.n	8005514 <_printf_float+0x360>
 80054a6:	f04f 0b00 	mov.w	fp, #0
 80054aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054ae:	f104 021a 	add.w	r2, r4, #26
 80054b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80054b4:	9306      	str	r3, [sp, #24]
 80054b6:	eba3 0309 	sub.w	r3, r3, r9
 80054ba:	455b      	cmp	r3, fp
 80054bc:	dc31      	bgt.n	8005522 <_printf_float+0x36e>
 80054be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054c0:	459a      	cmp	sl, r3
 80054c2:	dc3a      	bgt.n	800553a <_printf_float+0x386>
 80054c4:	6823      	ldr	r3, [r4, #0]
 80054c6:	07da      	lsls	r2, r3, #31
 80054c8:	d437      	bmi.n	800553a <_printf_float+0x386>
 80054ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054cc:	ebaa 0903 	sub.w	r9, sl, r3
 80054d0:	9b06      	ldr	r3, [sp, #24]
 80054d2:	ebaa 0303 	sub.w	r3, sl, r3
 80054d6:	4599      	cmp	r9, r3
 80054d8:	bfa8      	it	ge
 80054da:	4699      	movge	r9, r3
 80054dc:	f1b9 0f00 	cmp.w	r9, #0
 80054e0:	dc33      	bgt.n	800554a <_printf_float+0x396>
 80054e2:	f04f 0800 	mov.w	r8, #0
 80054e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054ea:	f104 0b1a 	add.w	fp, r4, #26
 80054ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054f0:	ebaa 0303 	sub.w	r3, sl, r3
 80054f4:	eba3 0309 	sub.w	r3, r3, r9
 80054f8:	4543      	cmp	r3, r8
 80054fa:	f77f af79 	ble.w	80053f0 <_printf_float+0x23c>
 80054fe:	2301      	movs	r3, #1
 8005500:	465a      	mov	r2, fp
 8005502:	4631      	mov	r1, r6
 8005504:	4628      	mov	r0, r5
 8005506:	47b8      	blx	r7
 8005508:	3001      	adds	r0, #1
 800550a:	f43f aeae 	beq.w	800526a <_printf_float+0xb6>
 800550e:	f108 0801 	add.w	r8, r8, #1
 8005512:	e7ec      	b.n	80054ee <_printf_float+0x33a>
 8005514:	4642      	mov	r2, r8
 8005516:	4631      	mov	r1, r6
 8005518:	4628      	mov	r0, r5
 800551a:	47b8      	blx	r7
 800551c:	3001      	adds	r0, #1
 800551e:	d1c2      	bne.n	80054a6 <_printf_float+0x2f2>
 8005520:	e6a3      	b.n	800526a <_printf_float+0xb6>
 8005522:	2301      	movs	r3, #1
 8005524:	4631      	mov	r1, r6
 8005526:	4628      	mov	r0, r5
 8005528:	9206      	str	r2, [sp, #24]
 800552a:	47b8      	blx	r7
 800552c:	3001      	adds	r0, #1
 800552e:	f43f ae9c 	beq.w	800526a <_printf_float+0xb6>
 8005532:	9a06      	ldr	r2, [sp, #24]
 8005534:	f10b 0b01 	add.w	fp, fp, #1
 8005538:	e7bb      	b.n	80054b2 <_printf_float+0x2fe>
 800553a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800553e:	4631      	mov	r1, r6
 8005540:	4628      	mov	r0, r5
 8005542:	47b8      	blx	r7
 8005544:	3001      	adds	r0, #1
 8005546:	d1c0      	bne.n	80054ca <_printf_float+0x316>
 8005548:	e68f      	b.n	800526a <_printf_float+0xb6>
 800554a:	9a06      	ldr	r2, [sp, #24]
 800554c:	464b      	mov	r3, r9
 800554e:	4442      	add	r2, r8
 8005550:	4631      	mov	r1, r6
 8005552:	4628      	mov	r0, r5
 8005554:	47b8      	blx	r7
 8005556:	3001      	adds	r0, #1
 8005558:	d1c3      	bne.n	80054e2 <_printf_float+0x32e>
 800555a:	e686      	b.n	800526a <_printf_float+0xb6>
 800555c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005560:	f1ba 0f01 	cmp.w	sl, #1
 8005564:	dc01      	bgt.n	800556a <_printf_float+0x3b6>
 8005566:	07db      	lsls	r3, r3, #31
 8005568:	d536      	bpl.n	80055d8 <_printf_float+0x424>
 800556a:	2301      	movs	r3, #1
 800556c:	4642      	mov	r2, r8
 800556e:	4631      	mov	r1, r6
 8005570:	4628      	mov	r0, r5
 8005572:	47b8      	blx	r7
 8005574:	3001      	adds	r0, #1
 8005576:	f43f ae78 	beq.w	800526a <_printf_float+0xb6>
 800557a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800557e:	4631      	mov	r1, r6
 8005580:	4628      	mov	r0, r5
 8005582:	47b8      	blx	r7
 8005584:	3001      	adds	r0, #1
 8005586:	f43f ae70 	beq.w	800526a <_printf_float+0xb6>
 800558a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800558e:	2200      	movs	r2, #0
 8005590:	2300      	movs	r3, #0
 8005592:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005596:	f7fb fabf 	bl	8000b18 <__aeabi_dcmpeq>
 800559a:	b9c0      	cbnz	r0, 80055ce <_printf_float+0x41a>
 800559c:	4653      	mov	r3, sl
 800559e:	f108 0201 	add.w	r2, r8, #1
 80055a2:	4631      	mov	r1, r6
 80055a4:	4628      	mov	r0, r5
 80055a6:	47b8      	blx	r7
 80055a8:	3001      	adds	r0, #1
 80055aa:	d10c      	bne.n	80055c6 <_printf_float+0x412>
 80055ac:	e65d      	b.n	800526a <_printf_float+0xb6>
 80055ae:	2301      	movs	r3, #1
 80055b0:	465a      	mov	r2, fp
 80055b2:	4631      	mov	r1, r6
 80055b4:	4628      	mov	r0, r5
 80055b6:	47b8      	blx	r7
 80055b8:	3001      	adds	r0, #1
 80055ba:	f43f ae56 	beq.w	800526a <_printf_float+0xb6>
 80055be:	f108 0801 	add.w	r8, r8, #1
 80055c2:	45d0      	cmp	r8, sl
 80055c4:	dbf3      	blt.n	80055ae <_printf_float+0x3fa>
 80055c6:	464b      	mov	r3, r9
 80055c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80055cc:	e6df      	b.n	800538e <_printf_float+0x1da>
 80055ce:	f04f 0800 	mov.w	r8, #0
 80055d2:	f104 0b1a 	add.w	fp, r4, #26
 80055d6:	e7f4      	b.n	80055c2 <_printf_float+0x40e>
 80055d8:	2301      	movs	r3, #1
 80055da:	4642      	mov	r2, r8
 80055dc:	e7e1      	b.n	80055a2 <_printf_float+0x3ee>
 80055de:	2301      	movs	r3, #1
 80055e0:	464a      	mov	r2, r9
 80055e2:	4631      	mov	r1, r6
 80055e4:	4628      	mov	r0, r5
 80055e6:	47b8      	blx	r7
 80055e8:	3001      	adds	r0, #1
 80055ea:	f43f ae3e 	beq.w	800526a <_printf_float+0xb6>
 80055ee:	f108 0801 	add.w	r8, r8, #1
 80055f2:	68e3      	ldr	r3, [r4, #12]
 80055f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80055f6:	1a5b      	subs	r3, r3, r1
 80055f8:	4543      	cmp	r3, r8
 80055fa:	dcf0      	bgt.n	80055de <_printf_float+0x42a>
 80055fc:	e6fc      	b.n	80053f8 <_printf_float+0x244>
 80055fe:	f04f 0800 	mov.w	r8, #0
 8005602:	f104 0919 	add.w	r9, r4, #25
 8005606:	e7f4      	b.n	80055f2 <_printf_float+0x43e>

08005608 <_printf_common>:
 8005608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800560c:	4616      	mov	r6, r2
 800560e:	4698      	mov	r8, r3
 8005610:	688a      	ldr	r2, [r1, #8]
 8005612:	690b      	ldr	r3, [r1, #16]
 8005614:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005618:	4293      	cmp	r3, r2
 800561a:	bfb8      	it	lt
 800561c:	4613      	movlt	r3, r2
 800561e:	6033      	str	r3, [r6, #0]
 8005620:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005624:	4607      	mov	r7, r0
 8005626:	460c      	mov	r4, r1
 8005628:	b10a      	cbz	r2, 800562e <_printf_common+0x26>
 800562a:	3301      	adds	r3, #1
 800562c:	6033      	str	r3, [r6, #0]
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	0699      	lsls	r1, r3, #26
 8005632:	bf42      	ittt	mi
 8005634:	6833      	ldrmi	r3, [r6, #0]
 8005636:	3302      	addmi	r3, #2
 8005638:	6033      	strmi	r3, [r6, #0]
 800563a:	6825      	ldr	r5, [r4, #0]
 800563c:	f015 0506 	ands.w	r5, r5, #6
 8005640:	d106      	bne.n	8005650 <_printf_common+0x48>
 8005642:	f104 0a19 	add.w	sl, r4, #25
 8005646:	68e3      	ldr	r3, [r4, #12]
 8005648:	6832      	ldr	r2, [r6, #0]
 800564a:	1a9b      	subs	r3, r3, r2
 800564c:	42ab      	cmp	r3, r5
 800564e:	dc26      	bgt.n	800569e <_printf_common+0x96>
 8005650:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	3b00      	subs	r3, #0
 8005658:	bf18      	it	ne
 800565a:	2301      	movne	r3, #1
 800565c:	0692      	lsls	r2, r2, #26
 800565e:	d42b      	bmi.n	80056b8 <_printf_common+0xb0>
 8005660:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005664:	4641      	mov	r1, r8
 8005666:	4638      	mov	r0, r7
 8005668:	47c8      	blx	r9
 800566a:	3001      	adds	r0, #1
 800566c:	d01e      	beq.n	80056ac <_printf_common+0xa4>
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	6922      	ldr	r2, [r4, #16]
 8005672:	f003 0306 	and.w	r3, r3, #6
 8005676:	2b04      	cmp	r3, #4
 8005678:	bf02      	ittt	eq
 800567a:	68e5      	ldreq	r5, [r4, #12]
 800567c:	6833      	ldreq	r3, [r6, #0]
 800567e:	1aed      	subeq	r5, r5, r3
 8005680:	68a3      	ldr	r3, [r4, #8]
 8005682:	bf0c      	ite	eq
 8005684:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005688:	2500      	movne	r5, #0
 800568a:	4293      	cmp	r3, r2
 800568c:	bfc4      	itt	gt
 800568e:	1a9b      	subgt	r3, r3, r2
 8005690:	18ed      	addgt	r5, r5, r3
 8005692:	2600      	movs	r6, #0
 8005694:	341a      	adds	r4, #26
 8005696:	42b5      	cmp	r5, r6
 8005698:	d11a      	bne.n	80056d0 <_printf_common+0xc8>
 800569a:	2000      	movs	r0, #0
 800569c:	e008      	b.n	80056b0 <_printf_common+0xa8>
 800569e:	2301      	movs	r3, #1
 80056a0:	4652      	mov	r2, sl
 80056a2:	4641      	mov	r1, r8
 80056a4:	4638      	mov	r0, r7
 80056a6:	47c8      	blx	r9
 80056a8:	3001      	adds	r0, #1
 80056aa:	d103      	bne.n	80056b4 <_printf_common+0xac>
 80056ac:	f04f 30ff 	mov.w	r0, #4294967295
 80056b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b4:	3501      	adds	r5, #1
 80056b6:	e7c6      	b.n	8005646 <_printf_common+0x3e>
 80056b8:	18e1      	adds	r1, r4, r3
 80056ba:	1c5a      	adds	r2, r3, #1
 80056bc:	2030      	movs	r0, #48	@ 0x30
 80056be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056c2:	4422      	add	r2, r4
 80056c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056cc:	3302      	adds	r3, #2
 80056ce:	e7c7      	b.n	8005660 <_printf_common+0x58>
 80056d0:	2301      	movs	r3, #1
 80056d2:	4622      	mov	r2, r4
 80056d4:	4641      	mov	r1, r8
 80056d6:	4638      	mov	r0, r7
 80056d8:	47c8      	blx	r9
 80056da:	3001      	adds	r0, #1
 80056dc:	d0e6      	beq.n	80056ac <_printf_common+0xa4>
 80056de:	3601      	adds	r6, #1
 80056e0:	e7d9      	b.n	8005696 <_printf_common+0x8e>
	...

080056e4 <_printf_i>:
 80056e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056e8:	7e0f      	ldrb	r7, [r1, #24]
 80056ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056ec:	2f78      	cmp	r7, #120	@ 0x78
 80056ee:	4691      	mov	r9, r2
 80056f0:	4680      	mov	r8, r0
 80056f2:	460c      	mov	r4, r1
 80056f4:	469a      	mov	sl, r3
 80056f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80056fa:	d807      	bhi.n	800570c <_printf_i+0x28>
 80056fc:	2f62      	cmp	r7, #98	@ 0x62
 80056fe:	d80a      	bhi.n	8005716 <_printf_i+0x32>
 8005700:	2f00      	cmp	r7, #0
 8005702:	f000 80d1 	beq.w	80058a8 <_printf_i+0x1c4>
 8005706:	2f58      	cmp	r7, #88	@ 0x58
 8005708:	f000 80b8 	beq.w	800587c <_printf_i+0x198>
 800570c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005710:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005714:	e03a      	b.n	800578c <_printf_i+0xa8>
 8005716:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800571a:	2b15      	cmp	r3, #21
 800571c:	d8f6      	bhi.n	800570c <_printf_i+0x28>
 800571e:	a101      	add	r1, pc, #4	@ (adr r1, 8005724 <_printf_i+0x40>)
 8005720:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005724:	0800577d 	.word	0x0800577d
 8005728:	08005791 	.word	0x08005791
 800572c:	0800570d 	.word	0x0800570d
 8005730:	0800570d 	.word	0x0800570d
 8005734:	0800570d 	.word	0x0800570d
 8005738:	0800570d 	.word	0x0800570d
 800573c:	08005791 	.word	0x08005791
 8005740:	0800570d 	.word	0x0800570d
 8005744:	0800570d 	.word	0x0800570d
 8005748:	0800570d 	.word	0x0800570d
 800574c:	0800570d 	.word	0x0800570d
 8005750:	0800588f 	.word	0x0800588f
 8005754:	080057bb 	.word	0x080057bb
 8005758:	08005849 	.word	0x08005849
 800575c:	0800570d 	.word	0x0800570d
 8005760:	0800570d 	.word	0x0800570d
 8005764:	080058b1 	.word	0x080058b1
 8005768:	0800570d 	.word	0x0800570d
 800576c:	080057bb 	.word	0x080057bb
 8005770:	0800570d 	.word	0x0800570d
 8005774:	0800570d 	.word	0x0800570d
 8005778:	08005851 	.word	0x08005851
 800577c:	6833      	ldr	r3, [r6, #0]
 800577e:	1d1a      	adds	r2, r3, #4
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6032      	str	r2, [r6, #0]
 8005784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005788:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800578c:	2301      	movs	r3, #1
 800578e:	e09c      	b.n	80058ca <_printf_i+0x1e6>
 8005790:	6833      	ldr	r3, [r6, #0]
 8005792:	6820      	ldr	r0, [r4, #0]
 8005794:	1d19      	adds	r1, r3, #4
 8005796:	6031      	str	r1, [r6, #0]
 8005798:	0606      	lsls	r6, r0, #24
 800579a:	d501      	bpl.n	80057a0 <_printf_i+0xbc>
 800579c:	681d      	ldr	r5, [r3, #0]
 800579e:	e003      	b.n	80057a8 <_printf_i+0xc4>
 80057a0:	0645      	lsls	r5, r0, #25
 80057a2:	d5fb      	bpl.n	800579c <_printf_i+0xb8>
 80057a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80057a8:	2d00      	cmp	r5, #0
 80057aa:	da03      	bge.n	80057b4 <_printf_i+0xd0>
 80057ac:	232d      	movs	r3, #45	@ 0x2d
 80057ae:	426d      	negs	r5, r5
 80057b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057b4:	4858      	ldr	r0, [pc, #352]	@ (8005918 <_printf_i+0x234>)
 80057b6:	230a      	movs	r3, #10
 80057b8:	e011      	b.n	80057de <_printf_i+0xfa>
 80057ba:	6821      	ldr	r1, [r4, #0]
 80057bc:	6833      	ldr	r3, [r6, #0]
 80057be:	0608      	lsls	r0, r1, #24
 80057c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80057c4:	d402      	bmi.n	80057cc <_printf_i+0xe8>
 80057c6:	0649      	lsls	r1, r1, #25
 80057c8:	bf48      	it	mi
 80057ca:	b2ad      	uxthmi	r5, r5
 80057cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80057ce:	4852      	ldr	r0, [pc, #328]	@ (8005918 <_printf_i+0x234>)
 80057d0:	6033      	str	r3, [r6, #0]
 80057d2:	bf14      	ite	ne
 80057d4:	230a      	movne	r3, #10
 80057d6:	2308      	moveq	r3, #8
 80057d8:	2100      	movs	r1, #0
 80057da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057de:	6866      	ldr	r6, [r4, #4]
 80057e0:	60a6      	str	r6, [r4, #8]
 80057e2:	2e00      	cmp	r6, #0
 80057e4:	db05      	blt.n	80057f2 <_printf_i+0x10e>
 80057e6:	6821      	ldr	r1, [r4, #0]
 80057e8:	432e      	orrs	r6, r5
 80057ea:	f021 0104 	bic.w	r1, r1, #4
 80057ee:	6021      	str	r1, [r4, #0]
 80057f0:	d04b      	beq.n	800588a <_printf_i+0x1a6>
 80057f2:	4616      	mov	r6, r2
 80057f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80057f8:	fb03 5711 	mls	r7, r3, r1, r5
 80057fc:	5dc7      	ldrb	r7, [r0, r7]
 80057fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005802:	462f      	mov	r7, r5
 8005804:	42bb      	cmp	r3, r7
 8005806:	460d      	mov	r5, r1
 8005808:	d9f4      	bls.n	80057f4 <_printf_i+0x110>
 800580a:	2b08      	cmp	r3, #8
 800580c:	d10b      	bne.n	8005826 <_printf_i+0x142>
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	07df      	lsls	r7, r3, #31
 8005812:	d508      	bpl.n	8005826 <_printf_i+0x142>
 8005814:	6923      	ldr	r3, [r4, #16]
 8005816:	6861      	ldr	r1, [r4, #4]
 8005818:	4299      	cmp	r1, r3
 800581a:	bfde      	ittt	le
 800581c:	2330      	movle	r3, #48	@ 0x30
 800581e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005822:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005826:	1b92      	subs	r2, r2, r6
 8005828:	6122      	str	r2, [r4, #16]
 800582a:	f8cd a000 	str.w	sl, [sp]
 800582e:	464b      	mov	r3, r9
 8005830:	aa03      	add	r2, sp, #12
 8005832:	4621      	mov	r1, r4
 8005834:	4640      	mov	r0, r8
 8005836:	f7ff fee7 	bl	8005608 <_printf_common>
 800583a:	3001      	adds	r0, #1
 800583c:	d14a      	bne.n	80058d4 <_printf_i+0x1f0>
 800583e:	f04f 30ff 	mov.w	r0, #4294967295
 8005842:	b004      	add	sp, #16
 8005844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	f043 0320 	orr.w	r3, r3, #32
 800584e:	6023      	str	r3, [r4, #0]
 8005850:	4832      	ldr	r0, [pc, #200]	@ (800591c <_printf_i+0x238>)
 8005852:	2778      	movs	r7, #120	@ 0x78
 8005854:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005858:	6823      	ldr	r3, [r4, #0]
 800585a:	6831      	ldr	r1, [r6, #0]
 800585c:	061f      	lsls	r7, r3, #24
 800585e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005862:	d402      	bmi.n	800586a <_printf_i+0x186>
 8005864:	065f      	lsls	r7, r3, #25
 8005866:	bf48      	it	mi
 8005868:	b2ad      	uxthmi	r5, r5
 800586a:	6031      	str	r1, [r6, #0]
 800586c:	07d9      	lsls	r1, r3, #31
 800586e:	bf44      	itt	mi
 8005870:	f043 0320 	orrmi.w	r3, r3, #32
 8005874:	6023      	strmi	r3, [r4, #0]
 8005876:	b11d      	cbz	r5, 8005880 <_printf_i+0x19c>
 8005878:	2310      	movs	r3, #16
 800587a:	e7ad      	b.n	80057d8 <_printf_i+0xf4>
 800587c:	4826      	ldr	r0, [pc, #152]	@ (8005918 <_printf_i+0x234>)
 800587e:	e7e9      	b.n	8005854 <_printf_i+0x170>
 8005880:	6823      	ldr	r3, [r4, #0]
 8005882:	f023 0320 	bic.w	r3, r3, #32
 8005886:	6023      	str	r3, [r4, #0]
 8005888:	e7f6      	b.n	8005878 <_printf_i+0x194>
 800588a:	4616      	mov	r6, r2
 800588c:	e7bd      	b.n	800580a <_printf_i+0x126>
 800588e:	6833      	ldr	r3, [r6, #0]
 8005890:	6825      	ldr	r5, [r4, #0]
 8005892:	6961      	ldr	r1, [r4, #20]
 8005894:	1d18      	adds	r0, r3, #4
 8005896:	6030      	str	r0, [r6, #0]
 8005898:	062e      	lsls	r6, r5, #24
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	d501      	bpl.n	80058a2 <_printf_i+0x1be>
 800589e:	6019      	str	r1, [r3, #0]
 80058a0:	e002      	b.n	80058a8 <_printf_i+0x1c4>
 80058a2:	0668      	lsls	r0, r5, #25
 80058a4:	d5fb      	bpl.n	800589e <_printf_i+0x1ba>
 80058a6:	8019      	strh	r1, [r3, #0]
 80058a8:	2300      	movs	r3, #0
 80058aa:	6123      	str	r3, [r4, #16]
 80058ac:	4616      	mov	r6, r2
 80058ae:	e7bc      	b.n	800582a <_printf_i+0x146>
 80058b0:	6833      	ldr	r3, [r6, #0]
 80058b2:	1d1a      	adds	r2, r3, #4
 80058b4:	6032      	str	r2, [r6, #0]
 80058b6:	681e      	ldr	r6, [r3, #0]
 80058b8:	6862      	ldr	r2, [r4, #4]
 80058ba:	2100      	movs	r1, #0
 80058bc:	4630      	mov	r0, r6
 80058be:	f7fa fcaf 	bl	8000220 <memchr>
 80058c2:	b108      	cbz	r0, 80058c8 <_printf_i+0x1e4>
 80058c4:	1b80      	subs	r0, r0, r6
 80058c6:	6060      	str	r0, [r4, #4]
 80058c8:	6863      	ldr	r3, [r4, #4]
 80058ca:	6123      	str	r3, [r4, #16]
 80058cc:	2300      	movs	r3, #0
 80058ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058d2:	e7aa      	b.n	800582a <_printf_i+0x146>
 80058d4:	6923      	ldr	r3, [r4, #16]
 80058d6:	4632      	mov	r2, r6
 80058d8:	4649      	mov	r1, r9
 80058da:	4640      	mov	r0, r8
 80058dc:	47d0      	blx	sl
 80058de:	3001      	adds	r0, #1
 80058e0:	d0ad      	beq.n	800583e <_printf_i+0x15a>
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	079b      	lsls	r3, r3, #30
 80058e6:	d413      	bmi.n	8005910 <_printf_i+0x22c>
 80058e8:	68e0      	ldr	r0, [r4, #12]
 80058ea:	9b03      	ldr	r3, [sp, #12]
 80058ec:	4298      	cmp	r0, r3
 80058ee:	bfb8      	it	lt
 80058f0:	4618      	movlt	r0, r3
 80058f2:	e7a6      	b.n	8005842 <_printf_i+0x15e>
 80058f4:	2301      	movs	r3, #1
 80058f6:	4632      	mov	r2, r6
 80058f8:	4649      	mov	r1, r9
 80058fa:	4640      	mov	r0, r8
 80058fc:	47d0      	blx	sl
 80058fe:	3001      	adds	r0, #1
 8005900:	d09d      	beq.n	800583e <_printf_i+0x15a>
 8005902:	3501      	adds	r5, #1
 8005904:	68e3      	ldr	r3, [r4, #12]
 8005906:	9903      	ldr	r1, [sp, #12]
 8005908:	1a5b      	subs	r3, r3, r1
 800590a:	42ab      	cmp	r3, r5
 800590c:	dcf2      	bgt.n	80058f4 <_printf_i+0x210>
 800590e:	e7eb      	b.n	80058e8 <_printf_i+0x204>
 8005910:	2500      	movs	r5, #0
 8005912:	f104 0619 	add.w	r6, r4, #25
 8005916:	e7f5      	b.n	8005904 <_printf_i+0x220>
 8005918:	08008152 	.word	0x08008152
 800591c:	08008163 	.word	0x08008163

08005920 <std>:
 8005920:	2300      	movs	r3, #0
 8005922:	b510      	push	{r4, lr}
 8005924:	4604      	mov	r4, r0
 8005926:	e9c0 3300 	strd	r3, r3, [r0]
 800592a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800592e:	6083      	str	r3, [r0, #8]
 8005930:	8181      	strh	r1, [r0, #12]
 8005932:	6643      	str	r3, [r0, #100]	@ 0x64
 8005934:	81c2      	strh	r2, [r0, #14]
 8005936:	6183      	str	r3, [r0, #24]
 8005938:	4619      	mov	r1, r3
 800593a:	2208      	movs	r2, #8
 800593c:	305c      	adds	r0, #92	@ 0x5c
 800593e:	f000 f94c 	bl	8005bda <memset>
 8005942:	4b0d      	ldr	r3, [pc, #52]	@ (8005978 <std+0x58>)
 8005944:	6263      	str	r3, [r4, #36]	@ 0x24
 8005946:	4b0d      	ldr	r3, [pc, #52]	@ (800597c <std+0x5c>)
 8005948:	62a3      	str	r3, [r4, #40]	@ 0x28
 800594a:	4b0d      	ldr	r3, [pc, #52]	@ (8005980 <std+0x60>)
 800594c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800594e:	4b0d      	ldr	r3, [pc, #52]	@ (8005984 <std+0x64>)
 8005950:	6323      	str	r3, [r4, #48]	@ 0x30
 8005952:	4b0d      	ldr	r3, [pc, #52]	@ (8005988 <std+0x68>)
 8005954:	6224      	str	r4, [r4, #32]
 8005956:	429c      	cmp	r4, r3
 8005958:	d006      	beq.n	8005968 <std+0x48>
 800595a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800595e:	4294      	cmp	r4, r2
 8005960:	d002      	beq.n	8005968 <std+0x48>
 8005962:	33d0      	adds	r3, #208	@ 0xd0
 8005964:	429c      	cmp	r4, r3
 8005966:	d105      	bne.n	8005974 <std+0x54>
 8005968:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800596c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005970:	f000 b9b0 	b.w	8005cd4 <__retarget_lock_init_recursive>
 8005974:	bd10      	pop	{r4, pc}
 8005976:	bf00      	nop
 8005978:	08005b55 	.word	0x08005b55
 800597c:	08005b77 	.word	0x08005b77
 8005980:	08005baf 	.word	0x08005baf
 8005984:	08005bd3 	.word	0x08005bd3
 8005988:	20000444 	.word	0x20000444

0800598c <stdio_exit_handler>:
 800598c:	4a02      	ldr	r2, [pc, #8]	@ (8005998 <stdio_exit_handler+0xc>)
 800598e:	4903      	ldr	r1, [pc, #12]	@ (800599c <stdio_exit_handler+0x10>)
 8005990:	4803      	ldr	r0, [pc, #12]	@ (80059a0 <stdio_exit_handler+0x14>)
 8005992:	f000 b869 	b.w	8005a68 <_fwalk_sglue>
 8005996:	bf00      	nop
 8005998:	200000bc 	.word	0x200000bc
 800599c:	080078f9 	.word	0x080078f9
 80059a0:	200000cc 	.word	0x200000cc

080059a4 <cleanup_stdio>:
 80059a4:	6841      	ldr	r1, [r0, #4]
 80059a6:	4b0c      	ldr	r3, [pc, #48]	@ (80059d8 <cleanup_stdio+0x34>)
 80059a8:	4299      	cmp	r1, r3
 80059aa:	b510      	push	{r4, lr}
 80059ac:	4604      	mov	r4, r0
 80059ae:	d001      	beq.n	80059b4 <cleanup_stdio+0x10>
 80059b0:	f001 ffa2 	bl	80078f8 <_fflush_r>
 80059b4:	68a1      	ldr	r1, [r4, #8]
 80059b6:	4b09      	ldr	r3, [pc, #36]	@ (80059dc <cleanup_stdio+0x38>)
 80059b8:	4299      	cmp	r1, r3
 80059ba:	d002      	beq.n	80059c2 <cleanup_stdio+0x1e>
 80059bc:	4620      	mov	r0, r4
 80059be:	f001 ff9b 	bl	80078f8 <_fflush_r>
 80059c2:	68e1      	ldr	r1, [r4, #12]
 80059c4:	4b06      	ldr	r3, [pc, #24]	@ (80059e0 <cleanup_stdio+0x3c>)
 80059c6:	4299      	cmp	r1, r3
 80059c8:	d004      	beq.n	80059d4 <cleanup_stdio+0x30>
 80059ca:	4620      	mov	r0, r4
 80059cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059d0:	f001 bf92 	b.w	80078f8 <_fflush_r>
 80059d4:	bd10      	pop	{r4, pc}
 80059d6:	bf00      	nop
 80059d8:	20000444 	.word	0x20000444
 80059dc:	200004ac 	.word	0x200004ac
 80059e0:	20000514 	.word	0x20000514

080059e4 <global_stdio_init.part.0>:
 80059e4:	b510      	push	{r4, lr}
 80059e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005a14 <global_stdio_init.part.0+0x30>)
 80059e8:	4c0b      	ldr	r4, [pc, #44]	@ (8005a18 <global_stdio_init.part.0+0x34>)
 80059ea:	4a0c      	ldr	r2, [pc, #48]	@ (8005a1c <global_stdio_init.part.0+0x38>)
 80059ec:	601a      	str	r2, [r3, #0]
 80059ee:	4620      	mov	r0, r4
 80059f0:	2200      	movs	r2, #0
 80059f2:	2104      	movs	r1, #4
 80059f4:	f7ff ff94 	bl	8005920 <std>
 80059f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059fc:	2201      	movs	r2, #1
 80059fe:	2109      	movs	r1, #9
 8005a00:	f7ff ff8e 	bl	8005920 <std>
 8005a04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a08:	2202      	movs	r2, #2
 8005a0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a0e:	2112      	movs	r1, #18
 8005a10:	f7ff bf86 	b.w	8005920 <std>
 8005a14:	2000057c 	.word	0x2000057c
 8005a18:	20000444 	.word	0x20000444
 8005a1c:	0800598d 	.word	0x0800598d

08005a20 <__sfp_lock_acquire>:
 8005a20:	4801      	ldr	r0, [pc, #4]	@ (8005a28 <__sfp_lock_acquire+0x8>)
 8005a22:	f000 b958 	b.w	8005cd6 <__retarget_lock_acquire_recursive>
 8005a26:	bf00      	nop
 8005a28:	20000585 	.word	0x20000585

08005a2c <__sfp_lock_release>:
 8005a2c:	4801      	ldr	r0, [pc, #4]	@ (8005a34 <__sfp_lock_release+0x8>)
 8005a2e:	f000 b953 	b.w	8005cd8 <__retarget_lock_release_recursive>
 8005a32:	bf00      	nop
 8005a34:	20000585 	.word	0x20000585

08005a38 <__sinit>:
 8005a38:	b510      	push	{r4, lr}
 8005a3a:	4604      	mov	r4, r0
 8005a3c:	f7ff fff0 	bl	8005a20 <__sfp_lock_acquire>
 8005a40:	6a23      	ldr	r3, [r4, #32]
 8005a42:	b11b      	cbz	r3, 8005a4c <__sinit+0x14>
 8005a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a48:	f7ff bff0 	b.w	8005a2c <__sfp_lock_release>
 8005a4c:	4b04      	ldr	r3, [pc, #16]	@ (8005a60 <__sinit+0x28>)
 8005a4e:	6223      	str	r3, [r4, #32]
 8005a50:	4b04      	ldr	r3, [pc, #16]	@ (8005a64 <__sinit+0x2c>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1f5      	bne.n	8005a44 <__sinit+0xc>
 8005a58:	f7ff ffc4 	bl	80059e4 <global_stdio_init.part.0>
 8005a5c:	e7f2      	b.n	8005a44 <__sinit+0xc>
 8005a5e:	bf00      	nop
 8005a60:	080059a5 	.word	0x080059a5
 8005a64:	2000057c 	.word	0x2000057c

08005a68 <_fwalk_sglue>:
 8005a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a6c:	4607      	mov	r7, r0
 8005a6e:	4688      	mov	r8, r1
 8005a70:	4614      	mov	r4, r2
 8005a72:	2600      	movs	r6, #0
 8005a74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a78:	f1b9 0901 	subs.w	r9, r9, #1
 8005a7c:	d505      	bpl.n	8005a8a <_fwalk_sglue+0x22>
 8005a7e:	6824      	ldr	r4, [r4, #0]
 8005a80:	2c00      	cmp	r4, #0
 8005a82:	d1f7      	bne.n	8005a74 <_fwalk_sglue+0xc>
 8005a84:	4630      	mov	r0, r6
 8005a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a8a:	89ab      	ldrh	r3, [r5, #12]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d907      	bls.n	8005aa0 <_fwalk_sglue+0x38>
 8005a90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a94:	3301      	adds	r3, #1
 8005a96:	d003      	beq.n	8005aa0 <_fwalk_sglue+0x38>
 8005a98:	4629      	mov	r1, r5
 8005a9a:	4638      	mov	r0, r7
 8005a9c:	47c0      	blx	r8
 8005a9e:	4306      	orrs	r6, r0
 8005aa0:	3568      	adds	r5, #104	@ 0x68
 8005aa2:	e7e9      	b.n	8005a78 <_fwalk_sglue+0x10>

08005aa4 <sniprintf>:
 8005aa4:	b40c      	push	{r2, r3}
 8005aa6:	b530      	push	{r4, r5, lr}
 8005aa8:	4b18      	ldr	r3, [pc, #96]	@ (8005b0c <sniprintf+0x68>)
 8005aaa:	1e0c      	subs	r4, r1, #0
 8005aac:	681d      	ldr	r5, [r3, #0]
 8005aae:	b09d      	sub	sp, #116	@ 0x74
 8005ab0:	da08      	bge.n	8005ac4 <sniprintf+0x20>
 8005ab2:	238b      	movs	r3, #139	@ 0x8b
 8005ab4:	602b      	str	r3, [r5, #0]
 8005ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8005aba:	b01d      	add	sp, #116	@ 0x74
 8005abc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005ac0:	b002      	add	sp, #8
 8005ac2:	4770      	bx	lr
 8005ac4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005ac8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005acc:	f04f 0300 	mov.w	r3, #0
 8005ad0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005ad2:	bf14      	ite	ne
 8005ad4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005ad8:	4623      	moveq	r3, r4
 8005ada:	9304      	str	r3, [sp, #16]
 8005adc:	9307      	str	r3, [sp, #28]
 8005ade:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005ae2:	9002      	str	r0, [sp, #8]
 8005ae4:	9006      	str	r0, [sp, #24]
 8005ae6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005aea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005aec:	ab21      	add	r3, sp, #132	@ 0x84
 8005aee:	a902      	add	r1, sp, #8
 8005af0:	4628      	mov	r0, r5
 8005af2:	9301      	str	r3, [sp, #4]
 8005af4:	f001 fc3e 	bl	8007374 <_svfiprintf_r>
 8005af8:	1c43      	adds	r3, r0, #1
 8005afa:	bfbc      	itt	lt
 8005afc:	238b      	movlt	r3, #139	@ 0x8b
 8005afe:	602b      	strlt	r3, [r5, #0]
 8005b00:	2c00      	cmp	r4, #0
 8005b02:	d0da      	beq.n	8005aba <sniprintf+0x16>
 8005b04:	9b02      	ldr	r3, [sp, #8]
 8005b06:	2200      	movs	r2, #0
 8005b08:	701a      	strb	r2, [r3, #0]
 8005b0a:	e7d6      	b.n	8005aba <sniprintf+0x16>
 8005b0c:	200000c8 	.word	0x200000c8

08005b10 <siprintf>:
 8005b10:	b40e      	push	{r1, r2, r3}
 8005b12:	b510      	push	{r4, lr}
 8005b14:	b09d      	sub	sp, #116	@ 0x74
 8005b16:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005b18:	9002      	str	r0, [sp, #8]
 8005b1a:	9006      	str	r0, [sp, #24]
 8005b1c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b20:	480a      	ldr	r0, [pc, #40]	@ (8005b4c <siprintf+0x3c>)
 8005b22:	9107      	str	r1, [sp, #28]
 8005b24:	9104      	str	r1, [sp, #16]
 8005b26:	490a      	ldr	r1, [pc, #40]	@ (8005b50 <siprintf+0x40>)
 8005b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b2c:	9105      	str	r1, [sp, #20]
 8005b2e:	2400      	movs	r4, #0
 8005b30:	a902      	add	r1, sp, #8
 8005b32:	6800      	ldr	r0, [r0, #0]
 8005b34:	9301      	str	r3, [sp, #4]
 8005b36:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b38:	f001 fc1c 	bl	8007374 <_svfiprintf_r>
 8005b3c:	9b02      	ldr	r3, [sp, #8]
 8005b3e:	701c      	strb	r4, [r3, #0]
 8005b40:	b01d      	add	sp, #116	@ 0x74
 8005b42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b46:	b003      	add	sp, #12
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	200000c8 	.word	0x200000c8
 8005b50:	ffff0208 	.word	0xffff0208

08005b54 <__sread>:
 8005b54:	b510      	push	{r4, lr}
 8005b56:	460c      	mov	r4, r1
 8005b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5c:	f000 f86c 	bl	8005c38 <_read_r>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	bfab      	itete	ge
 8005b64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b66:	89a3      	ldrhlt	r3, [r4, #12]
 8005b68:	181b      	addge	r3, r3, r0
 8005b6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b6e:	bfac      	ite	ge
 8005b70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b72:	81a3      	strhlt	r3, [r4, #12]
 8005b74:	bd10      	pop	{r4, pc}

08005b76 <__swrite>:
 8005b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b7a:	461f      	mov	r7, r3
 8005b7c:	898b      	ldrh	r3, [r1, #12]
 8005b7e:	05db      	lsls	r3, r3, #23
 8005b80:	4605      	mov	r5, r0
 8005b82:	460c      	mov	r4, r1
 8005b84:	4616      	mov	r6, r2
 8005b86:	d505      	bpl.n	8005b94 <__swrite+0x1e>
 8005b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f000 f840 	bl	8005c14 <_lseek_r>
 8005b94:	89a3      	ldrh	r3, [r4, #12]
 8005b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b9e:	81a3      	strh	r3, [r4, #12]
 8005ba0:	4632      	mov	r2, r6
 8005ba2:	463b      	mov	r3, r7
 8005ba4:	4628      	mov	r0, r5
 8005ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005baa:	f000 b857 	b.w	8005c5c <_write_r>

08005bae <__sseek>:
 8005bae:	b510      	push	{r4, lr}
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bb6:	f000 f82d 	bl	8005c14 <_lseek_r>
 8005bba:	1c43      	adds	r3, r0, #1
 8005bbc:	89a3      	ldrh	r3, [r4, #12]
 8005bbe:	bf15      	itete	ne
 8005bc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bca:	81a3      	strheq	r3, [r4, #12]
 8005bcc:	bf18      	it	ne
 8005bce:	81a3      	strhne	r3, [r4, #12]
 8005bd0:	bd10      	pop	{r4, pc}

08005bd2 <__sclose>:
 8005bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bd6:	f000 b80d 	b.w	8005bf4 <_close_r>

08005bda <memset>:
 8005bda:	4402      	add	r2, r0
 8005bdc:	4603      	mov	r3, r0
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d100      	bne.n	8005be4 <memset+0xa>
 8005be2:	4770      	bx	lr
 8005be4:	f803 1b01 	strb.w	r1, [r3], #1
 8005be8:	e7f9      	b.n	8005bde <memset+0x4>
	...

08005bec <_localeconv_r>:
 8005bec:	4800      	ldr	r0, [pc, #0]	@ (8005bf0 <_localeconv_r+0x4>)
 8005bee:	4770      	bx	lr
 8005bf0:	20000208 	.word	0x20000208

08005bf4 <_close_r>:
 8005bf4:	b538      	push	{r3, r4, r5, lr}
 8005bf6:	4d06      	ldr	r5, [pc, #24]	@ (8005c10 <_close_r+0x1c>)
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	4604      	mov	r4, r0
 8005bfc:	4608      	mov	r0, r1
 8005bfe:	602b      	str	r3, [r5, #0]
 8005c00:	f7fc f895 	bl	8001d2e <_close>
 8005c04:	1c43      	adds	r3, r0, #1
 8005c06:	d102      	bne.n	8005c0e <_close_r+0x1a>
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	b103      	cbz	r3, 8005c0e <_close_r+0x1a>
 8005c0c:	6023      	str	r3, [r4, #0]
 8005c0e:	bd38      	pop	{r3, r4, r5, pc}
 8005c10:	20000580 	.word	0x20000580

08005c14 <_lseek_r>:
 8005c14:	b538      	push	{r3, r4, r5, lr}
 8005c16:	4d07      	ldr	r5, [pc, #28]	@ (8005c34 <_lseek_r+0x20>)
 8005c18:	4604      	mov	r4, r0
 8005c1a:	4608      	mov	r0, r1
 8005c1c:	4611      	mov	r1, r2
 8005c1e:	2200      	movs	r2, #0
 8005c20:	602a      	str	r2, [r5, #0]
 8005c22:	461a      	mov	r2, r3
 8005c24:	f7fc f8aa 	bl	8001d7c <_lseek>
 8005c28:	1c43      	adds	r3, r0, #1
 8005c2a:	d102      	bne.n	8005c32 <_lseek_r+0x1e>
 8005c2c:	682b      	ldr	r3, [r5, #0]
 8005c2e:	b103      	cbz	r3, 8005c32 <_lseek_r+0x1e>
 8005c30:	6023      	str	r3, [r4, #0]
 8005c32:	bd38      	pop	{r3, r4, r5, pc}
 8005c34:	20000580 	.word	0x20000580

08005c38 <_read_r>:
 8005c38:	b538      	push	{r3, r4, r5, lr}
 8005c3a:	4d07      	ldr	r5, [pc, #28]	@ (8005c58 <_read_r+0x20>)
 8005c3c:	4604      	mov	r4, r0
 8005c3e:	4608      	mov	r0, r1
 8005c40:	4611      	mov	r1, r2
 8005c42:	2200      	movs	r2, #0
 8005c44:	602a      	str	r2, [r5, #0]
 8005c46:	461a      	mov	r2, r3
 8005c48:	f7fc f838 	bl	8001cbc <_read>
 8005c4c:	1c43      	adds	r3, r0, #1
 8005c4e:	d102      	bne.n	8005c56 <_read_r+0x1e>
 8005c50:	682b      	ldr	r3, [r5, #0]
 8005c52:	b103      	cbz	r3, 8005c56 <_read_r+0x1e>
 8005c54:	6023      	str	r3, [r4, #0]
 8005c56:	bd38      	pop	{r3, r4, r5, pc}
 8005c58:	20000580 	.word	0x20000580

08005c5c <_write_r>:
 8005c5c:	b538      	push	{r3, r4, r5, lr}
 8005c5e:	4d07      	ldr	r5, [pc, #28]	@ (8005c7c <_write_r+0x20>)
 8005c60:	4604      	mov	r4, r0
 8005c62:	4608      	mov	r0, r1
 8005c64:	4611      	mov	r1, r2
 8005c66:	2200      	movs	r2, #0
 8005c68:	602a      	str	r2, [r5, #0]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f7fc f843 	bl	8001cf6 <_write>
 8005c70:	1c43      	adds	r3, r0, #1
 8005c72:	d102      	bne.n	8005c7a <_write_r+0x1e>
 8005c74:	682b      	ldr	r3, [r5, #0]
 8005c76:	b103      	cbz	r3, 8005c7a <_write_r+0x1e>
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	bd38      	pop	{r3, r4, r5, pc}
 8005c7c:	20000580 	.word	0x20000580

08005c80 <__errno>:
 8005c80:	4b01      	ldr	r3, [pc, #4]	@ (8005c88 <__errno+0x8>)
 8005c82:	6818      	ldr	r0, [r3, #0]
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	200000c8 	.word	0x200000c8

08005c8c <__libc_init_array>:
 8005c8c:	b570      	push	{r4, r5, r6, lr}
 8005c8e:	4d0d      	ldr	r5, [pc, #52]	@ (8005cc4 <__libc_init_array+0x38>)
 8005c90:	4c0d      	ldr	r4, [pc, #52]	@ (8005cc8 <__libc_init_array+0x3c>)
 8005c92:	1b64      	subs	r4, r4, r5
 8005c94:	10a4      	asrs	r4, r4, #2
 8005c96:	2600      	movs	r6, #0
 8005c98:	42a6      	cmp	r6, r4
 8005c9a:	d109      	bne.n	8005cb0 <__libc_init_array+0x24>
 8005c9c:	4d0b      	ldr	r5, [pc, #44]	@ (8005ccc <__libc_init_array+0x40>)
 8005c9e:	4c0c      	ldr	r4, [pc, #48]	@ (8005cd0 <__libc_init_array+0x44>)
 8005ca0:	f002 f868 	bl	8007d74 <_init>
 8005ca4:	1b64      	subs	r4, r4, r5
 8005ca6:	10a4      	asrs	r4, r4, #2
 8005ca8:	2600      	movs	r6, #0
 8005caa:	42a6      	cmp	r6, r4
 8005cac:	d105      	bne.n	8005cba <__libc_init_array+0x2e>
 8005cae:	bd70      	pop	{r4, r5, r6, pc}
 8005cb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb4:	4798      	blx	r3
 8005cb6:	3601      	adds	r6, #1
 8005cb8:	e7ee      	b.n	8005c98 <__libc_init_array+0xc>
 8005cba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cbe:	4798      	blx	r3
 8005cc0:	3601      	adds	r6, #1
 8005cc2:	e7f2      	b.n	8005caa <__libc_init_array+0x1e>
 8005cc4:	080084bc 	.word	0x080084bc
 8005cc8:	080084bc 	.word	0x080084bc
 8005ccc:	080084bc 	.word	0x080084bc
 8005cd0:	080084c0 	.word	0x080084c0

08005cd4 <__retarget_lock_init_recursive>:
 8005cd4:	4770      	bx	lr

08005cd6 <__retarget_lock_acquire_recursive>:
 8005cd6:	4770      	bx	lr

08005cd8 <__retarget_lock_release_recursive>:
 8005cd8:	4770      	bx	lr
	...

08005cdc <__assert_func>:
 8005cdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005cde:	4614      	mov	r4, r2
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	4b09      	ldr	r3, [pc, #36]	@ (8005d08 <__assert_func+0x2c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4605      	mov	r5, r0
 8005ce8:	68d8      	ldr	r0, [r3, #12]
 8005cea:	b14c      	cbz	r4, 8005d00 <__assert_func+0x24>
 8005cec:	4b07      	ldr	r3, [pc, #28]	@ (8005d0c <__assert_func+0x30>)
 8005cee:	9100      	str	r1, [sp, #0]
 8005cf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005cf4:	4906      	ldr	r1, [pc, #24]	@ (8005d10 <__assert_func+0x34>)
 8005cf6:	462b      	mov	r3, r5
 8005cf8:	f001 fe26 	bl	8007948 <fiprintf>
 8005cfc:	f001 ff02 	bl	8007b04 <abort>
 8005d00:	4b04      	ldr	r3, [pc, #16]	@ (8005d14 <__assert_func+0x38>)
 8005d02:	461c      	mov	r4, r3
 8005d04:	e7f3      	b.n	8005cee <__assert_func+0x12>
 8005d06:	bf00      	nop
 8005d08:	200000c8 	.word	0x200000c8
 8005d0c:	08008174 	.word	0x08008174
 8005d10:	08008181 	.word	0x08008181
 8005d14:	080081af 	.word	0x080081af

08005d18 <quorem>:
 8005d18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d1c:	6903      	ldr	r3, [r0, #16]
 8005d1e:	690c      	ldr	r4, [r1, #16]
 8005d20:	42a3      	cmp	r3, r4
 8005d22:	4607      	mov	r7, r0
 8005d24:	db7e      	blt.n	8005e24 <quorem+0x10c>
 8005d26:	3c01      	subs	r4, #1
 8005d28:	f101 0814 	add.w	r8, r1, #20
 8005d2c:	00a3      	lsls	r3, r4, #2
 8005d2e:	f100 0514 	add.w	r5, r0, #20
 8005d32:	9300      	str	r3, [sp, #0]
 8005d34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d42:	3301      	adds	r3, #1
 8005d44:	429a      	cmp	r2, r3
 8005d46:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d4a:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d4e:	d32e      	bcc.n	8005dae <quorem+0x96>
 8005d50:	f04f 0a00 	mov.w	sl, #0
 8005d54:	46c4      	mov	ip, r8
 8005d56:	46ae      	mov	lr, r5
 8005d58:	46d3      	mov	fp, sl
 8005d5a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d5e:	b298      	uxth	r0, r3
 8005d60:	fb06 a000 	mla	r0, r6, r0, sl
 8005d64:	0c02      	lsrs	r2, r0, #16
 8005d66:	0c1b      	lsrs	r3, r3, #16
 8005d68:	fb06 2303 	mla	r3, r6, r3, r2
 8005d6c:	f8de 2000 	ldr.w	r2, [lr]
 8005d70:	b280      	uxth	r0, r0
 8005d72:	b292      	uxth	r2, r2
 8005d74:	1a12      	subs	r2, r2, r0
 8005d76:	445a      	add	r2, fp
 8005d78:	f8de 0000 	ldr.w	r0, [lr]
 8005d7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d86:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d8a:	b292      	uxth	r2, r2
 8005d8c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d90:	45e1      	cmp	r9, ip
 8005d92:	f84e 2b04 	str.w	r2, [lr], #4
 8005d96:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d9a:	d2de      	bcs.n	8005d5a <quorem+0x42>
 8005d9c:	9b00      	ldr	r3, [sp, #0]
 8005d9e:	58eb      	ldr	r3, [r5, r3]
 8005da0:	b92b      	cbnz	r3, 8005dae <quorem+0x96>
 8005da2:	9b01      	ldr	r3, [sp, #4]
 8005da4:	3b04      	subs	r3, #4
 8005da6:	429d      	cmp	r5, r3
 8005da8:	461a      	mov	r2, r3
 8005daa:	d32f      	bcc.n	8005e0c <quorem+0xf4>
 8005dac:	613c      	str	r4, [r7, #16]
 8005dae:	4638      	mov	r0, r7
 8005db0:	f001 f97c 	bl	80070ac <__mcmp>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	db25      	blt.n	8005e04 <quorem+0xec>
 8005db8:	4629      	mov	r1, r5
 8005dba:	2000      	movs	r0, #0
 8005dbc:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dc0:	f8d1 c000 	ldr.w	ip, [r1]
 8005dc4:	fa1f fe82 	uxth.w	lr, r2
 8005dc8:	fa1f f38c 	uxth.w	r3, ip
 8005dcc:	eba3 030e 	sub.w	r3, r3, lr
 8005dd0:	4403      	add	r3, r0
 8005dd2:	0c12      	lsrs	r2, r2, #16
 8005dd4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005dd8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005de2:	45c1      	cmp	r9, r8
 8005de4:	f841 3b04 	str.w	r3, [r1], #4
 8005de8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005dec:	d2e6      	bcs.n	8005dbc <quorem+0xa4>
 8005dee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005df2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005df6:	b922      	cbnz	r2, 8005e02 <quorem+0xea>
 8005df8:	3b04      	subs	r3, #4
 8005dfa:	429d      	cmp	r5, r3
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	d30b      	bcc.n	8005e18 <quorem+0x100>
 8005e00:	613c      	str	r4, [r7, #16]
 8005e02:	3601      	adds	r6, #1
 8005e04:	4630      	mov	r0, r6
 8005e06:	b003      	add	sp, #12
 8005e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e0c:	6812      	ldr	r2, [r2, #0]
 8005e0e:	3b04      	subs	r3, #4
 8005e10:	2a00      	cmp	r2, #0
 8005e12:	d1cb      	bne.n	8005dac <quorem+0x94>
 8005e14:	3c01      	subs	r4, #1
 8005e16:	e7c6      	b.n	8005da6 <quorem+0x8e>
 8005e18:	6812      	ldr	r2, [r2, #0]
 8005e1a:	3b04      	subs	r3, #4
 8005e1c:	2a00      	cmp	r2, #0
 8005e1e:	d1ef      	bne.n	8005e00 <quorem+0xe8>
 8005e20:	3c01      	subs	r4, #1
 8005e22:	e7ea      	b.n	8005dfa <quorem+0xe2>
 8005e24:	2000      	movs	r0, #0
 8005e26:	e7ee      	b.n	8005e06 <quorem+0xee>

08005e28 <_dtoa_r>:
 8005e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e2c:	69c7      	ldr	r7, [r0, #28]
 8005e2e:	b097      	sub	sp, #92	@ 0x5c
 8005e30:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005e34:	ec55 4b10 	vmov	r4, r5, d0
 8005e38:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005e3a:	9107      	str	r1, [sp, #28]
 8005e3c:	4681      	mov	r9, r0
 8005e3e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005e40:	9311      	str	r3, [sp, #68]	@ 0x44
 8005e42:	b97f      	cbnz	r7, 8005e64 <_dtoa_r+0x3c>
 8005e44:	2010      	movs	r0, #16
 8005e46:	f000 fe09 	bl	8006a5c <malloc>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005e50:	b920      	cbnz	r0, 8005e5c <_dtoa_r+0x34>
 8005e52:	4ba9      	ldr	r3, [pc, #676]	@ (80060f8 <_dtoa_r+0x2d0>)
 8005e54:	21ef      	movs	r1, #239	@ 0xef
 8005e56:	48a9      	ldr	r0, [pc, #676]	@ (80060fc <_dtoa_r+0x2d4>)
 8005e58:	f7ff ff40 	bl	8005cdc <__assert_func>
 8005e5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e60:	6007      	str	r7, [r0, #0]
 8005e62:	60c7      	str	r7, [r0, #12]
 8005e64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e68:	6819      	ldr	r1, [r3, #0]
 8005e6a:	b159      	cbz	r1, 8005e84 <_dtoa_r+0x5c>
 8005e6c:	685a      	ldr	r2, [r3, #4]
 8005e6e:	604a      	str	r2, [r1, #4]
 8005e70:	2301      	movs	r3, #1
 8005e72:	4093      	lsls	r3, r2
 8005e74:	608b      	str	r3, [r1, #8]
 8005e76:	4648      	mov	r0, r9
 8005e78:	f000 fee6 	bl	8006c48 <_Bfree>
 8005e7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e80:	2200      	movs	r2, #0
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	1e2b      	subs	r3, r5, #0
 8005e86:	bfb9      	ittee	lt
 8005e88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e8c:	9305      	strlt	r3, [sp, #20]
 8005e8e:	2300      	movge	r3, #0
 8005e90:	6033      	strge	r3, [r6, #0]
 8005e92:	9f05      	ldr	r7, [sp, #20]
 8005e94:	4b9a      	ldr	r3, [pc, #616]	@ (8006100 <_dtoa_r+0x2d8>)
 8005e96:	bfbc      	itt	lt
 8005e98:	2201      	movlt	r2, #1
 8005e9a:	6032      	strlt	r2, [r6, #0]
 8005e9c:	43bb      	bics	r3, r7
 8005e9e:	d112      	bne.n	8005ec6 <_dtoa_r+0x9e>
 8005ea0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005ea2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005ea6:	6013      	str	r3, [r2, #0]
 8005ea8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005eac:	4323      	orrs	r3, r4
 8005eae:	f000 855a 	beq.w	8006966 <_dtoa_r+0xb3e>
 8005eb2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005eb4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006114 <_dtoa_r+0x2ec>
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 855c 	beq.w	8006976 <_dtoa_r+0xb4e>
 8005ebe:	f10a 0303 	add.w	r3, sl, #3
 8005ec2:	f000 bd56 	b.w	8006972 <_dtoa_r+0xb4a>
 8005ec6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	ec51 0b17 	vmov	r0, r1, d7
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005ed6:	f7fa fe1f 	bl	8000b18 <__aeabi_dcmpeq>
 8005eda:	4680      	mov	r8, r0
 8005edc:	b158      	cbz	r0, 8005ef6 <_dtoa_r+0xce>
 8005ede:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ee6:	b113      	cbz	r3, 8005eee <_dtoa_r+0xc6>
 8005ee8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005eea:	4b86      	ldr	r3, [pc, #536]	@ (8006104 <_dtoa_r+0x2dc>)
 8005eec:	6013      	str	r3, [r2, #0]
 8005eee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006118 <_dtoa_r+0x2f0>
 8005ef2:	f000 bd40 	b.w	8006976 <_dtoa_r+0xb4e>
 8005ef6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005efa:	aa14      	add	r2, sp, #80	@ 0x50
 8005efc:	a915      	add	r1, sp, #84	@ 0x54
 8005efe:	4648      	mov	r0, r9
 8005f00:	f001 f984 	bl	800720c <__d2b>
 8005f04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005f08:	9002      	str	r0, [sp, #8]
 8005f0a:	2e00      	cmp	r6, #0
 8005f0c:	d078      	beq.n	8006000 <_dtoa_r+0x1d8>
 8005f0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f10:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005f1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005f28:	4619      	mov	r1, r3
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	4b76      	ldr	r3, [pc, #472]	@ (8006108 <_dtoa_r+0x2e0>)
 8005f2e:	f7fa f9d3 	bl	80002d8 <__aeabi_dsub>
 8005f32:	a36b      	add	r3, pc, #428	@ (adr r3, 80060e0 <_dtoa_r+0x2b8>)
 8005f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f38:	f7fa fb86 	bl	8000648 <__aeabi_dmul>
 8005f3c:	a36a      	add	r3, pc, #424	@ (adr r3, 80060e8 <_dtoa_r+0x2c0>)
 8005f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f42:	f7fa f9cb 	bl	80002dc <__adddf3>
 8005f46:	4604      	mov	r4, r0
 8005f48:	4630      	mov	r0, r6
 8005f4a:	460d      	mov	r5, r1
 8005f4c:	f7fa fb12 	bl	8000574 <__aeabi_i2d>
 8005f50:	a367      	add	r3, pc, #412	@ (adr r3, 80060f0 <_dtoa_r+0x2c8>)
 8005f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f56:	f7fa fb77 	bl	8000648 <__aeabi_dmul>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4620      	mov	r0, r4
 8005f60:	4629      	mov	r1, r5
 8005f62:	f7fa f9bb 	bl	80002dc <__adddf3>
 8005f66:	4604      	mov	r4, r0
 8005f68:	460d      	mov	r5, r1
 8005f6a:	f7fa fe1d 	bl	8000ba8 <__aeabi_d2iz>
 8005f6e:	2200      	movs	r2, #0
 8005f70:	4607      	mov	r7, r0
 8005f72:	2300      	movs	r3, #0
 8005f74:	4620      	mov	r0, r4
 8005f76:	4629      	mov	r1, r5
 8005f78:	f7fa fdd8 	bl	8000b2c <__aeabi_dcmplt>
 8005f7c:	b140      	cbz	r0, 8005f90 <_dtoa_r+0x168>
 8005f7e:	4638      	mov	r0, r7
 8005f80:	f7fa faf8 	bl	8000574 <__aeabi_i2d>
 8005f84:	4622      	mov	r2, r4
 8005f86:	462b      	mov	r3, r5
 8005f88:	f7fa fdc6 	bl	8000b18 <__aeabi_dcmpeq>
 8005f8c:	b900      	cbnz	r0, 8005f90 <_dtoa_r+0x168>
 8005f8e:	3f01      	subs	r7, #1
 8005f90:	2f16      	cmp	r7, #22
 8005f92:	d852      	bhi.n	800603a <_dtoa_r+0x212>
 8005f94:	4b5d      	ldr	r3, [pc, #372]	@ (800610c <_dtoa_r+0x2e4>)
 8005f96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005fa2:	f7fa fdc3 	bl	8000b2c <__aeabi_dcmplt>
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	d049      	beq.n	800603e <_dtoa_r+0x216>
 8005faa:	3f01      	subs	r7, #1
 8005fac:	2300      	movs	r3, #0
 8005fae:	9310      	str	r3, [sp, #64]	@ 0x40
 8005fb0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fb2:	1b9b      	subs	r3, r3, r6
 8005fb4:	1e5a      	subs	r2, r3, #1
 8005fb6:	bf45      	ittet	mi
 8005fb8:	f1c3 0301 	rsbmi	r3, r3, #1
 8005fbc:	9300      	strmi	r3, [sp, #0]
 8005fbe:	2300      	movpl	r3, #0
 8005fc0:	2300      	movmi	r3, #0
 8005fc2:	9206      	str	r2, [sp, #24]
 8005fc4:	bf54      	ite	pl
 8005fc6:	9300      	strpl	r3, [sp, #0]
 8005fc8:	9306      	strmi	r3, [sp, #24]
 8005fca:	2f00      	cmp	r7, #0
 8005fcc:	db39      	blt.n	8006042 <_dtoa_r+0x21a>
 8005fce:	9b06      	ldr	r3, [sp, #24]
 8005fd0:	970d      	str	r7, [sp, #52]	@ 0x34
 8005fd2:	443b      	add	r3, r7
 8005fd4:	9306      	str	r3, [sp, #24]
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	9308      	str	r3, [sp, #32]
 8005fda:	9b07      	ldr	r3, [sp, #28]
 8005fdc:	2b09      	cmp	r3, #9
 8005fde:	d863      	bhi.n	80060a8 <_dtoa_r+0x280>
 8005fe0:	2b05      	cmp	r3, #5
 8005fe2:	bfc4      	itt	gt
 8005fe4:	3b04      	subgt	r3, #4
 8005fe6:	9307      	strgt	r3, [sp, #28]
 8005fe8:	9b07      	ldr	r3, [sp, #28]
 8005fea:	f1a3 0302 	sub.w	r3, r3, #2
 8005fee:	bfcc      	ite	gt
 8005ff0:	2400      	movgt	r4, #0
 8005ff2:	2401      	movle	r4, #1
 8005ff4:	2b03      	cmp	r3, #3
 8005ff6:	d863      	bhi.n	80060c0 <_dtoa_r+0x298>
 8005ff8:	e8df f003 	tbb	[pc, r3]
 8005ffc:	2b375452 	.word	0x2b375452
 8006000:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006004:	441e      	add	r6, r3
 8006006:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800600a:	2b20      	cmp	r3, #32
 800600c:	bfc1      	itttt	gt
 800600e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006012:	409f      	lslgt	r7, r3
 8006014:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006018:	fa24 f303 	lsrgt.w	r3, r4, r3
 800601c:	bfd6      	itet	le
 800601e:	f1c3 0320 	rsble	r3, r3, #32
 8006022:	ea47 0003 	orrgt.w	r0, r7, r3
 8006026:	fa04 f003 	lslle.w	r0, r4, r3
 800602a:	f7fa fa93 	bl	8000554 <__aeabi_ui2d>
 800602e:	2201      	movs	r2, #1
 8006030:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006034:	3e01      	subs	r6, #1
 8006036:	9212      	str	r2, [sp, #72]	@ 0x48
 8006038:	e776      	b.n	8005f28 <_dtoa_r+0x100>
 800603a:	2301      	movs	r3, #1
 800603c:	e7b7      	b.n	8005fae <_dtoa_r+0x186>
 800603e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006040:	e7b6      	b.n	8005fb0 <_dtoa_r+0x188>
 8006042:	9b00      	ldr	r3, [sp, #0]
 8006044:	1bdb      	subs	r3, r3, r7
 8006046:	9300      	str	r3, [sp, #0]
 8006048:	427b      	negs	r3, r7
 800604a:	9308      	str	r3, [sp, #32]
 800604c:	2300      	movs	r3, #0
 800604e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006050:	e7c3      	b.n	8005fda <_dtoa_r+0x1b2>
 8006052:	2301      	movs	r3, #1
 8006054:	9309      	str	r3, [sp, #36]	@ 0x24
 8006056:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006058:	eb07 0b03 	add.w	fp, r7, r3
 800605c:	f10b 0301 	add.w	r3, fp, #1
 8006060:	2b01      	cmp	r3, #1
 8006062:	9303      	str	r3, [sp, #12]
 8006064:	bfb8      	it	lt
 8006066:	2301      	movlt	r3, #1
 8006068:	e006      	b.n	8006078 <_dtoa_r+0x250>
 800606a:	2301      	movs	r3, #1
 800606c:	9309      	str	r3, [sp, #36]	@ 0x24
 800606e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006070:	2b00      	cmp	r3, #0
 8006072:	dd28      	ble.n	80060c6 <_dtoa_r+0x29e>
 8006074:	469b      	mov	fp, r3
 8006076:	9303      	str	r3, [sp, #12]
 8006078:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800607c:	2100      	movs	r1, #0
 800607e:	2204      	movs	r2, #4
 8006080:	f102 0514 	add.w	r5, r2, #20
 8006084:	429d      	cmp	r5, r3
 8006086:	d926      	bls.n	80060d6 <_dtoa_r+0x2ae>
 8006088:	6041      	str	r1, [r0, #4]
 800608a:	4648      	mov	r0, r9
 800608c:	f000 fd9c 	bl	8006bc8 <_Balloc>
 8006090:	4682      	mov	sl, r0
 8006092:	2800      	cmp	r0, #0
 8006094:	d142      	bne.n	800611c <_dtoa_r+0x2f4>
 8006096:	4b1e      	ldr	r3, [pc, #120]	@ (8006110 <_dtoa_r+0x2e8>)
 8006098:	4602      	mov	r2, r0
 800609a:	f240 11af 	movw	r1, #431	@ 0x1af
 800609e:	e6da      	b.n	8005e56 <_dtoa_r+0x2e>
 80060a0:	2300      	movs	r3, #0
 80060a2:	e7e3      	b.n	800606c <_dtoa_r+0x244>
 80060a4:	2300      	movs	r3, #0
 80060a6:	e7d5      	b.n	8006054 <_dtoa_r+0x22c>
 80060a8:	2401      	movs	r4, #1
 80060aa:	2300      	movs	r3, #0
 80060ac:	9307      	str	r3, [sp, #28]
 80060ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80060b0:	f04f 3bff 	mov.w	fp, #4294967295
 80060b4:	2200      	movs	r2, #0
 80060b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80060ba:	2312      	movs	r3, #18
 80060bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80060be:	e7db      	b.n	8006078 <_dtoa_r+0x250>
 80060c0:	2301      	movs	r3, #1
 80060c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80060c4:	e7f4      	b.n	80060b0 <_dtoa_r+0x288>
 80060c6:	f04f 0b01 	mov.w	fp, #1
 80060ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80060ce:	465b      	mov	r3, fp
 80060d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80060d4:	e7d0      	b.n	8006078 <_dtoa_r+0x250>
 80060d6:	3101      	adds	r1, #1
 80060d8:	0052      	lsls	r2, r2, #1
 80060da:	e7d1      	b.n	8006080 <_dtoa_r+0x258>
 80060dc:	f3af 8000 	nop.w
 80060e0:	636f4361 	.word	0x636f4361
 80060e4:	3fd287a7 	.word	0x3fd287a7
 80060e8:	8b60c8b3 	.word	0x8b60c8b3
 80060ec:	3fc68a28 	.word	0x3fc68a28
 80060f0:	509f79fb 	.word	0x509f79fb
 80060f4:	3fd34413 	.word	0x3fd34413
 80060f8:	080081bd 	.word	0x080081bd
 80060fc:	080081d4 	.word	0x080081d4
 8006100:	7ff00000 	.word	0x7ff00000
 8006104:	08008151 	.word	0x08008151
 8006108:	3ff80000 	.word	0x3ff80000
 800610c:	080082e8 	.word	0x080082e8
 8006110:	0800822c 	.word	0x0800822c
 8006114:	080081b9 	.word	0x080081b9
 8006118:	08008150 	.word	0x08008150
 800611c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006120:	6018      	str	r0, [r3, #0]
 8006122:	9b03      	ldr	r3, [sp, #12]
 8006124:	2b0e      	cmp	r3, #14
 8006126:	f200 80a1 	bhi.w	800626c <_dtoa_r+0x444>
 800612a:	2c00      	cmp	r4, #0
 800612c:	f000 809e 	beq.w	800626c <_dtoa_r+0x444>
 8006130:	2f00      	cmp	r7, #0
 8006132:	dd33      	ble.n	800619c <_dtoa_r+0x374>
 8006134:	4b9c      	ldr	r3, [pc, #624]	@ (80063a8 <_dtoa_r+0x580>)
 8006136:	f007 020f 	and.w	r2, r7, #15
 800613a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800613e:	ed93 7b00 	vldr	d7, [r3]
 8006142:	05f8      	lsls	r0, r7, #23
 8006144:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006148:	ea4f 1427 	mov.w	r4, r7, asr #4
 800614c:	d516      	bpl.n	800617c <_dtoa_r+0x354>
 800614e:	4b97      	ldr	r3, [pc, #604]	@ (80063ac <_dtoa_r+0x584>)
 8006150:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006154:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006158:	f7fa fba0 	bl	800089c <__aeabi_ddiv>
 800615c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006160:	f004 040f 	and.w	r4, r4, #15
 8006164:	2603      	movs	r6, #3
 8006166:	4d91      	ldr	r5, [pc, #580]	@ (80063ac <_dtoa_r+0x584>)
 8006168:	b954      	cbnz	r4, 8006180 <_dtoa_r+0x358>
 800616a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800616e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006172:	f7fa fb93 	bl	800089c <__aeabi_ddiv>
 8006176:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800617a:	e028      	b.n	80061ce <_dtoa_r+0x3a6>
 800617c:	2602      	movs	r6, #2
 800617e:	e7f2      	b.n	8006166 <_dtoa_r+0x33e>
 8006180:	07e1      	lsls	r1, r4, #31
 8006182:	d508      	bpl.n	8006196 <_dtoa_r+0x36e>
 8006184:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006188:	e9d5 2300 	ldrd	r2, r3, [r5]
 800618c:	f7fa fa5c 	bl	8000648 <__aeabi_dmul>
 8006190:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006194:	3601      	adds	r6, #1
 8006196:	1064      	asrs	r4, r4, #1
 8006198:	3508      	adds	r5, #8
 800619a:	e7e5      	b.n	8006168 <_dtoa_r+0x340>
 800619c:	f000 80af 	beq.w	80062fe <_dtoa_r+0x4d6>
 80061a0:	427c      	negs	r4, r7
 80061a2:	4b81      	ldr	r3, [pc, #516]	@ (80063a8 <_dtoa_r+0x580>)
 80061a4:	4d81      	ldr	r5, [pc, #516]	@ (80063ac <_dtoa_r+0x584>)
 80061a6:	f004 020f 	and.w	r2, r4, #15
 80061aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061b6:	f7fa fa47 	bl	8000648 <__aeabi_dmul>
 80061ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061be:	1124      	asrs	r4, r4, #4
 80061c0:	2300      	movs	r3, #0
 80061c2:	2602      	movs	r6, #2
 80061c4:	2c00      	cmp	r4, #0
 80061c6:	f040 808f 	bne.w	80062e8 <_dtoa_r+0x4c0>
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1d3      	bne.n	8006176 <_dtoa_r+0x34e>
 80061ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80061d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 8094 	beq.w	8006302 <_dtoa_r+0x4da>
 80061da:	4b75      	ldr	r3, [pc, #468]	@ (80063b0 <_dtoa_r+0x588>)
 80061dc:	2200      	movs	r2, #0
 80061de:	4620      	mov	r0, r4
 80061e0:	4629      	mov	r1, r5
 80061e2:	f7fa fca3 	bl	8000b2c <__aeabi_dcmplt>
 80061e6:	2800      	cmp	r0, #0
 80061e8:	f000 808b 	beq.w	8006302 <_dtoa_r+0x4da>
 80061ec:	9b03      	ldr	r3, [sp, #12]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 8087 	beq.w	8006302 <_dtoa_r+0x4da>
 80061f4:	f1bb 0f00 	cmp.w	fp, #0
 80061f8:	dd34      	ble.n	8006264 <_dtoa_r+0x43c>
 80061fa:	4620      	mov	r0, r4
 80061fc:	4b6d      	ldr	r3, [pc, #436]	@ (80063b4 <_dtoa_r+0x58c>)
 80061fe:	2200      	movs	r2, #0
 8006200:	4629      	mov	r1, r5
 8006202:	f7fa fa21 	bl	8000648 <__aeabi_dmul>
 8006206:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800620a:	f107 38ff 	add.w	r8, r7, #4294967295
 800620e:	3601      	adds	r6, #1
 8006210:	465c      	mov	r4, fp
 8006212:	4630      	mov	r0, r6
 8006214:	f7fa f9ae 	bl	8000574 <__aeabi_i2d>
 8006218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800621c:	f7fa fa14 	bl	8000648 <__aeabi_dmul>
 8006220:	4b65      	ldr	r3, [pc, #404]	@ (80063b8 <_dtoa_r+0x590>)
 8006222:	2200      	movs	r2, #0
 8006224:	f7fa f85a 	bl	80002dc <__adddf3>
 8006228:	4605      	mov	r5, r0
 800622a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800622e:	2c00      	cmp	r4, #0
 8006230:	d16a      	bne.n	8006308 <_dtoa_r+0x4e0>
 8006232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006236:	4b61      	ldr	r3, [pc, #388]	@ (80063bc <_dtoa_r+0x594>)
 8006238:	2200      	movs	r2, #0
 800623a:	f7fa f84d 	bl	80002d8 <__aeabi_dsub>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006246:	462a      	mov	r2, r5
 8006248:	4633      	mov	r3, r6
 800624a:	f7fa fc8d 	bl	8000b68 <__aeabi_dcmpgt>
 800624e:	2800      	cmp	r0, #0
 8006250:	f040 8298 	bne.w	8006784 <_dtoa_r+0x95c>
 8006254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006258:	462a      	mov	r2, r5
 800625a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800625e:	f7fa fc65 	bl	8000b2c <__aeabi_dcmplt>
 8006262:	bb38      	cbnz	r0, 80062b4 <_dtoa_r+0x48c>
 8006264:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006268:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800626c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800626e:	2b00      	cmp	r3, #0
 8006270:	f2c0 8157 	blt.w	8006522 <_dtoa_r+0x6fa>
 8006274:	2f0e      	cmp	r7, #14
 8006276:	f300 8154 	bgt.w	8006522 <_dtoa_r+0x6fa>
 800627a:	4b4b      	ldr	r3, [pc, #300]	@ (80063a8 <_dtoa_r+0x580>)
 800627c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006280:	ed93 7b00 	vldr	d7, [r3]
 8006284:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006286:	2b00      	cmp	r3, #0
 8006288:	ed8d 7b00 	vstr	d7, [sp]
 800628c:	f280 80e5 	bge.w	800645a <_dtoa_r+0x632>
 8006290:	9b03      	ldr	r3, [sp, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	f300 80e1 	bgt.w	800645a <_dtoa_r+0x632>
 8006298:	d10c      	bne.n	80062b4 <_dtoa_r+0x48c>
 800629a:	4b48      	ldr	r3, [pc, #288]	@ (80063bc <_dtoa_r+0x594>)
 800629c:	2200      	movs	r2, #0
 800629e:	ec51 0b17 	vmov	r0, r1, d7
 80062a2:	f7fa f9d1 	bl	8000648 <__aeabi_dmul>
 80062a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062aa:	f7fa fc53 	bl	8000b54 <__aeabi_dcmpge>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	f000 8266 	beq.w	8006780 <_dtoa_r+0x958>
 80062b4:	2400      	movs	r4, #0
 80062b6:	4625      	mov	r5, r4
 80062b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062ba:	4656      	mov	r6, sl
 80062bc:	ea6f 0803 	mvn.w	r8, r3
 80062c0:	2700      	movs	r7, #0
 80062c2:	4621      	mov	r1, r4
 80062c4:	4648      	mov	r0, r9
 80062c6:	f000 fcbf 	bl	8006c48 <_Bfree>
 80062ca:	2d00      	cmp	r5, #0
 80062cc:	f000 80bd 	beq.w	800644a <_dtoa_r+0x622>
 80062d0:	b12f      	cbz	r7, 80062de <_dtoa_r+0x4b6>
 80062d2:	42af      	cmp	r7, r5
 80062d4:	d003      	beq.n	80062de <_dtoa_r+0x4b6>
 80062d6:	4639      	mov	r1, r7
 80062d8:	4648      	mov	r0, r9
 80062da:	f000 fcb5 	bl	8006c48 <_Bfree>
 80062de:	4629      	mov	r1, r5
 80062e0:	4648      	mov	r0, r9
 80062e2:	f000 fcb1 	bl	8006c48 <_Bfree>
 80062e6:	e0b0      	b.n	800644a <_dtoa_r+0x622>
 80062e8:	07e2      	lsls	r2, r4, #31
 80062ea:	d505      	bpl.n	80062f8 <_dtoa_r+0x4d0>
 80062ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062f0:	f7fa f9aa 	bl	8000648 <__aeabi_dmul>
 80062f4:	3601      	adds	r6, #1
 80062f6:	2301      	movs	r3, #1
 80062f8:	1064      	asrs	r4, r4, #1
 80062fa:	3508      	adds	r5, #8
 80062fc:	e762      	b.n	80061c4 <_dtoa_r+0x39c>
 80062fe:	2602      	movs	r6, #2
 8006300:	e765      	b.n	80061ce <_dtoa_r+0x3a6>
 8006302:	9c03      	ldr	r4, [sp, #12]
 8006304:	46b8      	mov	r8, r7
 8006306:	e784      	b.n	8006212 <_dtoa_r+0x3ea>
 8006308:	4b27      	ldr	r3, [pc, #156]	@ (80063a8 <_dtoa_r+0x580>)
 800630a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800630c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006310:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006314:	4454      	add	r4, sl
 8006316:	2900      	cmp	r1, #0
 8006318:	d054      	beq.n	80063c4 <_dtoa_r+0x59c>
 800631a:	4929      	ldr	r1, [pc, #164]	@ (80063c0 <_dtoa_r+0x598>)
 800631c:	2000      	movs	r0, #0
 800631e:	f7fa fabd 	bl	800089c <__aeabi_ddiv>
 8006322:	4633      	mov	r3, r6
 8006324:	462a      	mov	r2, r5
 8006326:	f7f9 ffd7 	bl	80002d8 <__aeabi_dsub>
 800632a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800632e:	4656      	mov	r6, sl
 8006330:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006334:	f7fa fc38 	bl	8000ba8 <__aeabi_d2iz>
 8006338:	4605      	mov	r5, r0
 800633a:	f7fa f91b 	bl	8000574 <__aeabi_i2d>
 800633e:	4602      	mov	r2, r0
 8006340:	460b      	mov	r3, r1
 8006342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006346:	f7f9 ffc7 	bl	80002d8 <__aeabi_dsub>
 800634a:	3530      	adds	r5, #48	@ 0x30
 800634c:	4602      	mov	r2, r0
 800634e:	460b      	mov	r3, r1
 8006350:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006354:	f806 5b01 	strb.w	r5, [r6], #1
 8006358:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800635c:	f7fa fbe6 	bl	8000b2c <__aeabi_dcmplt>
 8006360:	2800      	cmp	r0, #0
 8006362:	d172      	bne.n	800644a <_dtoa_r+0x622>
 8006364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006368:	4911      	ldr	r1, [pc, #68]	@ (80063b0 <_dtoa_r+0x588>)
 800636a:	2000      	movs	r0, #0
 800636c:	f7f9 ffb4 	bl	80002d8 <__aeabi_dsub>
 8006370:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006374:	f7fa fbda 	bl	8000b2c <__aeabi_dcmplt>
 8006378:	2800      	cmp	r0, #0
 800637a:	f040 80b4 	bne.w	80064e6 <_dtoa_r+0x6be>
 800637e:	42a6      	cmp	r6, r4
 8006380:	f43f af70 	beq.w	8006264 <_dtoa_r+0x43c>
 8006384:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006388:	4b0a      	ldr	r3, [pc, #40]	@ (80063b4 <_dtoa_r+0x58c>)
 800638a:	2200      	movs	r2, #0
 800638c:	f7fa f95c 	bl	8000648 <__aeabi_dmul>
 8006390:	4b08      	ldr	r3, [pc, #32]	@ (80063b4 <_dtoa_r+0x58c>)
 8006392:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006396:	2200      	movs	r2, #0
 8006398:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800639c:	f7fa f954 	bl	8000648 <__aeabi_dmul>
 80063a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063a4:	e7c4      	b.n	8006330 <_dtoa_r+0x508>
 80063a6:	bf00      	nop
 80063a8:	080082e8 	.word	0x080082e8
 80063ac:	080082c0 	.word	0x080082c0
 80063b0:	3ff00000 	.word	0x3ff00000
 80063b4:	40240000 	.word	0x40240000
 80063b8:	401c0000 	.word	0x401c0000
 80063bc:	40140000 	.word	0x40140000
 80063c0:	3fe00000 	.word	0x3fe00000
 80063c4:	4631      	mov	r1, r6
 80063c6:	4628      	mov	r0, r5
 80063c8:	f7fa f93e 	bl	8000648 <__aeabi_dmul>
 80063cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80063d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063d2:	4656      	mov	r6, sl
 80063d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063d8:	f7fa fbe6 	bl	8000ba8 <__aeabi_d2iz>
 80063dc:	4605      	mov	r5, r0
 80063de:	f7fa f8c9 	bl	8000574 <__aeabi_i2d>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063ea:	f7f9 ff75 	bl	80002d8 <__aeabi_dsub>
 80063ee:	3530      	adds	r5, #48	@ 0x30
 80063f0:	f806 5b01 	strb.w	r5, [r6], #1
 80063f4:	4602      	mov	r2, r0
 80063f6:	460b      	mov	r3, r1
 80063f8:	42a6      	cmp	r6, r4
 80063fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80063fe:	f04f 0200 	mov.w	r2, #0
 8006402:	d124      	bne.n	800644e <_dtoa_r+0x626>
 8006404:	4baf      	ldr	r3, [pc, #700]	@ (80066c4 <_dtoa_r+0x89c>)
 8006406:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800640a:	f7f9 ff67 	bl	80002dc <__adddf3>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006416:	f7fa fba7 	bl	8000b68 <__aeabi_dcmpgt>
 800641a:	2800      	cmp	r0, #0
 800641c:	d163      	bne.n	80064e6 <_dtoa_r+0x6be>
 800641e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006422:	49a8      	ldr	r1, [pc, #672]	@ (80066c4 <_dtoa_r+0x89c>)
 8006424:	2000      	movs	r0, #0
 8006426:	f7f9 ff57 	bl	80002d8 <__aeabi_dsub>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006432:	f7fa fb7b 	bl	8000b2c <__aeabi_dcmplt>
 8006436:	2800      	cmp	r0, #0
 8006438:	f43f af14 	beq.w	8006264 <_dtoa_r+0x43c>
 800643c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800643e:	1e73      	subs	r3, r6, #1
 8006440:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006442:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006446:	2b30      	cmp	r3, #48	@ 0x30
 8006448:	d0f8      	beq.n	800643c <_dtoa_r+0x614>
 800644a:	4647      	mov	r7, r8
 800644c:	e03b      	b.n	80064c6 <_dtoa_r+0x69e>
 800644e:	4b9e      	ldr	r3, [pc, #632]	@ (80066c8 <_dtoa_r+0x8a0>)
 8006450:	f7fa f8fa 	bl	8000648 <__aeabi_dmul>
 8006454:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006458:	e7bc      	b.n	80063d4 <_dtoa_r+0x5ac>
 800645a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800645e:	4656      	mov	r6, sl
 8006460:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006464:	4620      	mov	r0, r4
 8006466:	4629      	mov	r1, r5
 8006468:	f7fa fa18 	bl	800089c <__aeabi_ddiv>
 800646c:	f7fa fb9c 	bl	8000ba8 <__aeabi_d2iz>
 8006470:	4680      	mov	r8, r0
 8006472:	f7fa f87f 	bl	8000574 <__aeabi_i2d>
 8006476:	e9dd 2300 	ldrd	r2, r3, [sp]
 800647a:	f7fa f8e5 	bl	8000648 <__aeabi_dmul>
 800647e:	4602      	mov	r2, r0
 8006480:	460b      	mov	r3, r1
 8006482:	4620      	mov	r0, r4
 8006484:	4629      	mov	r1, r5
 8006486:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800648a:	f7f9 ff25 	bl	80002d8 <__aeabi_dsub>
 800648e:	f806 4b01 	strb.w	r4, [r6], #1
 8006492:	9d03      	ldr	r5, [sp, #12]
 8006494:	eba6 040a 	sub.w	r4, r6, sl
 8006498:	42a5      	cmp	r5, r4
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	d133      	bne.n	8006508 <_dtoa_r+0x6e0>
 80064a0:	f7f9 ff1c 	bl	80002dc <__adddf3>
 80064a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064a8:	4604      	mov	r4, r0
 80064aa:	460d      	mov	r5, r1
 80064ac:	f7fa fb5c 	bl	8000b68 <__aeabi_dcmpgt>
 80064b0:	b9c0      	cbnz	r0, 80064e4 <_dtoa_r+0x6bc>
 80064b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064b6:	4620      	mov	r0, r4
 80064b8:	4629      	mov	r1, r5
 80064ba:	f7fa fb2d 	bl	8000b18 <__aeabi_dcmpeq>
 80064be:	b110      	cbz	r0, 80064c6 <_dtoa_r+0x69e>
 80064c0:	f018 0f01 	tst.w	r8, #1
 80064c4:	d10e      	bne.n	80064e4 <_dtoa_r+0x6bc>
 80064c6:	9902      	ldr	r1, [sp, #8]
 80064c8:	4648      	mov	r0, r9
 80064ca:	f000 fbbd 	bl	8006c48 <_Bfree>
 80064ce:	2300      	movs	r3, #0
 80064d0:	7033      	strb	r3, [r6, #0]
 80064d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80064d4:	3701      	adds	r7, #1
 80064d6:	601f      	str	r7, [r3, #0]
 80064d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f000 824b 	beq.w	8006976 <_dtoa_r+0xb4e>
 80064e0:	601e      	str	r6, [r3, #0]
 80064e2:	e248      	b.n	8006976 <_dtoa_r+0xb4e>
 80064e4:	46b8      	mov	r8, r7
 80064e6:	4633      	mov	r3, r6
 80064e8:	461e      	mov	r6, r3
 80064ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064ee:	2a39      	cmp	r2, #57	@ 0x39
 80064f0:	d106      	bne.n	8006500 <_dtoa_r+0x6d8>
 80064f2:	459a      	cmp	sl, r3
 80064f4:	d1f8      	bne.n	80064e8 <_dtoa_r+0x6c0>
 80064f6:	2230      	movs	r2, #48	@ 0x30
 80064f8:	f108 0801 	add.w	r8, r8, #1
 80064fc:	f88a 2000 	strb.w	r2, [sl]
 8006500:	781a      	ldrb	r2, [r3, #0]
 8006502:	3201      	adds	r2, #1
 8006504:	701a      	strb	r2, [r3, #0]
 8006506:	e7a0      	b.n	800644a <_dtoa_r+0x622>
 8006508:	4b6f      	ldr	r3, [pc, #444]	@ (80066c8 <_dtoa_r+0x8a0>)
 800650a:	2200      	movs	r2, #0
 800650c:	f7fa f89c 	bl	8000648 <__aeabi_dmul>
 8006510:	2200      	movs	r2, #0
 8006512:	2300      	movs	r3, #0
 8006514:	4604      	mov	r4, r0
 8006516:	460d      	mov	r5, r1
 8006518:	f7fa fafe 	bl	8000b18 <__aeabi_dcmpeq>
 800651c:	2800      	cmp	r0, #0
 800651e:	d09f      	beq.n	8006460 <_dtoa_r+0x638>
 8006520:	e7d1      	b.n	80064c6 <_dtoa_r+0x69e>
 8006522:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006524:	2a00      	cmp	r2, #0
 8006526:	f000 80ea 	beq.w	80066fe <_dtoa_r+0x8d6>
 800652a:	9a07      	ldr	r2, [sp, #28]
 800652c:	2a01      	cmp	r2, #1
 800652e:	f300 80cd 	bgt.w	80066cc <_dtoa_r+0x8a4>
 8006532:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006534:	2a00      	cmp	r2, #0
 8006536:	f000 80c1 	beq.w	80066bc <_dtoa_r+0x894>
 800653a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800653e:	9c08      	ldr	r4, [sp, #32]
 8006540:	9e00      	ldr	r6, [sp, #0]
 8006542:	9a00      	ldr	r2, [sp, #0]
 8006544:	441a      	add	r2, r3
 8006546:	9200      	str	r2, [sp, #0]
 8006548:	9a06      	ldr	r2, [sp, #24]
 800654a:	2101      	movs	r1, #1
 800654c:	441a      	add	r2, r3
 800654e:	4648      	mov	r0, r9
 8006550:	9206      	str	r2, [sp, #24]
 8006552:	f000 fc2d 	bl	8006db0 <__i2b>
 8006556:	4605      	mov	r5, r0
 8006558:	b166      	cbz	r6, 8006574 <_dtoa_r+0x74c>
 800655a:	9b06      	ldr	r3, [sp, #24]
 800655c:	2b00      	cmp	r3, #0
 800655e:	dd09      	ble.n	8006574 <_dtoa_r+0x74c>
 8006560:	42b3      	cmp	r3, r6
 8006562:	9a00      	ldr	r2, [sp, #0]
 8006564:	bfa8      	it	ge
 8006566:	4633      	movge	r3, r6
 8006568:	1ad2      	subs	r2, r2, r3
 800656a:	9200      	str	r2, [sp, #0]
 800656c:	9a06      	ldr	r2, [sp, #24]
 800656e:	1af6      	subs	r6, r6, r3
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	9306      	str	r3, [sp, #24]
 8006574:	9b08      	ldr	r3, [sp, #32]
 8006576:	b30b      	cbz	r3, 80065bc <_dtoa_r+0x794>
 8006578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 80c6 	beq.w	800670c <_dtoa_r+0x8e4>
 8006580:	2c00      	cmp	r4, #0
 8006582:	f000 80c0 	beq.w	8006706 <_dtoa_r+0x8de>
 8006586:	4629      	mov	r1, r5
 8006588:	4622      	mov	r2, r4
 800658a:	4648      	mov	r0, r9
 800658c:	f000 fcc8 	bl	8006f20 <__pow5mult>
 8006590:	9a02      	ldr	r2, [sp, #8]
 8006592:	4601      	mov	r1, r0
 8006594:	4605      	mov	r5, r0
 8006596:	4648      	mov	r0, r9
 8006598:	f000 fc20 	bl	8006ddc <__multiply>
 800659c:	9902      	ldr	r1, [sp, #8]
 800659e:	4680      	mov	r8, r0
 80065a0:	4648      	mov	r0, r9
 80065a2:	f000 fb51 	bl	8006c48 <_Bfree>
 80065a6:	9b08      	ldr	r3, [sp, #32]
 80065a8:	1b1b      	subs	r3, r3, r4
 80065aa:	9308      	str	r3, [sp, #32]
 80065ac:	f000 80b1 	beq.w	8006712 <_dtoa_r+0x8ea>
 80065b0:	9a08      	ldr	r2, [sp, #32]
 80065b2:	4641      	mov	r1, r8
 80065b4:	4648      	mov	r0, r9
 80065b6:	f000 fcb3 	bl	8006f20 <__pow5mult>
 80065ba:	9002      	str	r0, [sp, #8]
 80065bc:	2101      	movs	r1, #1
 80065be:	4648      	mov	r0, r9
 80065c0:	f000 fbf6 	bl	8006db0 <__i2b>
 80065c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065c6:	4604      	mov	r4, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f000 81d8 	beq.w	800697e <_dtoa_r+0xb56>
 80065ce:	461a      	mov	r2, r3
 80065d0:	4601      	mov	r1, r0
 80065d2:	4648      	mov	r0, r9
 80065d4:	f000 fca4 	bl	8006f20 <__pow5mult>
 80065d8:	9b07      	ldr	r3, [sp, #28]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	4604      	mov	r4, r0
 80065de:	f300 809f 	bgt.w	8006720 <_dtoa_r+0x8f8>
 80065e2:	9b04      	ldr	r3, [sp, #16]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f040 8097 	bne.w	8006718 <_dtoa_r+0x8f0>
 80065ea:	9b05      	ldr	r3, [sp, #20]
 80065ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f040 8093 	bne.w	800671c <_dtoa_r+0x8f4>
 80065f6:	9b05      	ldr	r3, [sp, #20]
 80065f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065fc:	0d1b      	lsrs	r3, r3, #20
 80065fe:	051b      	lsls	r3, r3, #20
 8006600:	b133      	cbz	r3, 8006610 <_dtoa_r+0x7e8>
 8006602:	9b00      	ldr	r3, [sp, #0]
 8006604:	3301      	adds	r3, #1
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	9b06      	ldr	r3, [sp, #24]
 800660a:	3301      	adds	r3, #1
 800660c:	9306      	str	r3, [sp, #24]
 800660e:	2301      	movs	r3, #1
 8006610:	9308      	str	r3, [sp, #32]
 8006612:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006614:	2b00      	cmp	r3, #0
 8006616:	f000 81b8 	beq.w	800698a <_dtoa_r+0xb62>
 800661a:	6923      	ldr	r3, [r4, #16]
 800661c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006620:	6918      	ldr	r0, [r3, #16]
 8006622:	f000 fb79 	bl	8006d18 <__hi0bits>
 8006626:	f1c0 0020 	rsb	r0, r0, #32
 800662a:	9b06      	ldr	r3, [sp, #24]
 800662c:	4418      	add	r0, r3
 800662e:	f010 001f 	ands.w	r0, r0, #31
 8006632:	f000 8082 	beq.w	800673a <_dtoa_r+0x912>
 8006636:	f1c0 0320 	rsb	r3, r0, #32
 800663a:	2b04      	cmp	r3, #4
 800663c:	dd73      	ble.n	8006726 <_dtoa_r+0x8fe>
 800663e:	9b00      	ldr	r3, [sp, #0]
 8006640:	f1c0 001c 	rsb	r0, r0, #28
 8006644:	4403      	add	r3, r0
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	9b06      	ldr	r3, [sp, #24]
 800664a:	4403      	add	r3, r0
 800664c:	4406      	add	r6, r0
 800664e:	9306      	str	r3, [sp, #24]
 8006650:	9b00      	ldr	r3, [sp, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	dd05      	ble.n	8006662 <_dtoa_r+0x83a>
 8006656:	9902      	ldr	r1, [sp, #8]
 8006658:	461a      	mov	r2, r3
 800665a:	4648      	mov	r0, r9
 800665c:	f000 fcba 	bl	8006fd4 <__lshift>
 8006660:	9002      	str	r0, [sp, #8]
 8006662:	9b06      	ldr	r3, [sp, #24]
 8006664:	2b00      	cmp	r3, #0
 8006666:	dd05      	ble.n	8006674 <_dtoa_r+0x84c>
 8006668:	4621      	mov	r1, r4
 800666a:	461a      	mov	r2, r3
 800666c:	4648      	mov	r0, r9
 800666e:	f000 fcb1 	bl	8006fd4 <__lshift>
 8006672:	4604      	mov	r4, r0
 8006674:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006676:	2b00      	cmp	r3, #0
 8006678:	d061      	beq.n	800673e <_dtoa_r+0x916>
 800667a:	9802      	ldr	r0, [sp, #8]
 800667c:	4621      	mov	r1, r4
 800667e:	f000 fd15 	bl	80070ac <__mcmp>
 8006682:	2800      	cmp	r0, #0
 8006684:	da5b      	bge.n	800673e <_dtoa_r+0x916>
 8006686:	2300      	movs	r3, #0
 8006688:	9902      	ldr	r1, [sp, #8]
 800668a:	220a      	movs	r2, #10
 800668c:	4648      	mov	r0, r9
 800668e:	f000 fafd 	bl	8006c8c <__multadd>
 8006692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006694:	9002      	str	r0, [sp, #8]
 8006696:	f107 38ff 	add.w	r8, r7, #4294967295
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 8177 	beq.w	800698e <_dtoa_r+0xb66>
 80066a0:	4629      	mov	r1, r5
 80066a2:	2300      	movs	r3, #0
 80066a4:	220a      	movs	r2, #10
 80066a6:	4648      	mov	r0, r9
 80066a8:	f000 faf0 	bl	8006c8c <__multadd>
 80066ac:	f1bb 0f00 	cmp.w	fp, #0
 80066b0:	4605      	mov	r5, r0
 80066b2:	dc6f      	bgt.n	8006794 <_dtoa_r+0x96c>
 80066b4:	9b07      	ldr	r3, [sp, #28]
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	dc49      	bgt.n	800674e <_dtoa_r+0x926>
 80066ba:	e06b      	b.n	8006794 <_dtoa_r+0x96c>
 80066bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80066c2:	e73c      	b.n	800653e <_dtoa_r+0x716>
 80066c4:	3fe00000 	.word	0x3fe00000
 80066c8:	40240000 	.word	0x40240000
 80066cc:	9b03      	ldr	r3, [sp, #12]
 80066ce:	1e5c      	subs	r4, r3, #1
 80066d0:	9b08      	ldr	r3, [sp, #32]
 80066d2:	42a3      	cmp	r3, r4
 80066d4:	db09      	blt.n	80066ea <_dtoa_r+0x8c2>
 80066d6:	1b1c      	subs	r4, r3, r4
 80066d8:	9b03      	ldr	r3, [sp, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f6bf af30 	bge.w	8006540 <_dtoa_r+0x718>
 80066e0:	9b00      	ldr	r3, [sp, #0]
 80066e2:	9a03      	ldr	r2, [sp, #12]
 80066e4:	1a9e      	subs	r6, r3, r2
 80066e6:	2300      	movs	r3, #0
 80066e8:	e72b      	b.n	8006542 <_dtoa_r+0x71a>
 80066ea:	9b08      	ldr	r3, [sp, #32]
 80066ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80066ee:	9408      	str	r4, [sp, #32]
 80066f0:	1ae3      	subs	r3, r4, r3
 80066f2:	441a      	add	r2, r3
 80066f4:	9e00      	ldr	r6, [sp, #0]
 80066f6:	9b03      	ldr	r3, [sp, #12]
 80066f8:	920d      	str	r2, [sp, #52]	@ 0x34
 80066fa:	2400      	movs	r4, #0
 80066fc:	e721      	b.n	8006542 <_dtoa_r+0x71a>
 80066fe:	9c08      	ldr	r4, [sp, #32]
 8006700:	9e00      	ldr	r6, [sp, #0]
 8006702:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006704:	e728      	b.n	8006558 <_dtoa_r+0x730>
 8006706:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800670a:	e751      	b.n	80065b0 <_dtoa_r+0x788>
 800670c:	9a08      	ldr	r2, [sp, #32]
 800670e:	9902      	ldr	r1, [sp, #8]
 8006710:	e750      	b.n	80065b4 <_dtoa_r+0x78c>
 8006712:	f8cd 8008 	str.w	r8, [sp, #8]
 8006716:	e751      	b.n	80065bc <_dtoa_r+0x794>
 8006718:	2300      	movs	r3, #0
 800671a:	e779      	b.n	8006610 <_dtoa_r+0x7e8>
 800671c:	9b04      	ldr	r3, [sp, #16]
 800671e:	e777      	b.n	8006610 <_dtoa_r+0x7e8>
 8006720:	2300      	movs	r3, #0
 8006722:	9308      	str	r3, [sp, #32]
 8006724:	e779      	b.n	800661a <_dtoa_r+0x7f2>
 8006726:	d093      	beq.n	8006650 <_dtoa_r+0x828>
 8006728:	9a00      	ldr	r2, [sp, #0]
 800672a:	331c      	adds	r3, #28
 800672c:	441a      	add	r2, r3
 800672e:	9200      	str	r2, [sp, #0]
 8006730:	9a06      	ldr	r2, [sp, #24]
 8006732:	441a      	add	r2, r3
 8006734:	441e      	add	r6, r3
 8006736:	9206      	str	r2, [sp, #24]
 8006738:	e78a      	b.n	8006650 <_dtoa_r+0x828>
 800673a:	4603      	mov	r3, r0
 800673c:	e7f4      	b.n	8006728 <_dtoa_r+0x900>
 800673e:	9b03      	ldr	r3, [sp, #12]
 8006740:	2b00      	cmp	r3, #0
 8006742:	46b8      	mov	r8, r7
 8006744:	dc20      	bgt.n	8006788 <_dtoa_r+0x960>
 8006746:	469b      	mov	fp, r3
 8006748:	9b07      	ldr	r3, [sp, #28]
 800674a:	2b02      	cmp	r3, #2
 800674c:	dd1e      	ble.n	800678c <_dtoa_r+0x964>
 800674e:	f1bb 0f00 	cmp.w	fp, #0
 8006752:	f47f adb1 	bne.w	80062b8 <_dtoa_r+0x490>
 8006756:	4621      	mov	r1, r4
 8006758:	465b      	mov	r3, fp
 800675a:	2205      	movs	r2, #5
 800675c:	4648      	mov	r0, r9
 800675e:	f000 fa95 	bl	8006c8c <__multadd>
 8006762:	4601      	mov	r1, r0
 8006764:	4604      	mov	r4, r0
 8006766:	9802      	ldr	r0, [sp, #8]
 8006768:	f000 fca0 	bl	80070ac <__mcmp>
 800676c:	2800      	cmp	r0, #0
 800676e:	f77f ada3 	ble.w	80062b8 <_dtoa_r+0x490>
 8006772:	4656      	mov	r6, sl
 8006774:	2331      	movs	r3, #49	@ 0x31
 8006776:	f806 3b01 	strb.w	r3, [r6], #1
 800677a:	f108 0801 	add.w	r8, r8, #1
 800677e:	e59f      	b.n	80062c0 <_dtoa_r+0x498>
 8006780:	9c03      	ldr	r4, [sp, #12]
 8006782:	46b8      	mov	r8, r7
 8006784:	4625      	mov	r5, r4
 8006786:	e7f4      	b.n	8006772 <_dtoa_r+0x94a>
 8006788:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800678c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 8101 	beq.w	8006996 <_dtoa_r+0xb6e>
 8006794:	2e00      	cmp	r6, #0
 8006796:	dd05      	ble.n	80067a4 <_dtoa_r+0x97c>
 8006798:	4629      	mov	r1, r5
 800679a:	4632      	mov	r2, r6
 800679c:	4648      	mov	r0, r9
 800679e:	f000 fc19 	bl	8006fd4 <__lshift>
 80067a2:	4605      	mov	r5, r0
 80067a4:	9b08      	ldr	r3, [sp, #32]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d05c      	beq.n	8006864 <_dtoa_r+0xa3c>
 80067aa:	6869      	ldr	r1, [r5, #4]
 80067ac:	4648      	mov	r0, r9
 80067ae:	f000 fa0b 	bl	8006bc8 <_Balloc>
 80067b2:	4606      	mov	r6, r0
 80067b4:	b928      	cbnz	r0, 80067c2 <_dtoa_r+0x99a>
 80067b6:	4b82      	ldr	r3, [pc, #520]	@ (80069c0 <_dtoa_r+0xb98>)
 80067b8:	4602      	mov	r2, r0
 80067ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80067be:	f7ff bb4a 	b.w	8005e56 <_dtoa_r+0x2e>
 80067c2:	692a      	ldr	r2, [r5, #16]
 80067c4:	3202      	adds	r2, #2
 80067c6:	0092      	lsls	r2, r2, #2
 80067c8:	f105 010c 	add.w	r1, r5, #12
 80067cc:	300c      	adds	r0, #12
 80067ce:	f001 f98b 	bl	8007ae8 <memcpy>
 80067d2:	2201      	movs	r2, #1
 80067d4:	4631      	mov	r1, r6
 80067d6:	4648      	mov	r0, r9
 80067d8:	f000 fbfc 	bl	8006fd4 <__lshift>
 80067dc:	f10a 0301 	add.w	r3, sl, #1
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	eb0a 030b 	add.w	r3, sl, fp
 80067e6:	9308      	str	r3, [sp, #32]
 80067e8:	9b04      	ldr	r3, [sp, #16]
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	462f      	mov	r7, r5
 80067f0:	9306      	str	r3, [sp, #24]
 80067f2:	4605      	mov	r5, r0
 80067f4:	9b00      	ldr	r3, [sp, #0]
 80067f6:	9802      	ldr	r0, [sp, #8]
 80067f8:	4621      	mov	r1, r4
 80067fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80067fe:	f7ff fa8b 	bl	8005d18 <quorem>
 8006802:	4603      	mov	r3, r0
 8006804:	3330      	adds	r3, #48	@ 0x30
 8006806:	9003      	str	r0, [sp, #12]
 8006808:	4639      	mov	r1, r7
 800680a:	9802      	ldr	r0, [sp, #8]
 800680c:	9309      	str	r3, [sp, #36]	@ 0x24
 800680e:	f000 fc4d 	bl	80070ac <__mcmp>
 8006812:	462a      	mov	r2, r5
 8006814:	9004      	str	r0, [sp, #16]
 8006816:	4621      	mov	r1, r4
 8006818:	4648      	mov	r0, r9
 800681a:	f000 fc63 	bl	80070e4 <__mdiff>
 800681e:	68c2      	ldr	r2, [r0, #12]
 8006820:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006822:	4606      	mov	r6, r0
 8006824:	bb02      	cbnz	r2, 8006868 <_dtoa_r+0xa40>
 8006826:	4601      	mov	r1, r0
 8006828:	9802      	ldr	r0, [sp, #8]
 800682a:	f000 fc3f 	bl	80070ac <__mcmp>
 800682e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006830:	4602      	mov	r2, r0
 8006832:	4631      	mov	r1, r6
 8006834:	4648      	mov	r0, r9
 8006836:	920c      	str	r2, [sp, #48]	@ 0x30
 8006838:	9309      	str	r3, [sp, #36]	@ 0x24
 800683a:	f000 fa05 	bl	8006c48 <_Bfree>
 800683e:	9b07      	ldr	r3, [sp, #28]
 8006840:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006842:	9e00      	ldr	r6, [sp, #0]
 8006844:	ea42 0103 	orr.w	r1, r2, r3
 8006848:	9b06      	ldr	r3, [sp, #24]
 800684a:	4319      	orrs	r1, r3
 800684c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800684e:	d10d      	bne.n	800686c <_dtoa_r+0xa44>
 8006850:	2b39      	cmp	r3, #57	@ 0x39
 8006852:	d027      	beq.n	80068a4 <_dtoa_r+0xa7c>
 8006854:	9a04      	ldr	r2, [sp, #16]
 8006856:	2a00      	cmp	r2, #0
 8006858:	dd01      	ble.n	800685e <_dtoa_r+0xa36>
 800685a:	9b03      	ldr	r3, [sp, #12]
 800685c:	3331      	adds	r3, #49	@ 0x31
 800685e:	f88b 3000 	strb.w	r3, [fp]
 8006862:	e52e      	b.n	80062c2 <_dtoa_r+0x49a>
 8006864:	4628      	mov	r0, r5
 8006866:	e7b9      	b.n	80067dc <_dtoa_r+0x9b4>
 8006868:	2201      	movs	r2, #1
 800686a:	e7e2      	b.n	8006832 <_dtoa_r+0xa0a>
 800686c:	9904      	ldr	r1, [sp, #16]
 800686e:	2900      	cmp	r1, #0
 8006870:	db04      	blt.n	800687c <_dtoa_r+0xa54>
 8006872:	9807      	ldr	r0, [sp, #28]
 8006874:	4301      	orrs	r1, r0
 8006876:	9806      	ldr	r0, [sp, #24]
 8006878:	4301      	orrs	r1, r0
 800687a:	d120      	bne.n	80068be <_dtoa_r+0xa96>
 800687c:	2a00      	cmp	r2, #0
 800687e:	ddee      	ble.n	800685e <_dtoa_r+0xa36>
 8006880:	9902      	ldr	r1, [sp, #8]
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	2201      	movs	r2, #1
 8006886:	4648      	mov	r0, r9
 8006888:	f000 fba4 	bl	8006fd4 <__lshift>
 800688c:	4621      	mov	r1, r4
 800688e:	9002      	str	r0, [sp, #8]
 8006890:	f000 fc0c 	bl	80070ac <__mcmp>
 8006894:	2800      	cmp	r0, #0
 8006896:	9b00      	ldr	r3, [sp, #0]
 8006898:	dc02      	bgt.n	80068a0 <_dtoa_r+0xa78>
 800689a:	d1e0      	bne.n	800685e <_dtoa_r+0xa36>
 800689c:	07da      	lsls	r2, r3, #31
 800689e:	d5de      	bpl.n	800685e <_dtoa_r+0xa36>
 80068a0:	2b39      	cmp	r3, #57	@ 0x39
 80068a2:	d1da      	bne.n	800685a <_dtoa_r+0xa32>
 80068a4:	2339      	movs	r3, #57	@ 0x39
 80068a6:	f88b 3000 	strb.w	r3, [fp]
 80068aa:	4633      	mov	r3, r6
 80068ac:	461e      	mov	r6, r3
 80068ae:	3b01      	subs	r3, #1
 80068b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80068b4:	2a39      	cmp	r2, #57	@ 0x39
 80068b6:	d04e      	beq.n	8006956 <_dtoa_r+0xb2e>
 80068b8:	3201      	adds	r2, #1
 80068ba:	701a      	strb	r2, [r3, #0]
 80068bc:	e501      	b.n	80062c2 <_dtoa_r+0x49a>
 80068be:	2a00      	cmp	r2, #0
 80068c0:	dd03      	ble.n	80068ca <_dtoa_r+0xaa2>
 80068c2:	2b39      	cmp	r3, #57	@ 0x39
 80068c4:	d0ee      	beq.n	80068a4 <_dtoa_r+0xa7c>
 80068c6:	3301      	adds	r3, #1
 80068c8:	e7c9      	b.n	800685e <_dtoa_r+0xa36>
 80068ca:	9a00      	ldr	r2, [sp, #0]
 80068cc:	9908      	ldr	r1, [sp, #32]
 80068ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068d2:	428a      	cmp	r2, r1
 80068d4:	d028      	beq.n	8006928 <_dtoa_r+0xb00>
 80068d6:	9902      	ldr	r1, [sp, #8]
 80068d8:	2300      	movs	r3, #0
 80068da:	220a      	movs	r2, #10
 80068dc:	4648      	mov	r0, r9
 80068de:	f000 f9d5 	bl	8006c8c <__multadd>
 80068e2:	42af      	cmp	r7, r5
 80068e4:	9002      	str	r0, [sp, #8]
 80068e6:	f04f 0300 	mov.w	r3, #0
 80068ea:	f04f 020a 	mov.w	r2, #10
 80068ee:	4639      	mov	r1, r7
 80068f0:	4648      	mov	r0, r9
 80068f2:	d107      	bne.n	8006904 <_dtoa_r+0xadc>
 80068f4:	f000 f9ca 	bl	8006c8c <__multadd>
 80068f8:	4607      	mov	r7, r0
 80068fa:	4605      	mov	r5, r0
 80068fc:	9b00      	ldr	r3, [sp, #0]
 80068fe:	3301      	adds	r3, #1
 8006900:	9300      	str	r3, [sp, #0]
 8006902:	e777      	b.n	80067f4 <_dtoa_r+0x9cc>
 8006904:	f000 f9c2 	bl	8006c8c <__multadd>
 8006908:	4629      	mov	r1, r5
 800690a:	4607      	mov	r7, r0
 800690c:	2300      	movs	r3, #0
 800690e:	220a      	movs	r2, #10
 8006910:	4648      	mov	r0, r9
 8006912:	f000 f9bb 	bl	8006c8c <__multadd>
 8006916:	4605      	mov	r5, r0
 8006918:	e7f0      	b.n	80068fc <_dtoa_r+0xad4>
 800691a:	f1bb 0f00 	cmp.w	fp, #0
 800691e:	bfcc      	ite	gt
 8006920:	465e      	movgt	r6, fp
 8006922:	2601      	movle	r6, #1
 8006924:	4456      	add	r6, sl
 8006926:	2700      	movs	r7, #0
 8006928:	9902      	ldr	r1, [sp, #8]
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	2201      	movs	r2, #1
 800692e:	4648      	mov	r0, r9
 8006930:	f000 fb50 	bl	8006fd4 <__lshift>
 8006934:	4621      	mov	r1, r4
 8006936:	9002      	str	r0, [sp, #8]
 8006938:	f000 fbb8 	bl	80070ac <__mcmp>
 800693c:	2800      	cmp	r0, #0
 800693e:	dcb4      	bgt.n	80068aa <_dtoa_r+0xa82>
 8006940:	d102      	bne.n	8006948 <_dtoa_r+0xb20>
 8006942:	9b00      	ldr	r3, [sp, #0]
 8006944:	07db      	lsls	r3, r3, #31
 8006946:	d4b0      	bmi.n	80068aa <_dtoa_r+0xa82>
 8006948:	4633      	mov	r3, r6
 800694a:	461e      	mov	r6, r3
 800694c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006950:	2a30      	cmp	r2, #48	@ 0x30
 8006952:	d0fa      	beq.n	800694a <_dtoa_r+0xb22>
 8006954:	e4b5      	b.n	80062c2 <_dtoa_r+0x49a>
 8006956:	459a      	cmp	sl, r3
 8006958:	d1a8      	bne.n	80068ac <_dtoa_r+0xa84>
 800695a:	2331      	movs	r3, #49	@ 0x31
 800695c:	f108 0801 	add.w	r8, r8, #1
 8006960:	f88a 3000 	strb.w	r3, [sl]
 8006964:	e4ad      	b.n	80062c2 <_dtoa_r+0x49a>
 8006966:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006968:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80069c4 <_dtoa_r+0xb9c>
 800696c:	b11b      	cbz	r3, 8006976 <_dtoa_r+0xb4e>
 800696e:	f10a 0308 	add.w	r3, sl, #8
 8006972:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006974:	6013      	str	r3, [r2, #0]
 8006976:	4650      	mov	r0, sl
 8006978:	b017      	add	sp, #92	@ 0x5c
 800697a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697e:	9b07      	ldr	r3, [sp, #28]
 8006980:	2b01      	cmp	r3, #1
 8006982:	f77f ae2e 	ble.w	80065e2 <_dtoa_r+0x7ba>
 8006986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006988:	9308      	str	r3, [sp, #32]
 800698a:	2001      	movs	r0, #1
 800698c:	e64d      	b.n	800662a <_dtoa_r+0x802>
 800698e:	f1bb 0f00 	cmp.w	fp, #0
 8006992:	f77f aed9 	ble.w	8006748 <_dtoa_r+0x920>
 8006996:	4656      	mov	r6, sl
 8006998:	9802      	ldr	r0, [sp, #8]
 800699a:	4621      	mov	r1, r4
 800699c:	f7ff f9bc 	bl	8005d18 <quorem>
 80069a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80069a4:	f806 3b01 	strb.w	r3, [r6], #1
 80069a8:	eba6 020a 	sub.w	r2, r6, sl
 80069ac:	4593      	cmp	fp, r2
 80069ae:	ddb4      	ble.n	800691a <_dtoa_r+0xaf2>
 80069b0:	9902      	ldr	r1, [sp, #8]
 80069b2:	2300      	movs	r3, #0
 80069b4:	220a      	movs	r2, #10
 80069b6:	4648      	mov	r0, r9
 80069b8:	f000 f968 	bl	8006c8c <__multadd>
 80069bc:	9002      	str	r0, [sp, #8]
 80069be:	e7eb      	b.n	8006998 <_dtoa_r+0xb70>
 80069c0:	0800822c 	.word	0x0800822c
 80069c4:	080081b0 	.word	0x080081b0

080069c8 <_free_r>:
 80069c8:	b538      	push	{r3, r4, r5, lr}
 80069ca:	4605      	mov	r5, r0
 80069cc:	2900      	cmp	r1, #0
 80069ce:	d041      	beq.n	8006a54 <_free_r+0x8c>
 80069d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069d4:	1f0c      	subs	r4, r1, #4
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	bfb8      	it	lt
 80069da:	18e4      	addlt	r4, r4, r3
 80069dc:	f000 f8e8 	bl	8006bb0 <__malloc_lock>
 80069e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006a58 <_free_r+0x90>)
 80069e2:	6813      	ldr	r3, [r2, #0]
 80069e4:	b933      	cbnz	r3, 80069f4 <_free_r+0x2c>
 80069e6:	6063      	str	r3, [r4, #4]
 80069e8:	6014      	str	r4, [r2, #0]
 80069ea:	4628      	mov	r0, r5
 80069ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069f0:	f000 b8e4 	b.w	8006bbc <__malloc_unlock>
 80069f4:	42a3      	cmp	r3, r4
 80069f6:	d908      	bls.n	8006a0a <_free_r+0x42>
 80069f8:	6820      	ldr	r0, [r4, #0]
 80069fa:	1821      	adds	r1, r4, r0
 80069fc:	428b      	cmp	r3, r1
 80069fe:	bf01      	itttt	eq
 8006a00:	6819      	ldreq	r1, [r3, #0]
 8006a02:	685b      	ldreq	r3, [r3, #4]
 8006a04:	1809      	addeq	r1, r1, r0
 8006a06:	6021      	streq	r1, [r4, #0]
 8006a08:	e7ed      	b.n	80069e6 <_free_r+0x1e>
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	b10b      	cbz	r3, 8006a14 <_free_r+0x4c>
 8006a10:	42a3      	cmp	r3, r4
 8006a12:	d9fa      	bls.n	8006a0a <_free_r+0x42>
 8006a14:	6811      	ldr	r1, [r2, #0]
 8006a16:	1850      	adds	r0, r2, r1
 8006a18:	42a0      	cmp	r0, r4
 8006a1a:	d10b      	bne.n	8006a34 <_free_r+0x6c>
 8006a1c:	6820      	ldr	r0, [r4, #0]
 8006a1e:	4401      	add	r1, r0
 8006a20:	1850      	adds	r0, r2, r1
 8006a22:	4283      	cmp	r3, r0
 8006a24:	6011      	str	r1, [r2, #0]
 8006a26:	d1e0      	bne.n	80069ea <_free_r+0x22>
 8006a28:	6818      	ldr	r0, [r3, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	6053      	str	r3, [r2, #4]
 8006a2e:	4408      	add	r0, r1
 8006a30:	6010      	str	r0, [r2, #0]
 8006a32:	e7da      	b.n	80069ea <_free_r+0x22>
 8006a34:	d902      	bls.n	8006a3c <_free_r+0x74>
 8006a36:	230c      	movs	r3, #12
 8006a38:	602b      	str	r3, [r5, #0]
 8006a3a:	e7d6      	b.n	80069ea <_free_r+0x22>
 8006a3c:	6820      	ldr	r0, [r4, #0]
 8006a3e:	1821      	adds	r1, r4, r0
 8006a40:	428b      	cmp	r3, r1
 8006a42:	bf04      	itt	eq
 8006a44:	6819      	ldreq	r1, [r3, #0]
 8006a46:	685b      	ldreq	r3, [r3, #4]
 8006a48:	6063      	str	r3, [r4, #4]
 8006a4a:	bf04      	itt	eq
 8006a4c:	1809      	addeq	r1, r1, r0
 8006a4e:	6021      	streq	r1, [r4, #0]
 8006a50:	6054      	str	r4, [r2, #4]
 8006a52:	e7ca      	b.n	80069ea <_free_r+0x22>
 8006a54:	bd38      	pop	{r3, r4, r5, pc}
 8006a56:	bf00      	nop
 8006a58:	2000058c 	.word	0x2000058c

08006a5c <malloc>:
 8006a5c:	4b02      	ldr	r3, [pc, #8]	@ (8006a68 <malloc+0xc>)
 8006a5e:	4601      	mov	r1, r0
 8006a60:	6818      	ldr	r0, [r3, #0]
 8006a62:	f000 b825 	b.w	8006ab0 <_malloc_r>
 8006a66:	bf00      	nop
 8006a68:	200000c8 	.word	0x200000c8

08006a6c <sbrk_aligned>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	4e0f      	ldr	r6, [pc, #60]	@ (8006aac <sbrk_aligned+0x40>)
 8006a70:	460c      	mov	r4, r1
 8006a72:	6831      	ldr	r1, [r6, #0]
 8006a74:	4605      	mov	r5, r0
 8006a76:	b911      	cbnz	r1, 8006a7e <sbrk_aligned+0x12>
 8006a78:	f001 f826 	bl	8007ac8 <_sbrk_r>
 8006a7c:	6030      	str	r0, [r6, #0]
 8006a7e:	4621      	mov	r1, r4
 8006a80:	4628      	mov	r0, r5
 8006a82:	f001 f821 	bl	8007ac8 <_sbrk_r>
 8006a86:	1c43      	adds	r3, r0, #1
 8006a88:	d103      	bne.n	8006a92 <sbrk_aligned+0x26>
 8006a8a:	f04f 34ff 	mov.w	r4, #4294967295
 8006a8e:	4620      	mov	r0, r4
 8006a90:	bd70      	pop	{r4, r5, r6, pc}
 8006a92:	1cc4      	adds	r4, r0, #3
 8006a94:	f024 0403 	bic.w	r4, r4, #3
 8006a98:	42a0      	cmp	r0, r4
 8006a9a:	d0f8      	beq.n	8006a8e <sbrk_aligned+0x22>
 8006a9c:	1a21      	subs	r1, r4, r0
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	f001 f812 	bl	8007ac8 <_sbrk_r>
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	d1f2      	bne.n	8006a8e <sbrk_aligned+0x22>
 8006aa8:	e7ef      	b.n	8006a8a <sbrk_aligned+0x1e>
 8006aaa:	bf00      	nop
 8006aac:	20000588 	.word	0x20000588

08006ab0 <_malloc_r>:
 8006ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ab4:	1ccd      	adds	r5, r1, #3
 8006ab6:	f025 0503 	bic.w	r5, r5, #3
 8006aba:	3508      	adds	r5, #8
 8006abc:	2d0c      	cmp	r5, #12
 8006abe:	bf38      	it	cc
 8006ac0:	250c      	movcc	r5, #12
 8006ac2:	2d00      	cmp	r5, #0
 8006ac4:	4606      	mov	r6, r0
 8006ac6:	db01      	blt.n	8006acc <_malloc_r+0x1c>
 8006ac8:	42a9      	cmp	r1, r5
 8006aca:	d904      	bls.n	8006ad6 <_malloc_r+0x26>
 8006acc:	230c      	movs	r3, #12
 8006ace:	6033      	str	r3, [r6, #0]
 8006ad0:	2000      	movs	r0, #0
 8006ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ad6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bac <_malloc_r+0xfc>
 8006ada:	f000 f869 	bl	8006bb0 <__malloc_lock>
 8006ade:	f8d8 3000 	ldr.w	r3, [r8]
 8006ae2:	461c      	mov	r4, r3
 8006ae4:	bb44      	cbnz	r4, 8006b38 <_malloc_r+0x88>
 8006ae6:	4629      	mov	r1, r5
 8006ae8:	4630      	mov	r0, r6
 8006aea:	f7ff ffbf 	bl	8006a6c <sbrk_aligned>
 8006aee:	1c43      	adds	r3, r0, #1
 8006af0:	4604      	mov	r4, r0
 8006af2:	d158      	bne.n	8006ba6 <_malloc_r+0xf6>
 8006af4:	f8d8 4000 	ldr.w	r4, [r8]
 8006af8:	4627      	mov	r7, r4
 8006afa:	2f00      	cmp	r7, #0
 8006afc:	d143      	bne.n	8006b86 <_malloc_r+0xd6>
 8006afe:	2c00      	cmp	r4, #0
 8006b00:	d04b      	beq.n	8006b9a <_malloc_r+0xea>
 8006b02:	6823      	ldr	r3, [r4, #0]
 8006b04:	4639      	mov	r1, r7
 8006b06:	4630      	mov	r0, r6
 8006b08:	eb04 0903 	add.w	r9, r4, r3
 8006b0c:	f000 ffdc 	bl	8007ac8 <_sbrk_r>
 8006b10:	4581      	cmp	r9, r0
 8006b12:	d142      	bne.n	8006b9a <_malloc_r+0xea>
 8006b14:	6821      	ldr	r1, [r4, #0]
 8006b16:	1a6d      	subs	r5, r5, r1
 8006b18:	4629      	mov	r1, r5
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	f7ff ffa6 	bl	8006a6c <sbrk_aligned>
 8006b20:	3001      	adds	r0, #1
 8006b22:	d03a      	beq.n	8006b9a <_malloc_r+0xea>
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	442b      	add	r3, r5
 8006b28:	6023      	str	r3, [r4, #0]
 8006b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	bb62      	cbnz	r2, 8006b8c <_malloc_r+0xdc>
 8006b32:	f8c8 7000 	str.w	r7, [r8]
 8006b36:	e00f      	b.n	8006b58 <_malloc_r+0xa8>
 8006b38:	6822      	ldr	r2, [r4, #0]
 8006b3a:	1b52      	subs	r2, r2, r5
 8006b3c:	d420      	bmi.n	8006b80 <_malloc_r+0xd0>
 8006b3e:	2a0b      	cmp	r2, #11
 8006b40:	d917      	bls.n	8006b72 <_malloc_r+0xc2>
 8006b42:	1961      	adds	r1, r4, r5
 8006b44:	42a3      	cmp	r3, r4
 8006b46:	6025      	str	r5, [r4, #0]
 8006b48:	bf18      	it	ne
 8006b4a:	6059      	strne	r1, [r3, #4]
 8006b4c:	6863      	ldr	r3, [r4, #4]
 8006b4e:	bf08      	it	eq
 8006b50:	f8c8 1000 	streq.w	r1, [r8]
 8006b54:	5162      	str	r2, [r4, r5]
 8006b56:	604b      	str	r3, [r1, #4]
 8006b58:	4630      	mov	r0, r6
 8006b5a:	f000 f82f 	bl	8006bbc <__malloc_unlock>
 8006b5e:	f104 000b 	add.w	r0, r4, #11
 8006b62:	1d23      	adds	r3, r4, #4
 8006b64:	f020 0007 	bic.w	r0, r0, #7
 8006b68:	1ac2      	subs	r2, r0, r3
 8006b6a:	bf1c      	itt	ne
 8006b6c:	1a1b      	subne	r3, r3, r0
 8006b6e:	50a3      	strne	r3, [r4, r2]
 8006b70:	e7af      	b.n	8006ad2 <_malloc_r+0x22>
 8006b72:	6862      	ldr	r2, [r4, #4]
 8006b74:	42a3      	cmp	r3, r4
 8006b76:	bf0c      	ite	eq
 8006b78:	f8c8 2000 	streq.w	r2, [r8]
 8006b7c:	605a      	strne	r2, [r3, #4]
 8006b7e:	e7eb      	b.n	8006b58 <_malloc_r+0xa8>
 8006b80:	4623      	mov	r3, r4
 8006b82:	6864      	ldr	r4, [r4, #4]
 8006b84:	e7ae      	b.n	8006ae4 <_malloc_r+0x34>
 8006b86:	463c      	mov	r4, r7
 8006b88:	687f      	ldr	r7, [r7, #4]
 8006b8a:	e7b6      	b.n	8006afa <_malloc_r+0x4a>
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	42a3      	cmp	r3, r4
 8006b92:	d1fb      	bne.n	8006b8c <_malloc_r+0xdc>
 8006b94:	2300      	movs	r3, #0
 8006b96:	6053      	str	r3, [r2, #4]
 8006b98:	e7de      	b.n	8006b58 <_malloc_r+0xa8>
 8006b9a:	230c      	movs	r3, #12
 8006b9c:	6033      	str	r3, [r6, #0]
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	f000 f80c 	bl	8006bbc <__malloc_unlock>
 8006ba4:	e794      	b.n	8006ad0 <_malloc_r+0x20>
 8006ba6:	6005      	str	r5, [r0, #0]
 8006ba8:	e7d6      	b.n	8006b58 <_malloc_r+0xa8>
 8006baa:	bf00      	nop
 8006bac:	2000058c 	.word	0x2000058c

08006bb0 <__malloc_lock>:
 8006bb0:	4801      	ldr	r0, [pc, #4]	@ (8006bb8 <__malloc_lock+0x8>)
 8006bb2:	f7ff b890 	b.w	8005cd6 <__retarget_lock_acquire_recursive>
 8006bb6:	bf00      	nop
 8006bb8:	20000584 	.word	0x20000584

08006bbc <__malloc_unlock>:
 8006bbc:	4801      	ldr	r0, [pc, #4]	@ (8006bc4 <__malloc_unlock+0x8>)
 8006bbe:	f7ff b88b 	b.w	8005cd8 <__retarget_lock_release_recursive>
 8006bc2:	bf00      	nop
 8006bc4:	20000584 	.word	0x20000584

08006bc8 <_Balloc>:
 8006bc8:	b570      	push	{r4, r5, r6, lr}
 8006bca:	69c6      	ldr	r6, [r0, #28]
 8006bcc:	4604      	mov	r4, r0
 8006bce:	460d      	mov	r5, r1
 8006bd0:	b976      	cbnz	r6, 8006bf0 <_Balloc+0x28>
 8006bd2:	2010      	movs	r0, #16
 8006bd4:	f7ff ff42 	bl	8006a5c <malloc>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	61e0      	str	r0, [r4, #28]
 8006bdc:	b920      	cbnz	r0, 8006be8 <_Balloc+0x20>
 8006bde:	4b18      	ldr	r3, [pc, #96]	@ (8006c40 <_Balloc+0x78>)
 8006be0:	4818      	ldr	r0, [pc, #96]	@ (8006c44 <_Balloc+0x7c>)
 8006be2:	216b      	movs	r1, #107	@ 0x6b
 8006be4:	f7ff f87a 	bl	8005cdc <__assert_func>
 8006be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bec:	6006      	str	r6, [r0, #0]
 8006bee:	60c6      	str	r6, [r0, #12]
 8006bf0:	69e6      	ldr	r6, [r4, #28]
 8006bf2:	68f3      	ldr	r3, [r6, #12]
 8006bf4:	b183      	cbz	r3, 8006c18 <_Balloc+0x50>
 8006bf6:	69e3      	ldr	r3, [r4, #28]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bfe:	b9b8      	cbnz	r0, 8006c30 <_Balloc+0x68>
 8006c00:	2101      	movs	r1, #1
 8006c02:	fa01 f605 	lsl.w	r6, r1, r5
 8006c06:	1d72      	adds	r2, r6, #5
 8006c08:	0092      	lsls	r2, r2, #2
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	f000 ff81 	bl	8007b12 <_calloc_r>
 8006c10:	b160      	cbz	r0, 8006c2c <_Balloc+0x64>
 8006c12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c16:	e00e      	b.n	8006c36 <_Balloc+0x6e>
 8006c18:	2221      	movs	r2, #33	@ 0x21
 8006c1a:	2104      	movs	r1, #4
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f000 ff78 	bl	8007b12 <_calloc_r>
 8006c22:	69e3      	ldr	r3, [r4, #28]
 8006c24:	60f0      	str	r0, [r6, #12]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1e4      	bne.n	8006bf6 <_Balloc+0x2e>
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	bd70      	pop	{r4, r5, r6, pc}
 8006c30:	6802      	ldr	r2, [r0, #0]
 8006c32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c36:	2300      	movs	r3, #0
 8006c38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c3c:	e7f7      	b.n	8006c2e <_Balloc+0x66>
 8006c3e:	bf00      	nop
 8006c40:	080081bd 	.word	0x080081bd
 8006c44:	0800823d 	.word	0x0800823d

08006c48 <_Bfree>:
 8006c48:	b570      	push	{r4, r5, r6, lr}
 8006c4a:	69c6      	ldr	r6, [r0, #28]
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	460c      	mov	r4, r1
 8006c50:	b976      	cbnz	r6, 8006c70 <_Bfree+0x28>
 8006c52:	2010      	movs	r0, #16
 8006c54:	f7ff ff02 	bl	8006a5c <malloc>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	61e8      	str	r0, [r5, #28]
 8006c5c:	b920      	cbnz	r0, 8006c68 <_Bfree+0x20>
 8006c5e:	4b09      	ldr	r3, [pc, #36]	@ (8006c84 <_Bfree+0x3c>)
 8006c60:	4809      	ldr	r0, [pc, #36]	@ (8006c88 <_Bfree+0x40>)
 8006c62:	218f      	movs	r1, #143	@ 0x8f
 8006c64:	f7ff f83a 	bl	8005cdc <__assert_func>
 8006c68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c6c:	6006      	str	r6, [r0, #0]
 8006c6e:	60c6      	str	r6, [r0, #12]
 8006c70:	b13c      	cbz	r4, 8006c82 <_Bfree+0x3a>
 8006c72:	69eb      	ldr	r3, [r5, #28]
 8006c74:	6862      	ldr	r2, [r4, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c7c:	6021      	str	r1, [r4, #0]
 8006c7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c82:	bd70      	pop	{r4, r5, r6, pc}
 8006c84:	080081bd 	.word	0x080081bd
 8006c88:	0800823d 	.word	0x0800823d

08006c8c <__multadd>:
 8006c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c90:	690d      	ldr	r5, [r1, #16]
 8006c92:	4607      	mov	r7, r0
 8006c94:	460c      	mov	r4, r1
 8006c96:	461e      	mov	r6, r3
 8006c98:	f101 0c14 	add.w	ip, r1, #20
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	f8dc 3000 	ldr.w	r3, [ip]
 8006ca2:	b299      	uxth	r1, r3
 8006ca4:	fb02 6101 	mla	r1, r2, r1, r6
 8006ca8:	0c1e      	lsrs	r6, r3, #16
 8006caa:	0c0b      	lsrs	r3, r1, #16
 8006cac:	fb02 3306 	mla	r3, r2, r6, r3
 8006cb0:	b289      	uxth	r1, r1
 8006cb2:	3001      	adds	r0, #1
 8006cb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cb8:	4285      	cmp	r5, r0
 8006cba:	f84c 1b04 	str.w	r1, [ip], #4
 8006cbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cc2:	dcec      	bgt.n	8006c9e <__multadd+0x12>
 8006cc4:	b30e      	cbz	r6, 8006d0a <__multadd+0x7e>
 8006cc6:	68a3      	ldr	r3, [r4, #8]
 8006cc8:	42ab      	cmp	r3, r5
 8006cca:	dc19      	bgt.n	8006d00 <__multadd+0x74>
 8006ccc:	6861      	ldr	r1, [r4, #4]
 8006cce:	4638      	mov	r0, r7
 8006cd0:	3101      	adds	r1, #1
 8006cd2:	f7ff ff79 	bl	8006bc8 <_Balloc>
 8006cd6:	4680      	mov	r8, r0
 8006cd8:	b928      	cbnz	r0, 8006ce6 <__multadd+0x5a>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8006d10 <__multadd+0x84>)
 8006cde:	480d      	ldr	r0, [pc, #52]	@ (8006d14 <__multadd+0x88>)
 8006ce0:	21ba      	movs	r1, #186	@ 0xba
 8006ce2:	f7fe fffb 	bl	8005cdc <__assert_func>
 8006ce6:	6922      	ldr	r2, [r4, #16]
 8006ce8:	3202      	adds	r2, #2
 8006cea:	f104 010c 	add.w	r1, r4, #12
 8006cee:	0092      	lsls	r2, r2, #2
 8006cf0:	300c      	adds	r0, #12
 8006cf2:	f000 fef9 	bl	8007ae8 <memcpy>
 8006cf6:	4621      	mov	r1, r4
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	f7ff ffa5 	bl	8006c48 <_Bfree>
 8006cfe:	4644      	mov	r4, r8
 8006d00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d04:	3501      	adds	r5, #1
 8006d06:	615e      	str	r6, [r3, #20]
 8006d08:	6125      	str	r5, [r4, #16]
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d10:	0800822c 	.word	0x0800822c
 8006d14:	0800823d 	.word	0x0800823d

08006d18 <__hi0bits>:
 8006d18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	bf36      	itet	cc
 8006d20:	0403      	lslcc	r3, r0, #16
 8006d22:	2000      	movcs	r0, #0
 8006d24:	2010      	movcc	r0, #16
 8006d26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d2a:	bf3c      	itt	cc
 8006d2c:	021b      	lslcc	r3, r3, #8
 8006d2e:	3008      	addcc	r0, #8
 8006d30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d34:	bf3c      	itt	cc
 8006d36:	011b      	lslcc	r3, r3, #4
 8006d38:	3004      	addcc	r0, #4
 8006d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d3e:	bf3c      	itt	cc
 8006d40:	009b      	lslcc	r3, r3, #2
 8006d42:	3002      	addcc	r0, #2
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	db05      	blt.n	8006d54 <__hi0bits+0x3c>
 8006d48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d4c:	f100 0001 	add.w	r0, r0, #1
 8006d50:	bf08      	it	eq
 8006d52:	2020      	moveq	r0, #32
 8006d54:	4770      	bx	lr

08006d56 <__lo0bits>:
 8006d56:	6803      	ldr	r3, [r0, #0]
 8006d58:	4602      	mov	r2, r0
 8006d5a:	f013 0007 	ands.w	r0, r3, #7
 8006d5e:	d00b      	beq.n	8006d78 <__lo0bits+0x22>
 8006d60:	07d9      	lsls	r1, r3, #31
 8006d62:	d421      	bmi.n	8006da8 <__lo0bits+0x52>
 8006d64:	0798      	lsls	r0, r3, #30
 8006d66:	bf49      	itett	mi
 8006d68:	085b      	lsrmi	r3, r3, #1
 8006d6a:	089b      	lsrpl	r3, r3, #2
 8006d6c:	2001      	movmi	r0, #1
 8006d6e:	6013      	strmi	r3, [r2, #0]
 8006d70:	bf5c      	itt	pl
 8006d72:	6013      	strpl	r3, [r2, #0]
 8006d74:	2002      	movpl	r0, #2
 8006d76:	4770      	bx	lr
 8006d78:	b299      	uxth	r1, r3
 8006d7a:	b909      	cbnz	r1, 8006d80 <__lo0bits+0x2a>
 8006d7c:	0c1b      	lsrs	r3, r3, #16
 8006d7e:	2010      	movs	r0, #16
 8006d80:	b2d9      	uxtb	r1, r3
 8006d82:	b909      	cbnz	r1, 8006d88 <__lo0bits+0x32>
 8006d84:	3008      	adds	r0, #8
 8006d86:	0a1b      	lsrs	r3, r3, #8
 8006d88:	0719      	lsls	r1, r3, #28
 8006d8a:	bf04      	itt	eq
 8006d8c:	091b      	lsreq	r3, r3, #4
 8006d8e:	3004      	addeq	r0, #4
 8006d90:	0799      	lsls	r1, r3, #30
 8006d92:	bf04      	itt	eq
 8006d94:	089b      	lsreq	r3, r3, #2
 8006d96:	3002      	addeq	r0, #2
 8006d98:	07d9      	lsls	r1, r3, #31
 8006d9a:	d403      	bmi.n	8006da4 <__lo0bits+0x4e>
 8006d9c:	085b      	lsrs	r3, r3, #1
 8006d9e:	f100 0001 	add.w	r0, r0, #1
 8006da2:	d003      	beq.n	8006dac <__lo0bits+0x56>
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	4770      	bx	lr
 8006da8:	2000      	movs	r0, #0
 8006daa:	4770      	bx	lr
 8006dac:	2020      	movs	r0, #32
 8006dae:	4770      	bx	lr

08006db0 <__i2b>:
 8006db0:	b510      	push	{r4, lr}
 8006db2:	460c      	mov	r4, r1
 8006db4:	2101      	movs	r1, #1
 8006db6:	f7ff ff07 	bl	8006bc8 <_Balloc>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	b928      	cbnz	r0, 8006dca <__i2b+0x1a>
 8006dbe:	4b05      	ldr	r3, [pc, #20]	@ (8006dd4 <__i2b+0x24>)
 8006dc0:	4805      	ldr	r0, [pc, #20]	@ (8006dd8 <__i2b+0x28>)
 8006dc2:	f240 1145 	movw	r1, #325	@ 0x145
 8006dc6:	f7fe ff89 	bl	8005cdc <__assert_func>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	6144      	str	r4, [r0, #20]
 8006dce:	6103      	str	r3, [r0, #16]
 8006dd0:	bd10      	pop	{r4, pc}
 8006dd2:	bf00      	nop
 8006dd4:	0800822c 	.word	0x0800822c
 8006dd8:	0800823d 	.word	0x0800823d

08006ddc <__multiply>:
 8006ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de0:	4617      	mov	r7, r2
 8006de2:	690a      	ldr	r2, [r1, #16]
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	bfa8      	it	ge
 8006dea:	463b      	movge	r3, r7
 8006dec:	4689      	mov	r9, r1
 8006dee:	bfa4      	itt	ge
 8006df0:	460f      	movge	r7, r1
 8006df2:	4699      	movge	r9, r3
 8006df4:	693d      	ldr	r5, [r7, #16]
 8006df6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	6879      	ldr	r1, [r7, #4]
 8006dfe:	eb05 060a 	add.w	r6, r5, sl
 8006e02:	42b3      	cmp	r3, r6
 8006e04:	b085      	sub	sp, #20
 8006e06:	bfb8      	it	lt
 8006e08:	3101      	addlt	r1, #1
 8006e0a:	f7ff fedd 	bl	8006bc8 <_Balloc>
 8006e0e:	b930      	cbnz	r0, 8006e1e <__multiply+0x42>
 8006e10:	4602      	mov	r2, r0
 8006e12:	4b41      	ldr	r3, [pc, #260]	@ (8006f18 <__multiply+0x13c>)
 8006e14:	4841      	ldr	r0, [pc, #260]	@ (8006f1c <__multiply+0x140>)
 8006e16:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e1a:	f7fe ff5f 	bl	8005cdc <__assert_func>
 8006e1e:	f100 0414 	add.w	r4, r0, #20
 8006e22:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006e26:	4623      	mov	r3, r4
 8006e28:	2200      	movs	r2, #0
 8006e2a:	4573      	cmp	r3, lr
 8006e2c:	d320      	bcc.n	8006e70 <__multiply+0x94>
 8006e2e:	f107 0814 	add.w	r8, r7, #20
 8006e32:	f109 0114 	add.w	r1, r9, #20
 8006e36:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006e3a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006e3e:	9302      	str	r3, [sp, #8]
 8006e40:	1beb      	subs	r3, r5, r7
 8006e42:	3b15      	subs	r3, #21
 8006e44:	f023 0303 	bic.w	r3, r3, #3
 8006e48:	3304      	adds	r3, #4
 8006e4a:	3715      	adds	r7, #21
 8006e4c:	42bd      	cmp	r5, r7
 8006e4e:	bf38      	it	cc
 8006e50:	2304      	movcc	r3, #4
 8006e52:	9301      	str	r3, [sp, #4]
 8006e54:	9b02      	ldr	r3, [sp, #8]
 8006e56:	9103      	str	r1, [sp, #12]
 8006e58:	428b      	cmp	r3, r1
 8006e5a:	d80c      	bhi.n	8006e76 <__multiply+0x9a>
 8006e5c:	2e00      	cmp	r6, #0
 8006e5e:	dd03      	ble.n	8006e68 <__multiply+0x8c>
 8006e60:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d055      	beq.n	8006f14 <__multiply+0x138>
 8006e68:	6106      	str	r6, [r0, #16]
 8006e6a:	b005      	add	sp, #20
 8006e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e70:	f843 2b04 	str.w	r2, [r3], #4
 8006e74:	e7d9      	b.n	8006e2a <__multiply+0x4e>
 8006e76:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e7a:	f1ba 0f00 	cmp.w	sl, #0
 8006e7e:	d01f      	beq.n	8006ec0 <__multiply+0xe4>
 8006e80:	46c4      	mov	ip, r8
 8006e82:	46a1      	mov	r9, r4
 8006e84:	2700      	movs	r7, #0
 8006e86:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006e8a:	f8d9 3000 	ldr.w	r3, [r9]
 8006e8e:	fa1f fb82 	uxth.w	fp, r2
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	fb0a 330b 	mla	r3, sl, fp, r3
 8006e98:	443b      	add	r3, r7
 8006e9a:	f8d9 7000 	ldr.w	r7, [r9]
 8006e9e:	0c12      	lsrs	r2, r2, #16
 8006ea0:	0c3f      	lsrs	r7, r7, #16
 8006ea2:	fb0a 7202 	mla	r2, sl, r2, r7
 8006ea6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eb0:	4565      	cmp	r5, ip
 8006eb2:	f849 3b04 	str.w	r3, [r9], #4
 8006eb6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006eba:	d8e4      	bhi.n	8006e86 <__multiply+0xaa>
 8006ebc:	9b01      	ldr	r3, [sp, #4]
 8006ebe:	50e7      	str	r7, [r4, r3]
 8006ec0:	9b03      	ldr	r3, [sp, #12]
 8006ec2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006ec6:	3104      	adds	r1, #4
 8006ec8:	f1b9 0f00 	cmp.w	r9, #0
 8006ecc:	d020      	beq.n	8006f10 <__multiply+0x134>
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	4647      	mov	r7, r8
 8006ed2:	46a4      	mov	ip, r4
 8006ed4:	f04f 0a00 	mov.w	sl, #0
 8006ed8:	f8b7 b000 	ldrh.w	fp, [r7]
 8006edc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ee0:	fb09 220b 	mla	r2, r9, fp, r2
 8006ee4:	4452      	add	r2, sl
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eec:	f84c 3b04 	str.w	r3, [ip], #4
 8006ef0:	f857 3b04 	ldr.w	r3, [r7], #4
 8006ef4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ef8:	f8bc 3000 	ldrh.w	r3, [ip]
 8006efc:	fb09 330a 	mla	r3, r9, sl, r3
 8006f00:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006f04:	42bd      	cmp	r5, r7
 8006f06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f0a:	d8e5      	bhi.n	8006ed8 <__multiply+0xfc>
 8006f0c:	9a01      	ldr	r2, [sp, #4]
 8006f0e:	50a3      	str	r3, [r4, r2]
 8006f10:	3404      	adds	r4, #4
 8006f12:	e79f      	b.n	8006e54 <__multiply+0x78>
 8006f14:	3e01      	subs	r6, #1
 8006f16:	e7a1      	b.n	8006e5c <__multiply+0x80>
 8006f18:	0800822c 	.word	0x0800822c
 8006f1c:	0800823d 	.word	0x0800823d

08006f20 <__pow5mult>:
 8006f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f24:	4615      	mov	r5, r2
 8006f26:	f012 0203 	ands.w	r2, r2, #3
 8006f2a:	4607      	mov	r7, r0
 8006f2c:	460e      	mov	r6, r1
 8006f2e:	d007      	beq.n	8006f40 <__pow5mult+0x20>
 8006f30:	4c25      	ldr	r4, [pc, #148]	@ (8006fc8 <__pow5mult+0xa8>)
 8006f32:	3a01      	subs	r2, #1
 8006f34:	2300      	movs	r3, #0
 8006f36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f3a:	f7ff fea7 	bl	8006c8c <__multadd>
 8006f3e:	4606      	mov	r6, r0
 8006f40:	10ad      	asrs	r5, r5, #2
 8006f42:	d03d      	beq.n	8006fc0 <__pow5mult+0xa0>
 8006f44:	69fc      	ldr	r4, [r7, #28]
 8006f46:	b97c      	cbnz	r4, 8006f68 <__pow5mult+0x48>
 8006f48:	2010      	movs	r0, #16
 8006f4a:	f7ff fd87 	bl	8006a5c <malloc>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	61f8      	str	r0, [r7, #28]
 8006f52:	b928      	cbnz	r0, 8006f60 <__pow5mult+0x40>
 8006f54:	4b1d      	ldr	r3, [pc, #116]	@ (8006fcc <__pow5mult+0xac>)
 8006f56:	481e      	ldr	r0, [pc, #120]	@ (8006fd0 <__pow5mult+0xb0>)
 8006f58:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f5c:	f7fe febe 	bl	8005cdc <__assert_func>
 8006f60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f64:	6004      	str	r4, [r0, #0]
 8006f66:	60c4      	str	r4, [r0, #12]
 8006f68:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f70:	b94c      	cbnz	r4, 8006f86 <__pow5mult+0x66>
 8006f72:	f240 2171 	movw	r1, #625	@ 0x271
 8006f76:	4638      	mov	r0, r7
 8006f78:	f7ff ff1a 	bl	8006db0 <__i2b>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f82:	4604      	mov	r4, r0
 8006f84:	6003      	str	r3, [r0, #0]
 8006f86:	f04f 0900 	mov.w	r9, #0
 8006f8a:	07eb      	lsls	r3, r5, #31
 8006f8c:	d50a      	bpl.n	8006fa4 <__pow5mult+0x84>
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4622      	mov	r2, r4
 8006f92:	4638      	mov	r0, r7
 8006f94:	f7ff ff22 	bl	8006ddc <__multiply>
 8006f98:	4631      	mov	r1, r6
 8006f9a:	4680      	mov	r8, r0
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	f7ff fe53 	bl	8006c48 <_Bfree>
 8006fa2:	4646      	mov	r6, r8
 8006fa4:	106d      	asrs	r5, r5, #1
 8006fa6:	d00b      	beq.n	8006fc0 <__pow5mult+0xa0>
 8006fa8:	6820      	ldr	r0, [r4, #0]
 8006faa:	b938      	cbnz	r0, 8006fbc <__pow5mult+0x9c>
 8006fac:	4622      	mov	r2, r4
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7ff ff13 	bl	8006ddc <__multiply>
 8006fb6:	6020      	str	r0, [r4, #0]
 8006fb8:	f8c0 9000 	str.w	r9, [r0]
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	e7e4      	b.n	8006f8a <__pow5mult+0x6a>
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fc6:	bf00      	nop
 8006fc8:	080082b4 	.word	0x080082b4
 8006fcc:	080081bd 	.word	0x080081bd
 8006fd0:	0800823d 	.word	0x0800823d

08006fd4 <__lshift>:
 8006fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd8:	460c      	mov	r4, r1
 8006fda:	6849      	ldr	r1, [r1, #4]
 8006fdc:	6923      	ldr	r3, [r4, #16]
 8006fde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006fe2:	68a3      	ldr	r3, [r4, #8]
 8006fe4:	4607      	mov	r7, r0
 8006fe6:	4691      	mov	r9, r2
 8006fe8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fec:	f108 0601 	add.w	r6, r8, #1
 8006ff0:	42b3      	cmp	r3, r6
 8006ff2:	db0b      	blt.n	800700c <__lshift+0x38>
 8006ff4:	4638      	mov	r0, r7
 8006ff6:	f7ff fde7 	bl	8006bc8 <_Balloc>
 8006ffa:	4605      	mov	r5, r0
 8006ffc:	b948      	cbnz	r0, 8007012 <__lshift+0x3e>
 8006ffe:	4602      	mov	r2, r0
 8007000:	4b28      	ldr	r3, [pc, #160]	@ (80070a4 <__lshift+0xd0>)
 8007002:	4829      	ldr	r0, [pc, #164]	@ (80070a8 <__lshift+0xd4>)
 8007004:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007008:	f7fe fe68 	bl	8005cdc <__assert_func>
 800700c:	3101      	adds	r1, #1
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	e7ee      	b.n	8006ff0 <__lshift+0x1c>
 8007012:	2300      	movs	r3, #0
 8007014:	f100 0114 	add.w	r1, r0, #20
 8007018:	f100 0210 	add.w	r2, r0, #16
 800701c:	4618      	mov	r0, r3
 800701e:	4553      	cmp	r3, sl
 8007020:	db33      	blt.n	800708a <__lshift+0xb6>
 8007022:	6920      	ldr	r0, [r4, #16]
 8007024:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007028:	f104 0314 	add.w	r3, r4, #20
 800702c:	f019 091f 	ands.w	r9, r9, #31
 8007030:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007034:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007038:	d02b      	beq.n	8007092 <__lshift+0xbe>
 800703a:	f1c9 0e20 	rsb	lr, r9, #32
 800703e:	468a      	mov	sl, r1
 8007040:	2200      	movs	r2, #0
 8007042:	6818      	ldr	r0, [r3, #0]
 8007044:	fa00 f009 	lsl.w	r0, r0, r9
 8007048:	4310      	orrs	r0, r2
 800704a:	f84a 0b04 	str.w	r0, [sl], #4
 800704e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007052:	459c      	cmp	ip, r3
 8007054:	fa22 f20e 	lsr.w	r2, r2, lr
 8007058:	d8f3      	bhi.n	8007042 <__lshift+0x6e>
 800705a:	ebac 0304 	sub.w	r3, ip, r4
 800705e:	3b15      	subs	r3, #21
 8007060:	f023 0303 	bic.w	r3, r3, #3
 8007064:	3304      	adds	r3, #4
 8007066:	f104 0015 	add.w	r0, r4, #21
 800706a:	4560      	cmp	r0, ip
 800706c:	bf88      	it	hi
 800706e:	2304      	movhi	r3, #4
 8007070:	50ca      	str	r2, [r1, r3]
 8007072:	b10a      	cbz	r2, 8007078 <__lshift+0xa4>
 8007074:	f108 0602 	add.w	r6, r8, #2
 8007078:	3e01      	subs	r6, #1
 800707a:	4638      	mov	r0, r7
 800707c:	612e      	str	r6, [r5, #16]
 800707e:	4621      	mov	r1, r4
 8007080:	f7ff fde2 	bl	8006c48 <_Bfree>
 8007084:	4628      	mov	r0, r5
 8007086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800708a:	f842 0f04 	str.w	r0, [r2, #4]!
 800708e:	3301      	adds	r3, #1
 8007090:	e7c5      	b.n	800701e <__lshift+0x4a>
 8007092:	3904      	subs	r1, #4
 8007094:	f853 2b04 	ldr.w	r2, [r3], #4
 8007098:	f841 2f04 	str.w	r2, [r1, #4]!
 800709c:	459c      	cmp	ip, r3
 800709e:	d8f9      	bhi.n	8007094 <__lshift+0xc0>
 80070a0:	e7ea      	b.n	8007078 <__lshift+0xa4>
 80070a2:	bf00      	nop
 80070a4:	0800822c 	.word	0x0800822c
 80070a8:	0800823d 	.word	0x0800823d

080070ac <__mcmp>:
 80070ac:	690a      	ldr	r2, [r1, #16]
 80070ae:	4603      	mov	r3, r0
 80070b0:	6900      	ldr	r0, [r0, #16]
 80070b2:	1a80      	subs	r0, r0, r2
 80070b4:	b530      	push	{r4, r5, lr}
 80070b6:	d10e      	bne.n	80070d6 <__mcmp+0x2a>
 80070b8:	3314      	adds	r3, #20
 80070ba:	3114      	adds	r1, #20
 80070bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070cc:	4295      	cmp	r5, r2
 80070ce:	d003      	beq.n	80070d8 <__mcmp+0x2c>
 80070d0:	d205      	bcs.n	80070de <__mcmp+0x32>
 80070d2:	f04f 30ff 	mov.w	r0, #4294967295
 80070d6:	bd30      	pop	{r4, r5, pc}
 80070d8:	42a3      	cmp	r3, r4
 80070da:	d3f3      	bcc.n	80070c4 <__mcmp+0x18>
 80070dc:	e7fb      	b.n	80070d6 <__mcmp+0x2a>
 80070de:	2001      	movs	r0, #1
 80070e0:	e7f9      	b.n	80070d6 <__mcmp+0x2a>
	...

080070e4 <__mdiff>:
 80070e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e8:	4689      	mov	r9, r1
 80070ea:	4606      	mov	r6, r0
 80070ec:	4611      	mov	r1, r2
 80070ee:	4648      	mov	r0, r9
 80070f0:	4614      	mov	r4, r2
 80070f2:	f7ff ffdb 	bl	80070ac <__mcmp>
 80070f6:	1e05      	subs	r5, r0, #0
 80070f8:	d112      	bne.n	8007120 <__mdiff+0x3c>
 80070fa:	4629      	mov	r1, r5
 80070fc:	4630      	mov	r0, r6
 80070fe:	f7ff fd63 	bl	8006bc8 <_Balloc>
 8007102:	4602      	mov	r2, r0
 8007104:	b928      	cbnz	r0, 8007112 <__mdiff+0x2e>
 8007106:	4b3f      	ldr	r3, [pc, #252]	@ (8007204 <__mdiff+0x120>)
 8007108:	f240 2137 	movw	r1, #567	@ 0x237
 800710c:	483e      	ldr	r0, [pc, #248]	@ (8007208 <__mdiff+0x124>)
 800710e:	f7fe fde5 	bl	8005cdc <__assert_func>
 8007112:	2301      	movs	r3, #1
 8007114:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007118:	4610      	mov	r0, r2
 800711a:	b003      	add	sp, #12
 800711c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007120:	bfbc      	itt	lt
 8007122:	464b      	movlt	r3, r9
 8007124:	46a1      	movlt	r9, r4
 8007126:	4630      	mov	r0, r6
 8007128:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800712c:	bfba      	itte	lt
 800712e:	461c      	movlt	r4, r3
 8007130:	2501      	movlt	r5, #1
 8007132:	2500      	movge	r5, #0
 8007134:	f7ff fd48 	bl	8006bc8 <_Balloc>
 8007138:	4602      	mov	r2, r0
 800713a:	b918      	cbnz	r0, 8007144 <__mdiff+0x60>
 800713c:	4b31      	ldr	r3, [pc, #196]	@ (8007204 <__mdiff+0x120>)
 800713e:	f240 2145 	movw	r1, #581	@ 0x245
 8007142:	e7e3      	b.n	800710c <__mdiff+0x28>
 8007144:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007148:	6926      	ldr	r6, [r4, #16]
 800714a:	60c5      	str	r5, [r0, #12]
 800714c:	f109 0310 	add.w	r3, r9, #16
 8007150:	f109 0514 	add.w	r5, r9, #20
 8007154:	f104 0e14 	add.w	lr, r4, #20
 8007158:	f100 0b14 	add.w	fp, r0, #20
 800715c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007160:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007164:	9301      	str	r3, [sp, #4]
 8007166:	46d9      	mov	r9, fp
 8007168:	f04f 0c00 	mov.w	ip, #0
 800716c:	9b01      	ldr	r3, [sp, #4]
 800716e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007172:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007176:	9301      	str	r3, [sp, #4]
 8007178:	fa1f f38a 	uxth.w	r3, sl
 800717c:	4619      	mov	r1, r3
 800717e:	b283      	uxth	r3, r0
 8007180:	1acb      	subs	r3, r1, r3
 8007182:	0c00      	lsrs	r0, r0, #16
 8007184:	4463      	add	r3, ip
 8007186:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800718a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800718e:	b29b      	uxth	r3, r3
 8007190:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007194:	4576      	cmp	r6, lr
 8007196:	f849 3b04 	str.w	r3, [r9], #4
 800719a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800719e:	d8e5      	bhi.n	800716c <__mdiff+0x88>
 80071a0:	1b33      	subs	r3, r6, r4
 80071a2:	3b15      	subs	r3, #21
 80071a4:	f023 0303 	bic.w	r3, r3, #3
 80071a8:	3415      	adds	r4, #21
 80071aa:	3304      	adds	r3, #4
 80071ac:	42a6      	cmp	r6, r4
 80071ae:	bf38      	it	cc
 80071b0:	2304      	movcc	r3, #4
 80071b2:	441d      	add	r5, r3
 80071b4:	445b      	add	r3, fp
 80071b6:	461e      	mov	r6, r3
 80071b8:	462c      	mov	r4, r5
 80071ba:	4544      	cmp	r4, r8
 80071bc:	d30e      	bcc.n	80071dc <__mdiff+0xf8>
 80071be:	f108 0103 	add.w	r1, r8, #3
 80071c2:	1b49      	subs	r1, r1, r5
 80071c4:	f021 0103 	bic.w	r1, r1, #3
 80071c8:	3d03      	subs	r5, #3
 80071ca:	45a8      	cmp	r8, r5
 80071cc:	bf38      	it	cc
 80071ce:	2100      	movcc	r1, #0
 80071d0:	440b      	add	r3, r1
 80071d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071d6:	b191      	cbz	r1, 80071fe <__mdiff+0x11a>
 80071d8:	6117      	str	r7, [r2, #16]
 80071da:	e79d      	b.n	8007118 <__mdiff+0x34>
 80071dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80071e0:	46e6      	mov	lr, ip
 80071e2:	0c08      	lsrs	r0, r1, #16
 80071e4:	fa1c fc81 	uxtah	ip, ip, r1
 80071e8:	4471      	add	r1, lr
 80071ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80071ee:	b289      	uxth	r1, r1
 80071f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80071f4:	f846 1b04 	str.w	r1, [r6], #4
 80071f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071fc:	e7dd      	b.n	80071ba <__mdiff+0xd6>
 80071fe:	3f01      	subs	r7, #1
 8007200:	e7e7      	b.n	80071d2 <__mdiff+0xee>
 8007202:	bf00      	nop
 8007204:	0800822c 	.word	0x0800822c
 8007208:	0800823d 	.word	0x0800823d

0800720c <__d2b>:
 800720c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007210:	460f      	mov	r7, r1
 8007212:	2101      	movs	r1, #1
 8007214:	ec59 8b10 	vmov	r8, r9, d0
 8007218:	4616      	mov	r6, r2
 800721a:	f7ff fcd5 	bl	8006bc8 <_Balloc>
 800721e:	4604      	mov	r4, r0
 8007220:	b930      	cbnz	r0, 8007230 <__d2b+0x24>
 8007222:	4602      	mov	r2, r0
 8007224:	4b23      	ldr	r3, [pc, #140]	@ (80072b4 <__d2b+0xa8>)
 8007226:	4824      	ldr	r0, [pc, #144]	@ (80072b8 <__d2b+0xac>)
 8007228:	f240 310f 	movw	r1, #783	@ 0x30f
 800722c:	f7fe fd56 	bl	8005cdc <__assert_func>
 8007230:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007234:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007238:	b10d      	cbz	r5, 800723e <__d2b+0x32>
 800723a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800723e:	9301      	str	r3, [sp, #4]
 8007240:	f1b8 0300 	subs.w	r3, r8, #0
 8007244:	d023      	beq.n	800728e <__d2b+0x82>
 8007246:	4668      	mov	r0, sp
 8007248:	9300      	str	r3, [sp, #0]
 800724a:	f7ff fd84 	bl	8006d56 <__lo0bits>
 800724e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007252:	b1d0      	cbz	r0, 800728a <__d2b+0x7e>
 8007254:	f1c0 0320 	rsb	r3, r0, #32
 8007258:	fa02 f303 	lsl.w	r3, r2, r3
 800725c:	430b      	orrs	r3, r1
 800725e:	40c2      	lsrs	r2, r0
 8007260:	6163      	str	r3, [r4, #20]
 8007262:	9201      	str	r2, [sp, #4]
 8007264:	9b01      	ldr	r3, [sp, #4]
 8007266:	61a3      	str	r3, [r4, #24]
 8007268:	2b00      	cmp	r3, #0
 800726a:	bf0c      	ite	eq
 800726c:	2201      	moveq	r2, #1
 800726e:	2202      	movne	r2, #2
 8007270:	6122      	str	r2, [r4, #16]
 8007272:	b1a5      	cbz	r5, 800729e <__d2b+0x92>
 8007274:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007278:	4405      	add	r5, r0
 800727a:	603d      	str	r5, [r7, #0]
 800727c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007280:	6030      	str	r0, [r6, #0]
 8007282:	4620      	mov	r0, r4
 8007284:	b003      	add	sp, #12
 8007286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800728a:	6161      	str	r1, [r4, #20]
 800728c:	e7ea      	b.n	8007264 <__d2b+0x58>
 800728e:	a801      	add	r0, sp, #4
 8007290:	f7ff fd61 	bl	8006d56 <__lo0bits>
 8007294:	9b01      	ldr	r3, [sp, #4]
 8007296:	6163      	str	r3, [r4, #20]
 8007298:	3020      	adds	r0, #32
 800729a:	2201      	movs	r2, #1
 800729c:	e7e8      	b.n	8007270 <__d2b+0x64>
 800729e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80072a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80072a6:	6038      	str	r0, [r7, #0]
 80072a8:	6918      	ldr	r0, [r3, #16]
 80072aa:	f7ff fd35 	bl	8006d18 <__hi0bits>
 80072ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80072b2:	e7e5      	b.n	8007280 <__d2b+0x74>
 80072b4:	0800822c 	.word	0x0800822c
 80072b8:	0800823d 	.word	0x0800823d

080072bc <__ssputs_r>:
 80072bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c0:	688e      	ldr	r6, [r1, #8]
 80072c2:	461f      	mov	r7, r3
 80072c4:	42be      	cmp	r6, r7
 80072c6:	680b      	ldr	r3, [r1, #0]
 80072c8:	4682      	mov	sl, r0
 80072ca:	460c      	mov	r4, r1
 80072cc:	4690      	mov	r8, r2
 80072ce:	d82d      	bhi.n	800732c <__ssputs_r+0x70>
 80072d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072d8:	d026      	beq.n	8007328 <__ssputs_r+0x6c>
 80072da:	6965      	ldr	r5, [r4, #20]
 80072dc:	6909      	ldr	r1, [r1, #16]
 80072de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072e2:	eba3 0901 	sub.w	r9, r3, r1
 80072e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072ea:	1c7b      	adds	r3, r7, #1
 80072ec:	444b      	add	r3, r9
 80072ee:	106d      	asrs	r5, r5, #1
 80072f0:	429d      	cmp	r5, r3
 80072f2:	bf38      	it	cc
 80072f4:	461d      	movcc	r5, r3
 80072f6:	0553      	lsls	r3, r2, #21
 80072f8:	d527      	bpl.n	800734a <__ssputs_r+0x8e>
 80072fa:	4629      	mov	r1, r5
 80072fc:	f7ff fbd8 	bl	8006ab0 <_malloc_r>
 8007300:	4606      	mov	r6, r0
 8007302:	b360      	cbz	r0, 800735e <__ssputs_r+0xa2>
 8007304:	6921      	ldr	r1, [r4, #16]
 8007306:	464a      	mov	r2, r9
 8007308:	f000 fbee 	bl	8007ae8 <memcpy>
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007316:	81a3      	strh	r3, [r4, #12]
 8007318:	6126      	str	r6, [r4, #16]
 800731a:	6165      	str	r5, [r4, #20]
 800731c:	444e      	add	r6, r9
 800731e:	eba5 0509 	sub.w	r5, r5, r9
 8007322:	6026      	str	r6, [r4, #0]
 8007324:	60a5      	str	r5, [r4, #8]
 8007326:	463e      	mov	r6, r7
 8007328:	42be      	cmp	r6, r7
 800732a:	d900      	bls.n	800732e <__ssputs_r+0x72>
 800732c:	463e      	mov	r6, r7
 800732e:	6820      	ldr	r0, [r4, #0]
 8007330:	4632      	mov	r2, r6
 8007332:	4641      	mov	r1, r8
 8007334:	f000 fbae 	bl	8007a94 <memmove>
 8007338:	68a3      	ldr	r3, [r4, #8]
 800733a:	1b9b      	subs	r3, r3, r6
 800733c:	60a3      	str	r3, [r4, #8]
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	4433      	add	r3, r6
 8007342:	6023      	str	r3, [r4, #0]
 8007344:	2000      	movs	r0, #0
 8007346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734a:	462a      	mov	r2, r5
 800734c:	f000 fc07 	bl	8007b5e <_realloc_r>
 8007350:	4606      	mov	r6, r0
 8007352:	2800      	cmp	r0, #0
 8007354:	d1e0      	bne.n	8007318 <__ssputs_r+0x5c>
 8007356:	6921      	ldr	r1, [r4, #16]
 8007358:	4650      	mov	r0, sl
 800735a:	f7ff fb35 	bl	80069c8 <_free_r>
 800735e:	230c      	movs	r3, #12
 8007360:	f8ca 3000 	str.w	r3, [sl]
 8007364:	89a3      	ldrh	r3, [r4, #12]
 8007366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800736a:	81a3      	strh	r3, [r4, #12]
 800736c:	f04f 30ff 	mov.w	r0, #4294967295
 8007370:	e7e9      	b.n	8007346 <__ssputs_r+0x8a>
	...

08007374 <_svfiprintf_r>:
 8007374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007378:	4698      	mov	r8, r3
 800737a:	898b      	ldrh	r3, [r1, #12]
 800737c:	061b      	lsls	r3, r3, #24
 800737e:	b09d      	sub	sp, #116	@ 0x74
 8007380:	4607      	mov	r7, r0
 8007382:	460d      	mov	r5, r1
 8007384:	4614      	mov	r4, r2
 8007386:	d510      	bpl.n	80073aa <_svfiprintf_r+0x36>
 8007388:	690b      	ldr	r3, [r1, #16]
 800738a:	b973      	cbnz	r3, 80073aa <_svfiprintf_r+0x36>
 800738c:	2140      	movs	r1, #64	@ 0x40
 800738e:	f7ff fb8f 	bl	8006ab0 <_malloc_r>
 8007392:	6028      	str	r0, [r5, #0]
 8007394:	6128      	str	r0, [r5, #16]
 8007396:	b930      	cbnz	r0, 80073a6 <_svfiprintf_r+0x32>
 8007398:	230c      	movs	r3, #12
 800739a:	603b      	str	r3, [r7, #0]
 800739c:	f04f 30ff 	mov.w	r0, #4294967295
 80073a0:	b01d      	add	sp, #116	@ 0x74
 80073a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a6:	2340      	movs	r3, #64	@ 0x40
 80073a8:	616b      	str	r3, [r5, #20]
 80073aa:	2300      	movs	r3, #0
 80073ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ae:	2320      	movs	r3, #32
 80073b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b8:	2330      	movs	r3, #48	@ 0x30
 80073ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007558 <_svfiprintf_r+0x1e4>
 80073be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073c2:	f04f 0901 	mov.w	r9, #1
 80073c6:	4623      	mov	r3, r4
 80073c8:	469a      	mov	sl, r3
 80073ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073ce:	b10a      	cbz	r2, 80073d4 <_svfiprintf_r+0x60>
 80073d0:	2a25      	cmp	r2, #37	@ 0x25
 80073d2:	d1f9      	bne.n	80073c8 <_svfiprintf_r+0x54>
 80073d4:	ebba 0b04 	subs.w	fp, sl, r4
 80073d8:	d00b      	beq.n	80073f2 <_svfiprintf_r+0x7e>
 80073da:	465b      	mov	r3, fp
 80073dc:	4622      	mov	r2, r4
 80073de:	4629      	mov	r1, r5
 80073e0:	4638      	mov	r0, r7
 80073e2:	f7ff ff6b 	bl	80072bc <__ssputs_r>
 80073e6:	3001      	adds	r0, #1
 80073e8:	f000 80a7 	beq.w	800753a <_svfiprintf_r+0x1c6>
 80073ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073ee:	445a      	add	r2, fp
 80073f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80073f2:	f89a 3000 	ldrb.w	r3, [sl]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f000 809f 	beq.w	800753a <_svfiprintf_r+0x1c6>
 80073fc:	2300      	movs	r3, #0
 80073fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007406:	f10a 0a01 	add.w	sl, sl, #1
 800740a:	9304      	str	r3, [sp, #16]
 800740c:	9307      	str	r3, [sp, #28]
 800740e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007412:	931a      	str	r3, [sp, #104]	@ 0x68
 8007414:	4654      	mov	r4, sl
 8007416:	2205      	movs	r2, #5
 8007418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800741c:	484e      	ldr	r0, [pc, #312]	@ (8007558 <_svfiprintf_r+0x1e4>)
 800741e:	f7f8 feff 	bl	8000220 <memchr>
 8007422:	9a04      	ldr	r2, [sp, #16]
 8007424:	b9d8      	cbnz	r0, 800745e <_svfiprintf_r+0xea>
 8007426:	06d0      	lsls	r0, r2, #27
 8007428:	bf44      	itt	mi
 800742a:	2320      	movmi	r3, #32
 800742c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007430:	0711      	lsls	r1, r2, #28
 8007432:	bf44      	itt	mi
 8007434:	232b      	movmi	r3, #43	@ 0x2b
 8007436:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800743a:	f89a 3000 	ldrb.w	r3, [sl]
 800743e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007440:	d015      	beq.n	800746e <_svfiprintf_r+0xfa>
 8007442:	9a07      	ldr	r2, [sp, #28]
 8007444:	4654      	mov	r4, sl
 8007446:	2000      	movs	r0, #0
 8007448:	f04f 0c0a 	mov.w	ip, #10
 800744c:	4621      	mov	r1, r4
 800744e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007452:	3b30      	subs	r3, #48	@ 0x30
 8007454:	2b09      	cmp	r3, #9
 8007456:	d94b      	bls.n	80074f0 <_svfiprintf_r+0x17c>
 8007458:	b1b0      	cbz	r0, 8007488 <_svfiprintf_r+0x114>
 800745a:	9207      	str	r2, [sp, #28]
 800745c:	e014      	b.n	8007488 <_svfiprintf_r+0x114>
 800745e:	eba0 0308 	sub.w	r3, r0, r8
 8007462:	fa09 f303 	lsl.w	r3, r9, r3
 8007466:	4313      	orrs	r3, r2
 8007468:	9304      	str	r3, [sp, #16]
 800746a:	46a2      	mov	sl, r4
 800746c:	e7d2      	b.n	8007414 <_svfiprintf_r+0xa0>
 800746e:	9b03      	ldr	r3, [sp, #12]
 8007470:	1d19      	adds	r1, r3, #4
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	9103      	str	r1, [sp, #12]
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfbb      	ittet	lt
 800747a:	425b      	neglt	r3, r3
 800747c:	f042 0202 	orrlt.w	r2, r2, #2
 8007480:	9307      	strge	r3, [sp, #28]
 8007482:	9307      	strlt	r3, [sp, #28]
 8007484:	bfb8      	it	lt
 8007486:	9204      	strlt	r2, [sp, #16]
 8007488:	7823      	ldrb	r3, [r4, #0]
 800748a:	2b2e      	cmp	r3, #46	@ 0x2e
 800748c:	d10a      	bne.n	80074a4 <_svfiprintf_r+0x130>
 800748e:	7863      	ldrb	r3, [r4, #1]
 8007490:	2b2a      	cmp	r3, #42	@ 0x2a
 8007492:	d132      	bne.n	80074fa <_svfiprintf_r+0x186>
 8007494:	9b03      	ldr	r3, [sp, #12]
 8007496:	1d1a      	adds	r2, r3, #4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	9203      	str	r2, [sp, #12]
 800749c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074a0:	3402      	adds	r4, #2
 80074a2:	9305      	str	r3, [sp, #20]
 80074a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007568 <_svfiprintf_r+0x1f4>
 80074a8:	7821      	ldrb	r1, [r4, #0]
 80074aa:	2203      	movs	r2, #3
 80074ac:	4650      	mov	r0, sl
 80074ae:	f7f8 feb7 	bl	8000220 <memchr>
 80074b2:	b138      	cbz	r0, 80074c4 <_svfiprintf_r+0x150>
 80074b4:	9b04      	ldr	r3, [sp, #16]
 80074b6:	eba0 000a 	sub.w	r0, r0, sl
 80074ba:	2240      	movs	r2, #64	@ 0x40
 80074bc:	4082      	lsls	r2, r0
 80074be:	4313      	orrs	r3, r2
 80074c0:	3401      	adds	r4, #1
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c8:	4824      	ldr	r0, [pc, #144]	@ (800755c <_svfiprintf_r+0x1e8>)
 80074ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074ce:	2206      	movs	r2, #6
 80074d0:	f7f8 fea6 	bl	8000220 <memchr>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	d036      	beq.n	8007546 <_svfiprintf_r+0x1d2>
 80074d8:	4b21      	ldr	r3, [pc, #132]	@ (8007560 <_svfiprintf_r+0x1ec>)
 80074da:	bb1b      	cbnz	r3, 8007524 <_svfiprintf_r+0x1b0>
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	3307      	adds	r3, #7
 80074e0:	f023 0307 	bic.w	r3, r3, #7
 80074e4:	3308      	adds	r3, #8
 80074e6:	9303      	str	r3, [sp, #12]
 80074e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ea:	4433      	add	r3, r6
 80074ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ee:	e76a      	b.n	80073c6 <_svfiprintf_r+0x52>
 80074f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f4:	460c      	mov	r4, r1
 80074f6:	2001      	movs	r0, #1
 80074f8:	e7a8      	b.n	800744c <_svfiprintf_r+0xd8>
 80074fa:	2300      	movs	r3, #0
 80074fc:	3401      	adds	r4, #1
 80074fe:	9305      	str	r3, [sp, #20]
 8007500:	4619      	mov	r1, r3
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4620      	mov	r0, r4
 8007508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800750c:	3a30      	subs	r2, #48	@ 0x30
 800750e:	2a09      	cmp	r2, #9
 8007510:	d903      	bls.n	800751a <_svfiprintf_r+0x1a6>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d0c6      	beq.n	80074a4 <_svfiprintf_r+0x130>
 8007516:	9105      	str	r1, [sp, #20]
 8007518:	e7c4      	b.n	80074a4 <_svfiprintf_r+0x130>
 800751a:	fb0c 2101 	mla	r1, ip, r1, r2
 800751e:	4604      	mov	r4, r0
 8007520:	2301      	movs	r3, #1
 8007522:	e7f0      	b.n	8007506 <_svfiprintf_r+0x192>
 8007524:	ab03      	add	r3, sp, #12
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	462a      	mov	r2, r5
 800752a:	4b0e      	ldr	r3, [pc, #56]	@ (8007564 <_svfiprintf_r+0x1f0>)
 800752c:	a904      	add	r1, sp, #16
 800752e:	4638      	mov	r0, r7
 8007530:	f7fd fe40 	bl	80051b4 <_printf_float>
 8007534:	1c42      	adds	r2, r0, #1
 8007536:	4606      	mov	r6, r0
 8007538:	d1d6      	bne.n	80074e8 <_svfiprintf_r+0x174>
 800753a:	89ab      	ldrh	r3, [r5, #12]
 800753c:	065b      	lsls	r3, r3, #25
 800753e:	f53f af2d 	bmi.w	800739c <_svfiprintf_r+0x28>
 8007542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007544:	e72c      	b.n	80073a0 <_svfiprintf_r+0x2c>
 8007546:	ab03      	add	r3, sp, #12
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	462a      	mov	r2, r5
 800754c:	4b05      	ldr	r3, [pc, #20]	@ (8007564 <_svfiprintf_r+0x1f0>)
 800754e:	a904      	add	r1, sp, #16
 8007550:	4638      	mov	r0, r7
 8007552:	f7fe f8c7 	bl	80056e4 <_printf_i>
 8007556:	e7ed      	b.n	8007534 <_svfiprintf_r+0x1c0>
 8007558:	08008296 	.word	0x08008296
 800755c:	080082a0 	.word	0x080082a0
 8007560:	080051b5 	.word	0x080051b5
 8007564:	080072bd 	.word	0x080072bd
 8007568:	0800829c 	.word	0x0800829c

0800756c <__sfputc_r>:
 800756c:	6893      	ldr	r3, [r2, #8]
 800756e:	3b01      	subs	r3, #1
 8007570:	2b00      	cmp	r3, #0
 8007572:	b410      	push	{r4}
 8007574:	6093      	str	r3, [r2, #8]
 8007576:	da08      	bge.n	800758a <__sfputc_r+0x1e>
 8007578:	6994      	ldr	r4, [r2, #24]
 800757a:	42a3      	cmp	r3, r4
 800757c:	db01      	blt.n	8007582 <__sfputc_r+0x16>
 800757e:	290a      	cmp	r1, #10
 8007580:	d103      	bne.n	800758a <__sfputc_r+0x1e>
 8007582:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007586:	f000 b9f1 	b.w	800796c <__swbuf_r>
 800758a:	6813      	ldr	r3, [r2, #0]
 800758c:	1c58      	adds	r0, r3, #1
 800758e:	6010      	str	r0, [r2, #0]
 8007590:	7019      	strb	r1, [r3, #0]
 8007592:	4608      	mov	r0, r1
 8007594:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007598:	4770      	bx	lr

0800759a <__sfputs_r>:
 800759a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759c:	4606      	mov	r6, r0
 800759e:	460f      	mov	r7, r1
 80075a0:	4614      	mov	r4, r2
 80075a2:	18d5      	adds	r5, r2, r3
 80075a4:	42ac      	cmp	r4, r5
 80075a6:	d101      	bne.n	80075ac <__sfputs_r+0x12>
 80075a8:	2000      	movs	r0, #0
 80075aa:	e007      	b.n	80075bc <__sfputs_r+0x22>
 80075ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075b0:	463a      	mov	r2, r7
 80075b2:	4630      	mov	r0, r6
 80075b4:	f7ff ffda 	bl	800756c <__sfputc_r>
 80075b8:	1c43      	adds	r3, r0, #1
 80075ba:	d1f3      	bne.n	80075a4 <__sfputs_r+0xa>
 80075bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075c0 <_vfiprintf_r>:
 80075c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c4:	460d      	mov	r5, r1
 80075c6:	b09d      	sub	sp, #116	@ 0x74
 80075c8:	4614      	mov	r4, r2
 80075ca:	4698      	mov	r8, r3
 80075cc:	4606      	mov	r6, r0
 80075ce:	b118      	cbz	r0, 80075d8 <_vfiprintf_r+0x18>
 80075d0:	6a03      	ldr	r3, [r0, #32]
 80075d2:	b90b      	cbnz	r3, 80075d8 <_vfiprintf_r+0x18>
 80075d4:	f7fe fa30 	bl	8005a38 <__sinit>
 80075d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075da:	07d9      	lsls	r1, r3, #31
 80075dc:	d405      	bmi.n	80075ea <_vfiprintf_r+0x2a>
 80075de:	89ab      	ldrh	r3, [r5, #12]
 80075e0:	059a      	lsls	r2, r3, #22
 80075e2:	d402      	bmi.n	80075ea <_vfiprintf_r+0x2a>
 80075e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075e6:	f7fe fb76 	bl	8005cd6 <__retarget_lock_acquire_recursive>
 80075ea:	89ab      	ldrh	r3, [r5, #12]
 80075ec:	071b      	lsls	r3, r3, #28
 80075ee:	d501      	bpl.n	80075f4 <_vfiprintf_r+0x34>
 80075f0:	692b      	ldr	r3, [r5, #16]
 80075f2:	b99b      	cbnz	r3, 800761c <_vfiprintf_r+0x5c>
 80075f4:	4629      	mov	r1, r5
 80075f6:	4630      	mov	r0, r6
 80075f8:	f000 f9f6 	bl	80079e8 <__swsetup_r>
 80075fc:	b170      	cbz	r0, 800761c <_vfiprintf_r+0x5c>
 80075fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007600:	07dc      	lsls	r4, r3, #31
 8007602:	d504      	bpl.n	800760e <_vfiprintf_r+0x4e>
 8007604:	f04f 30ff 	mov.w	r0, #4294967295
 8007608:	b01d      	add	sp, #116	@ 0x74
 800760a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800760e:	89ab      	ldrh	r3, [r5, #12]
 8007610:	0598      	lsls	r0, r3, #22
 8007612:	d4f7      	bmi.n	8007604 <_vfiprintf_r+0x44>
 8007614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007616:	f7fe fb5f 	bl	8005cd8 <__retarget_lock_release_recursive>
 800761a:	e7f3      	b.n	8007604 <_vfiprintf_r+0x44>
 800761c:	2300      	movs	r3, #0
 800761e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007620:	2320      	movs	r3, #32
 8007622:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007626:	f8cd 800c 	str.w	r8, [sp, #12]
 800762a:	2330      	movs	r3, #48	@ 0x30
 800762c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80077dc <_vfiprintf_r+0x21c>
 8007630:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007634:	f04f 0901 	mov.w	r9, #1
 8007638:	4623      	mov	r3, r4
 800763a:	469a      	mov	sl, r3
 800763c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007640:	b10a      	cbz	r2, 8007646 <_vfiprintf_r+0x86>
 8007642:	2a25      	cmp	r2, #37	@ 0x25
 8007644:	d1f9      	bne.n	800763a <_vfiprintf_r+0x7a>
 8007646:	ebba 0b04 	subs.w	fp, sl, r4
 800764a:	d00b      	beq.n	8007664 <_vfiprintf_r+0xa4>
 800764c:	465b      	mov	r3, fp
 800764e:	4622      	mov	r2, r4
 8007650:	4629      	mov	r1, r5
 8007652:	4630      	mov	r0, r6
 8007654:	f7ff ffa1 	bl	800759a <__sfputs_r>
 8007658:	3001      	adds	r0, #1
 800765a:	f000 80a7 	beq.w	80077ac <_vfiprintf_r+0x1ec>
 800765e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007660:	445a      	add	r2, fp
 8007662:	9209      	str	r2, [sp, #36]	@ 0x24
 8007664:	f89a 3000 	ldrb.w	r3, [sl]
 8007668:	2b00      	cmp	r3, #0
 800766a:	f000 809f 	beq.w	80077ac <_vfiprintf_r+0x1ec>
 800766e:	2300      	movs	r3, #0
 8007670:	f04f 32ff 	mov.w	r2, #4294967295
 8007674:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007678:	f10a 0a01 	add.w	sl, sl, #1
 800767c:	9304      	str	r3, [sp, #16]
 800767e:	9307      	str	r3, [sp, #28]
 8007680:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007684:	931a      	str	r3, [sp, #104]	@ 0x68
 8007686:	4654      	mov	r4, sl
 8007688:	2205      	movs	r2, #5
 800768a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800768e:	4853      	ldr	r0, [pc, #332]	@ (80077dc <_vfiprintf_r+0x21c>)
 8007690:	f7f8 fdc6 	bl	8000220 <memchr>
 8007694:	9a04      	ldr	r2, [sp, #16]
 8007696:	b9d8      	cbnz	r0, 80076d0 <_vfiprintf_r+0x110>
 8007698:	06d1      	lsls	r1, r2, #27
 800769a:	bf44      	itt	mi
 800769c:	2320      	movmi	r3, #32
 800769e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076a2:	0713      	lsls	r3, r2, #28
 80076a4:	bf44      	itt	mi
 80076a6:	232b      	movmi	r3, #43	@ 0x2b
 80076a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076ac:	f89a 3000 	ldrb.w	r3, [sl]
 80076b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80076b2:	d015      	beq.n	80076e0 <_vfiprintf_r+0x120>
 80076b4:	9a07      	ldr	r2, [sp, #28]
 80076b6:	4654      	mov	r4, sl
 80076b8:	2000      	movs	r0, #0
 80076ba:	f04f 0c0a 	mov.w	ip, #10
 80076be:	4621      	mov	r1, r4
 80076c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076c4:	3b30      	subs	r3, #48	@ 0x30
 80076c6:	2b09      	cmp	r3, #9
 80076c8:	d94b      	bls.n	8007762 <_vfiprintf_r+0x1a2>
 80076ca:	b1b0      	cbz	r0, 80076fa <_vfiprintf_r+0x13a>
 80076cc:	9207      	str	r2, [sp, #28]
 80076ce:	e014      	b.n	80076fa <_vfiprintf_r+0x13a>
 80076d0:	eba0 0308 	sub.w	r3, r0, r8
 80076d4:	fa09 f303 	lsl.w	r3, r9, r3
 80076d8:	4313      	orrs	r3, r2
 80076da:	9304      	str	r3, [sp, #16]
 80076dc:	46a2      	mov	sl, r4
 80076de:	e7d2      	b.n	8007686 <_vfiprintf_r+0xc6>
 80076e0:	9b03      	ldr	r3, [sp, #12]
 80076e2:	1d19      	adds	r1, r3, #4
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	9103      	str	r1, [sp, #12]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	bfbb      	ittet	lt
 80076ec:	425b      	neglt	r3, r3
 80076ee:	f042 0202 	orrlt.w	r2, r2, #2
 80076f2:	9307      	strge	r3, [sp, #28]
 80076f4:	9307      	strlt	r3, [sp, #28]
 80076f6:	bfb8      	it	lt
 80076f8:	9204      	strlt	r2, [sp, #16]
 80076fa:	7823      	ldrb	r3, [r4, #0]
 80076fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80076fe:	d10a      	bne.n	8007716 <_vfiprintf_r+0x156>
 8007700:	7863      	ldrb	r3, [r4, #1]
 8007702:	2b2a      	cmp	r3, #42	@ 0x2a
 8007704:	d132      	bne.n	800776c <_vfiprintf_r+0x1ac>
 8007706:	9b03      	ldr	r3, [sp, #12]
 8007708:	1d1a      	adds	r2, r3, #4
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	9203      	str	r2, [sp, #12]
 800770e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007712:	3402      	adds	r4, #2
 8007714:	9305      	str	r3, [sp, #20]
 8007716:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80077ec <_vfiprintf_r+0x22c>
 800771a:	7821      	ldrb	r1, [r4, #0]
 800771c:	2203      	movs	r2, #3
 800771e:	4650      	mov	r0, sl
 8007720:	f7f8 fd7e 	bl	8000220 <memchr>
 8007724:	b138      	cbz	r0, 8007736 <_vfiprintf_r+0x176>
 8007726:	9b04      	ldr	r3, [sp, #16]
 8007728:	eba0 000a 	sub.w	r0, r0, sl
 800772c:	2240      	movs	r2, #64	@ 0x40
 800772e:	4082      	lsls	r2, r0
 8007730:	4313      	orrs	r3, r2
 8007732:	3401      	adds	r4, #1
 8007734:	9304      	str	r3, [sp, #16]
 8007736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800773a:	4829      	ldr	r0, [pc, #164]	@ (80077e0 <_vfiprintf_r+0x220>)
 800773c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007740:	2206      	movs	r2, #6
 8007742:	f7f8 fd6d 	bl	8000220 <memchr>
 8007746:	2800      	cmp	r0, #0
 8007748:	d03f      	beq.n	80077ca <_vfiprintf_r+0x20a>
 800774a:	4b26      	ldr	r3, [pc, #152]	@ (80077e4 <_vfiprintf_r+0x224>)
 800774c:	bb1b      	cbnz	r3, 8007796 <_vfiprintf_r+0x1d6>
 800774e:	9b03      	ldr	r3, [sp, #12]
 8007750:	3307      	adds	r3, #7
 8007752:	f023 0307 	bic.w	r3, r3, #7
 8007756:	3308      	adds	r3, #8
 8007758:	9303      	str	r3, [sp, #12]
 800775a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800775c:	443b      	add	r3, r7
 800775e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007760:	e76a      	b.n	8007638 <_vfiprintf_r+0x78>
 8007762:	fb0c 3202 	mla	r2, ip, r2, r3
 8007766:	460c      	mov	r4, r1
 8007768:	2001      	movs	r0, #1
 800776a:	e7a8      	b.n	80076be <_vfiprintf_r+0xfe>
 800776c:	2300      	movs	r3, #0
 800776e:	3401      	adds	r4, #1
 8007770:	9305      	str	r3, [sp, #20]
 8007772:	4619      	mov	r1, r3
 8007774:	f04f 0c0a 	mov.w	ip, #10
 8007778:	4620      	mov	r0, r4
 800777a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800777e:	3a30      	subs	r2, #48	@ 0x30
 8007780:	2a09      	cmp	r2, #9
 8007782:	d903      	bls.n	800778c <_vfiprintf_r+0x1cc>
 8007784:	2b00      	cmp	r3, #0
 8007786:	d0c6      	beq.n	8007716 <_vfiprintf_r+0x156>
 8007788:	9105      	str	r1, [sp, #20]
 800778a:	e7c4      	b.n	8007716 <_vfiprintf_r+0x156>
 800778c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007790:	4604      	mov	r4, r0
 8007792:	2301      	movs	r3, #1
 8007794:	e7f0      	b.n	8007778 <_vfiprintf_r+0x1b8>
 8007796:	ab03      	add	r3, sp, #12
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	462a      	mov	r2, r5
 800779c:	4b12      	ldr	r3, [pc, #72]	@ (80077e8 <_vfiprintf_r+0x228>)
 800779e:	a904      	add	r1, sp, #16
 80077a0:	4630      	mov	r0, r6
 80077a2:	f7fd fd07 	bl	80051b4 <_printf_float>
 80077a6:	4607      	mov	r7, r0
 80077a8:	1c78      	adds	r0, r7, #1
 80077aa:	d1d6      	bne.n	800775a <_vfiprintf_r+0x19a>
 80077ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077ae:	07d9      	lsls	r1, r3, #31
 80077b0:	d405      	bmi.n	80077be <_vfiprintf_r+0x1fe>
 80077b2:	89ab      	ldrh	r3, [r5, #12]
 80077b4:	059a      	lsls	r2, r3, #22
 80077b6:	d402      	bmi.n	80077be <_vfiprintf_r+0x1fe>
 80077b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ba:	f7fe fa8d 	bl	8005cd8 <__retarget_lock_release_recursive>
 80077be:	89ab      	ldrh	r3, [r5, #12]
 80077c0:	065b      	lsls	r3, r3, #25
 80077c2:	f53f af1f 	bmi.w	8007604 <_vfiprintf_r+0x44>
 80077c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077c8:	e71e      	b.n	8007608 <_vfiprintf_r+0x48>
 80077ca:	ab03      	add	r3, sp, #12
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	462a      	mov	r2, r5
 80077d0:	4b05      	ldr	r3, [pc, #20]	@ (80077e8 <_vfiprintf_r+0x228>)
 80077d2:	a904      	add	r1, sp, #16
 80077d4:	4630      	mov	r0, r6
 80077d6:	f7fd ff85 	bl	80056e4 <_printf_i>
 80077da:	e7e4      	b.n	80077a6 <_vfiprintf_r+0x1e6>
 80077dc:	08008296 	.word	0x08008296
 80077e0:	080082a0 	.word	0x080082a0
 80077e4:	080051b5 	.word	0x080051b5
 80077e8:	0800759b 	.word	0x0800759b
 80077ec:	0800829c 	.word	0x0800829c

080077f0 <__sflush_r>:
 80077f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077f8:	0716      	lsls	r6, r2, #28
 80077fa:	4605      	mov	r5, r0
 80077fc:	460c      	mov	r4, r1
 80077fe:	d454      	bmi.n	80078aa <__sflush_r+0xba>
 8007800:	684b      	ldr	r3, [r1, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	dc02      	bgt.n	800780c <__sflush_r+0x1c>
 8007806:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007808:	2b00      	cmp	r3, #0
 800780a:	dd48      	ble.n	800789e <__sflush_r+0xae>
 800780c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800780e:	2e00      	cmp	r6, #0
 8007810:	d045      	beq.n	800789e <__sflush_r+0xae>
 8007812:	2300      	movs	r3, #0
 8007814:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007818:	682f      	ldr	r7, [r5, #0]
 800781a:	6a21      	ldr	r1, [r4, #32]
 800781c:	602b      	str	r3, [r5, #0]
 800781e:	d030      	beq.n	8007882 <__sflush_r+0x92>
 8007820:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007822:	89a3      	ldrh	r3, [r4, #12]
 8007824:	0759      	lsls	r1, r3, #29
 8007826:	d505      	bpl.n	8007834 <__sflush_r+0x44>
 8007828:	6863      	ldr	r3, [r4, #4]
 800782a:	1ad2      	subs	r2, r2, r3
 800782c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800782e:	b10b      	cbz	r3, 8007834 <__sflush_r+0x44>
 8007830:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007832:	1ad2      	subs	r2, r2, r3
 8007834:	2300      	movs	r3, #0
 8007836:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007838:	6a21      	ldr	r1, [r4, #32]
 800783a:	4628      	mov	r0, r5
 800783c:	47b0      	blx	r6
 800783e:	1c43      	adds	r3, r0, #1
 8007840:	89a3      	ldrh	r3, [r4, #12]
 8007842:	d106      	bne.n	8007852 <__sflush_r+0x62>
 8007844:	6829      	ldr	r1, [r5, #0]
 8007846:	291d      	cmp	r1, #29
 8007848:	d82b      	bhi.n	80078a2 <__sflush_r+0xb2>
 800784a:	4a2a      	ldr	r2, [pc, #168]	@ (80078f4 <__sflush_r+0x104>)
 800784c:	40ca      	lsrs	r2, r1
 800784e:	07d6      	lsls	r6, r2, #31
 8007850:	d527      	bpl.n	80078a2 <__sflush_r+0xb2>
 8007852:	2200      	movs	r2, #0
 8007854:	6062      	str	r2, [r4, #4]
 8007856:	04d9      	lsls	r1, r3, #19
 8007858:	6922      	ldr	r2, [r4, #16]
 800785a:	6022      	str	r2, [r4, #0]
 800785c:	d504      	bpl.n	8007868 <__sflush_r+0x78>
 800785e:	1c42      	adds	r2, r0, #1
 8007860:	d101      	bne.n	8007866 <__sflush_r+0x76>
 8007862:	682b      	ldr	r3, [r5, #0]
 8007864:	b903      	cbnz	r3, 8007868 <__sflush_r+0x78>
 8007866:	6560      	str	r0, [r4, #84]	@ 0x54
 8007868:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800786a:	602f      	str	r7, [r5, #0]
 800786c:	b1b9      	cbz	r1, 800789e <__sflush_r+0xae>
 800786e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007872:	4299      	cmp	r1, r3
 8007874:	d002      	beq.n	800787c <__sflush_r+0x8c>
 8007876:	4628      	mov	r0, r5
 8007878:	f7ff f8a6 	bl	80069c8 <_free_r>
 800787c:	2300      	movs	r3, #0
 800787e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007880:	e00d      	b.n	800789e <__sflush_r+0xae>
 8007882:	2301      	movs	r3, #1
 8007884:	4628      	mov	r0, r5
 8007886:	47b0      	blx	r6
 8007888:	4602      	mov	r2, r0
 800788a:	1c50      	adds	r0, r2, #1
 800788c:	d1c9      	bne.n	8007822 <__sflush_r+0x32>
 800788e:	682b      	ldr	r3, [r5, #0]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d0c6      	beq.n	8007822 <__sflush_r+0x32>
 8007894:	2b1d      	cmp	r3, #29
 8007896:	d001      	beq.n	800789c <__sflush_r+0xac>
 8007898:	2b16      	cmp	r3, #22
 800789a:	d11e      	bne.n	80078da <__sflush_r+0xea>
 800789c:	602f      	str	r7, [r5, #0]
 800789e:	2000      	movs	r0, #0
 80078a0:	e022      	b.n	80078e8 <__sflush_r+0xf8>
 80078a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078a6:	b21b      	sxth	r3, r3
 80078a8:	e01b      	b.n	80078e2 <__sflush_r+0xf2>
 80078aa:	690f      	ldr	r7, [r1, #16]
 80078ac:	2f00      	cmp	r7, #0
 80078ae:	d0f6      	beq.n	800789e <__sflush_r+0xae>
 80078b0:	0793      	lsls	r3, r2, #30
 80078b2:	680e      	ldr	r6, [r1, #0]
 80078b4:	bf08      	it	eq
 80078b6:	694b      	ldreq	r3, [r1, #20]
 80078b8:	600f      	str	r7, [r1, #0]
 80078ba:	bf18      	it	ne
 80078bc:	2300      	movne	r3, #0
 80078be:	eba6 0807 	sub.w	r8, r6, r7
 80078c2:	608b      	str	r3, [r1, #8]
 80078c4:	f1b8 0f00 	cmp.w	r8, #0
 80078c8:	dde9      	ble.n	800789e <__sflush_r+0xae>
 80078ca:	6a21      	ldr	r1, [r4, #32]
 80078cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80078ce:	4643      	mov	r3, r8
 80078d0:	463a      	mov	r2, r7
 80078d2:	4628      	mov	r0, r5
 80078d4:	47b0      	blx	r6
 80078d6:	2800      	cmp	r0, #0
 80078d8:	dc08      	bgt.n	80078ec <__sflush_r+0xfc>
 80078da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078e2:	81a3      	strh	r3, [r4, #12]
 80078e4:	f04f 30ff 	mov.w	r0, #4294967295
 80078e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078ec:	4407      	add	r7, r0
 80078ee:	eba8 0800 	sub.w	r8, r8, r0
 80078f2:	e7e7      	b.n	80078c4 <__sflush_r+0xd4>
 80078f4:	20400001 	.word	0x20400001

080078f8 <_fflush_r>:
 80078f8:	b538      	push	{r3, r4, r5, lr}
 80078fa:	690b      	ldr	r3, [r1, #16]
 80078fc:	4605      	mov	r5, r0
 80078fe:	460c      	mov	r4, r1
 8007900:	b913      	cbnz	r3, 8007908 <_fflush_r+0x10>
 8007902:	2500      	movs	r5, #0
 8007904:	4628      	mov	r0, r5
 8007906:	bd38      	pop	{r3, r4, r5, pc}
 8007908:	b118      	cbz	r0, 8007912 <_fflush_r+0x1a>
 800790a:	6a03      	ldr	r3, [r0, #32]
 800790c:	b90b      	cbnz	r3, 8007912 <_fflush_r+0x1a>
 800790e:	f7fe f893 	bl	8005a38 <__sinit>
 8007912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d0f3      	beq.n	8007902 <_fflush_r+0xa>
 800791a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800791c:	07d0      	lsls	r0, r2, #31
 800791e:	d404      	bmi.n	800792a <_fflush_r+0x32>
 8007920:	0599      	lsls	r1, r3, #22
 8007922:	d402      	bmi.n	800792a <_fflush_r+0x32>
 8007924:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007926:	f7fe f9d6 	bl	8005cd6 <__retarget_lock_acquire_recursive>
 800792a:	4628      	mov	r0, r5
 800792c:	4621      	mov	r1, r4
 800792e:	f7ff ff5f 	bl	80077f0 <__sflush_r>
 8007932:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007934:	07da      	lsls	r2, r3, #31
 8007936:	4605      	mov	r5, r0
 8007938:	d4e4      	bmi.n	8007904 <_fflush_r+0xc>
 800793a:	89a3      	ldrh	r3, [r4, #12]
 800793c:	059b      	lsls	r3, r3, #22
 800793e:	d4e1      	bmi.n	8007904 <_fflush_r+0xc>
 8007940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007942:	f7fe f9c9 	bl	8005cd8 <__retarget_lock_release_recursive>
 8007946:	e7dd      	b.n	8007904 <_fflush_r+0xc>

08007948 <fiprintf>:
 8007948:	b40e      	push	{r1, r2, r3}
 800794a:	b503      	push	{r0, r1, lr}
 800794c:	4601      	mov	r1, r0
 800794e:	ab03      	add	r3, sp, #12
 8007950:	4805      	ldr	r0, [pc, #20]	@ (8007968 <fiprintf+0x20>)
 8007952:	f853 2b04 	ldr.w	r2, [r3], #4
 8007956:	6800      	ldr	r0, [r0, #0]
 8007958:	9301      	str	r3, [sp, #4]
 800795a:	f7ff fe31 	bl	80075c0 <_vfiprintf_r>
 800795e:	b002      	add	sp, #8
 8007960:	f85d eb04 	ldr.w	lr, [sp], #4
 8007964:	b003      	add	sp, #12
 8007966:	4770      	bx	lr
 8007968:	200000c8 	.word	0x200000c8

0800796c <__swbuf_r>:
 800796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796e:	460e      	mov	r6, r1
 8007970:	4614      	mov	r4, r2
 8007972:	4605      	mov	r5, r0
 8007974:	b118      	cbz	r0, 800797e <__swbuf_r+0x12>
 8007976:	6a03      	ldr	r3, [r0, #32]
 8007978:	b90b      	cbnz	r3, 800797e <__swbuf_r+0x12>
 800797a:	f7fe f85d 	bl	8005a38 <__sinit>
 800797e:	69a3      	ldr	r3, [r4, #24]
 8007980:	60a3      	str	r3, [r4, #8]
 8007982:	89a3      	ldrh	r3, [r4, #12]
 8007984:	071a      	lsls	r2, r3, #28
 8007986:	d501      	bpl.n	800798c <__swbuf_r+0x20>
 8007988:	6923      	ldr	r3, [r4, #16]
 800798a:	b943      	cbnz	r3, 800799e <__swbuf_r+0x32>
 800798c:	4621      	mov	r1, r4
 800798e:	4628      	mov	r0, r5
 8007990:	f000 f82a 	bl	80079e8 <__swsetup_r>
 8007994:	b118      	cbz	r0, 800799e <__swbuf_r+0x32>
 8007996:	f04f 37ff 	mov.w	r7, #4294967295
 800799a:	4638      	mov	r0, r7
 800799c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800799e:	6823      	ldr	r3, [r4, #0]
 80079a0:	6922      	ldr	r2, [r4, #16]
 80079a2:	1a98      	subs	r0, r3, r2
 80079a4:	6963      	ldr	r3, [r4, #20]
 80079a6:	b2f6      	uxtb	r6, r6
 80079a8:	4283      	cmp	r3, r0
 80079aa:	4637      	mov	r7, r6
 80079ac:	dc05      	bgt.n	80079ba <__swbuf_r+0x4e>
 80079ae:	4621      	mov	r1, r4
 80079b0:	4628      	mov	r0, r5
 80079b2:	f7ff ffa1 	bl	80078f8 <_fflush_r>
 80079b6:	2800      	cmp	r0, #0
 80079b8:	d1ed      	bne.n	8007996 <__swbuf_r+0x2a>
 80079ba:	68a3      	ldr	r3, [r4, #8]
 80079bc:	3b01      	subs	r3, #1
 80079be:	60a3      	str	r3, [r4, #8]
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	1c5a      	adds	r2, r3, #1
 80079c4:	6022      	str	r2, [r4, #0]
 80079c6:	701e      	strb	r6, [r3, #0]
 80079c8:	6962      	ldr	r2, [r4, #20]
 80079ca:	1c43      	adds	r3, r0, #1
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d004      	beq.n	80079da <__swbuf_r+0x6e>
 80079d0:	89a3      	ldrh	r3, [r4, #12]
 80079d2:	07db      	lsls	r3, r3, #31
 80079d4:	d5e1      	bpl.n	800799a <__swbuf_r+0x2e>
 80079d6:	2e0a      	cmp	r6, #10
 80079d8:	d1df      	bne.n	800799a <__swbuf_r+0x2e>
 80079da:	4621      	mov	r1, r4
 80079dc:	4628      	mov	r0, r5
 80079de:	f7ff ff8b 	bl	80078f8 <_fflush_r>
 80079e2:	2800      	cmp	r0, #0
 80079e4:	d0d9      	beq.n	800799a <__swbuf_r+0x2e>
 80079e6:	e7d6      	b.n	8007996 <__swbuf_r+0x2a>

080079e8 <__swsetup_r>:
 80079e8:	b538      	push	{r3, r4, r5, lr}
 80079ea:	4b29      	ldr	r3, [pc, #164]	@ (8007a90 <__swsetup_r+0xa8>)
 80079ec:	4605      	mov	r5, r0
 80079ee:	6818      	ldr	r0, [r3, #0]
 80079f0:	460c      	mov	r4, r1
 80079f2:	b118      	cbz	r0, 80079fc <__swsetup_r+0x14>
 80079f4:	6a03      	ldr	r3, [r0, #32]
 80079f6:	b90b      	cbnz	r3, 80079fc <__swsetup_r+0x14>
 80079f8:	f7fe f81e 	bl	8005a38 <__sinit>
 80079fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a00:	0719      	lsls	r1, r3, #28
 8007a02:	d422      	bmi.n	8007a4a <__swsetup_r+0x62>
 8007a04:	06da      	lsls	r2, r3, #27
 8007a06:	d407      	bmi.n	8007a18 <__swsetup_r+0x30>
 8007a08:	2209      	movs	r2, #9
 8007a0a:	602a      	str	r2, [r5, #0]
 8007a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a10:	81a3      	strh	r3, [r4, #12]
 8007a12:	f04f 30ff 	mov.w	r0, #4294967295
 8007a16:	e033      	b.n	8007a80 <__swsetup_r+0x98>
 8007a18:	0758      	lsls	r0, r3, #29
 8007a1a:	d512      	bpl.n	8007a42 <__swsetup_r+0x5a>
 8007a1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a1e:	b141      	cbz	r1, 8007a32 <__swsetup_r+0x4a>
 8007a20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a24:	4299      	cmp	r1, r3
 8007a26:	d002      	beq.n	8007a2e <__swsetup_r+0x46>
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f7fe ffcd 	bl	80069c8 <_free_r>
 8007a2e:	2300      	movs	r3, #0
 8007a30:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a32:	89a3      	ldrh	r3, [r4, #12]
 8007a34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a38:	81a3      	strh	r3, [r4, #12]
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	6063      	str	r3, [r4, #4]
 8007a3e:	6923      	ldr	r3, [r4, #16]
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	f043 0308 	orr.w	r3, r3, #8
 8007a48:	81a3      	strh	r3, [r4, #12]
 8007a4a:	6923      	ldr	r3, [r4, #16]
 8007a4c:	b94b      	cbnz	r3, 8007a62 <__swsetup_r+0x7a>
 8007a4e:	89a3      	ldrh	r3, [r4, #12]
 8007a50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a58:	d003      	beq.n	8007a62 <__swsetup_r+0x7a>
 8007a5a:	4621      	mov	r1, r4
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	f000 f8df 	bl	8007c20 <__smakebuf_r>
 8007a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a66:	f013 0201 	ands.w	r2, r3, #1
 8007a6a:	d00a      	beq.n	8007a82 <__swsetup_r+0x9a>
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	60a2      	str	r2, [r4, #8]
 8007a70:	6962      	ldr	r2, [r4, #20]
 8007a72:	4252      	negs	r2, r2
 8007a74:	61a2      	str	r2, [r4, #24]
 8007a76:	6922      	ldr	r2, [r4, #16]
 8007a78:	b942      	cbnz	r2, 8007a8c <__swsetup_r+0xa4>
 8007a7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007a7e:	d1c5      	bne.n	8007a0c <__swsetup_r+0x24>
 8007a80:	bd38      	pop	{r3, r4, r5, pc}
 8007a82:	0799      	lsls	r1, r3, #30
 8007a84:	bf58      	it	pl
 8007a86:	6962      	ldrpl	r2, [r4, #20]
 8007a88:	60a2      	str	r2, [r4, #8]
 8007a8a:	e7f4      	b.n	8007a76 <__swsetup_r+0x8e>
 8007a8c:	2000      	movs	r0, #0
 8007a8e:	e7f7      	b.n	8007a80 <__swsetup_r+0x98>
 8007a90:	200000c8 	.word	0x200000c8

08007a94 <memmove>:
 8007a94:	4288      	cmp	r0, r1
 8007a96:	b510      	push	{r4, lr}
 8007a98:	eb01 0402 	add.w	r4, r1, r2
 8007a9c:	d902      	bls.n	8007aa4 <memmove+0x10>
 8007a9e:	4284      	cmp	r4, r0
 8007aa0:	4623      	mov	r3, r4
 8007aa2:	d807      	bhi.n	8007ab4 <memmove+0x20>
 8007aa4:	1e43      	subs	r3, r0, #1
 8007aa6:	42a1      	cmp	r1, r4
 8007aa8:	d008      	beq.n	8007abc <memmove+0x28>
 8007aaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007aae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ab2:	e7f8      	b.n	8007aa6 <memmove+0x12>
 8007ab4:	4402      	add	r2, r0
 8007ab6:	4601      	mov	r1, r0
 8007ab8:	428a      	cmp	r2, r1
 8007aba:	d100      	bne.n	8007abe <memmove+0x2a>
 8007abc:	bd10      	pop	{r4, pc}
 8007abe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ac2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ac6:	e7f7      	b.n	8007ab8 <memmove+0x24>

08007ac8 <_sbrk_r>:
 8007ac8:	b538      	push	{r3, r4, r5, lr}
 8007aca:	4d06      	ldr	r5, [pc, #24]	@ (8007ae4 <_sbrk_r+0x1c>)
 8007acc:	2300      	movs	r3, #0
 8007ace:	4604      	mov	r4, r0
 8007ad0:	4608      	mov	r0, r1
 8007ad2:	602b      	str	r3, [r5, #0]
 8007ad4:	f7fa f960 	bl	8001d98 <_sbrk>
 8007ad8:	1c43      	adds	r3, r0, #1
 8007ada:	d102      	bne.n	8007ae2 <_sbrk_r+0x1a>
 8007adc:	682b      	ldr	r3, [r5, #0]
 8007ade:	b103      	cbz	r3, 8007ae2 <_sbrk_r+0x1a>
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	bd38      	pop	{r3, r4, r5, pc}
 8007ae4:	20000580 	.word	0x20000580

08007ae8 <memcpy>:
 8007ae8:	440a      	add	r2, r1
 8007aea:	4291      	cmp	r1, r2
 8007aec:	f100 33ff 	add.w	r3, r0, #4294967295
 8007af0:	d100      	bne.n	8007af4 <memcpy+0xc>
 8007af2:	4770      	bx	lr
 8007af4:	b510      	push	{r4, lr}
 8007af6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007afa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007afe:	4291      	cmp	r1, r2
 8007b00:	d1f9      	bne.n	8007af6 <memcpy+0xe>
 8007b02:	bd10      	pop	{r4, pc}

08007b04 <abort>:
 8007b04:	b508      	push	{r3, lr}
 8007b06:	2006      	movs	r0, #6
 8007b08:	f000 f8ee 	bl	8007ce8 <raise>
 8007b0c:	2001      	movs	r0, #1
 8007b0e:	f7fa f8ca 	bl	8001ca6 <_exit>

08007b12 <_calloc_r>:
 8007b12:	b570      	push	{r4, r5, r6, lr}
 8007b14:	fba1 5402 	umull	r5, r4, r1, r2
 8007b18:	b934      	cbnz	r4, 8007b28 <_calloc_r+0x16>
 8007b1a:	4629      	mov	r1, r5
 8007b1c:	f7fe ffc8 	bl	8006ab0 <_malloc_r>
 8007b20:	4606      	mov	r6, r0
 8007b22:	b928      	cbnz	r0, 8007b30 <_calloc_r+0x1e>
 8007b24:	4630      	mov	r0, r6
 8007b26:	bd70      	pop	{r4, r5, r6, pc}
 8007b28:	220c      	movs	r2, #12
 8007b2a:	6002      	str	r2, [r0, #0]
 8007b2c:	2600      	movs	r6, #0
 8007b2e:	e7f9      	b.n	8007b24 <_calloc_r+0x12>
 8007b30:	462a      	mov	r2, r5
 8007b32:	4621      	mov	r1, r4
 8007b34:	f7fe f851 	bl	8005bda <memset>
 8007b38:	e7f4      	b.n	8007b24 <_calloc_r+0x12>

08007b3a <__ascii_mbtowc>:
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	b901      	cbnz	r1, 8007b40 <__ascii_mbtowc+0x6>
 8007b3e:	a901      	add	r1, sp, #4
 8007b40:	b142      	cbz	r2, 8007b54 <__ascii_mbtowc+0x1a>
 8007b42:	b14b      	cbz	r3, 8007b58 <__ascii_mbtowc+0x1e>
 8007b44:	7813      	ldrb	r3, [r2, #0]
 8007b46:	600b      	str	r3, [r1, #0]
 8007b48:	7812      	ldrb	r2, [r2, #0]
 8007b4a:	1e10      	subs	r0, r2, #0
 8007b4c:	bf18      	it	ne
 8007b4e:	2001      	movne	r0, #1
 8007b50:	b002      	add	sp, #8
 8007b52:	4770      	bx	lr
 8007b54:	4610      	mov	r0, r2
 8007b56:	e7fb      	b.n	8007b50 <__ascii_mbtowc+0x16>
 8007b58:	f06f 0001 	mvn.w	r0, #1
 8007b5c:	e7f8      	b.n	8007b50 <__ascii_mbtowc+0x16>

08007b5e <_realloc_r>:
 8007b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b62:	4607      	mov	r7, r0
 8007b64:	4614      	mov	r4, r2
 8007b66:	460d      	mov	r5, r1
 8007b68:	b921      	cbnz	r1, 8007b74 <_realloc_r+0x16>
 8007b6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b6e:	4611      	mov	r1, r2
 8007b70:	f7fe bf9e 	b.w	8006ab0 <_malloc_r>
 8007b74:	b92a      	cbnz	r2, 8007b82 <_realloc_r+0x24>
 8007b76:	f7fe ff27 	bl	80069c8 <_free_r>
 8007b7a:	4625      	mov	r5, r4
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b82:	f000 f8ef 	bl	8007d64 <_malloc_usable_size_r>
 8007b86:	4284      	cmp	r4, r0
 8007b88:	4606      	mov	r6, r0
 8007b8a:	d802      	bhi.n	8007b92 <_realloc_r+0x34>
 8007b8c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b90:	d8f4      	bhi.n	8007b7c <_realloc_r+0x1e>
 8007b92:	4621      	mov	r1, r4
 8007b94:	4638      	mov	r0, r7
 8007b96:	f7fe ff8b 	bl	8006ab0 <_malloc_r>
 8007b9a:	4680      	mov	r8, r0
 8007b9c:	b908      	cbnz	r0, 8007ba2 <_realloc_r+0x44>
 8007b9e:	4645      	mov	r5, r8
 8007ba0:	e7ec      	b.n	8007b7c <_realloc_r+0x1e>
 8007ba2:	42b4      	cmp	r4, r6
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	bf28      	it	cs
 8007baa:	4632      	movcs	r2, r6
 8007bac:	f7ff ff9c 	bl	8007ae8 <memcpy>
 8007bb0:	4629      	mov	r1, r5
 8007bb2:	4638      	mov	r0, r7
 8007bb4:	f7fe ff08 	bl	80069c8 <_free_r>
 8007bb8:	e7f1      	b.n	8007b9e <_realloc_r+0x40>

08007bba <__ascii_wctomb>:
 8007bba:	4603      	mov	r3, r0
 8007bbc:	4608      	mov	r0, r1
 8007bbe:	b141      	cbz	r1, 8007bd2 <__ascii_wctomb+0x18>
 8007bc0:	2aff      	cmp	r2, #255	@ 0xff
 8007bc2:	d904      	bls.n	8007bce <__ascii_wctomb+0x14>
 8007bc4:	228a      	movs	r2, #138	@ 0x8a
 8007bc6:	601a      	str	r2, [r3, #0]
 8007bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bcc:	4770      	bx	lr
 8007bce:	700a      	strb	r2, [r1, #0]
 8007bd0:	2001      	movs	r0, #1
 8007bd2:	4770      	bx	lr

08007bd4 <__swhatbuf_r>:
 8007bd4:	b570      	push	{r4, r5, r6, lr}
 8007bd6:	460c      	mov	r4, r1
 8007bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bdc:	2900      	cmp	r1, #0
 8007bde:	b096      	sub	sp, #88	@ 0x58
 8007be0:	4615      	mov	r5, r2
 8007be2:	461e      	mov	r6, r3
 8007be4:	da0d      	bge.n	8007c02 <__swhatbuf_r+0x2e>
 8007be6:	89a3      	ldrh	r3, [r4, #12]
 8007be8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bec:	f04f 0100 	mov.w	r1, #0
 8007bf0:	bf14      	ite	ne
 8007bf2:	2340      	movne	r3, #64	@ 0x40
 8007bf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	6031      	str	r1, [r6, #0]
 8007bfc:	602b      	str	r3, [r5, #0]
 8007bfe:	b016      	add	sp, #88	@ 0x58
 8007c00:	bd70      	pop	{r4, r5, r6, pc}
 8007c02:	466a      	mov	r2, sp
 8007c04:	f000 f878 	bl	8007cf8 <_fstat_r>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	dbec      	blt.n	8007be6 <__swhatbuf_r+0x12>
 8007c0c:	9901      	ldr	r1, [sp, #4]
 8007c0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c16:	4259      	negs	r1, r3
 8007c18:	4159      	adcs	r1, r3
 8007c1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c1e:	e7eb      	b.n	8007bf8 <__swhatbuf_r+0x24>

08007c20 <__smakebuf_r>:
 8007c20:	898b      	ldrh	r3, [r1, #12]
 8007c22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c24:	079d      	lsls	r5, r3, #30
 8007c26:	4606      	mov	r6, r0
 8007c28:	460c      	mov	r4, r1
 8007c2a:	d507      	bpl.n	8007c3c <__smakebuf_r+0x1c>
 8007c2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	6123      	str	r3, [r4, #16]
 8007c34:	2301      	movs	r3, #1
 8007c36:	6163      	str	r3, [r4, #20]
 8007c38:	b003      	add	sp, #12
 8007c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c3c:	ab01      	add	r3, sp, #4
 8007c3e:	466a      	mov	r2, sp
 8007c40:	f7ff ffc8 	bl	8007bd4 <__swhatbuf_r>
 8007c44:	9f00      	ldr	r7, [sp, #0]
 8007c46:	4605      	mov	r5, r0
 8007c48:	4639      	mov	r1, r7
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	f7fe ff30 	bl	8006ab0 <_malloc_r>
 8007c50:	b948      	cbnz	r0, 8007c66 <__smakebuf_r+0x46>
 8007c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c56:	059a      	lsls	r2, r3, #22
 8007c58:	d4ee      	bmi.n	8007c38 <__smakebuf_r+0x18>
 8007c5a:	f023 0303 	bic.w	r3, r3, #3
 8007c5e:	f043 0302 	orr.w	r3, r3, #2
 8007c62:	81a3      	strh	r3, [r4, #12]
 8007c64:	e7e2      	b.n	8007c2c <__smakebuf_r+0xc>
 8007c66:	89a3      	ldrh	r3, [r4, #12]
 8007c68:	6020      	str	r0, [r4, #0]
 8007c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c6e:	81a3      	strh	r3, [r4, #12]
 8007c70:	9b01      	ldr	r3, [sp, #4]
 8007c72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c76:	b15b      	cbz	r3, 8007c90 <__smakebuf_r+0x70>
 8007c78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f000 f84d 	bl	8007d1c <_isatty_r>
 8007c82:	b128      	cbz	r0, 8007c90 <__smakebuf_r+0x70>
 8007c84:	89a3      	ldrh	r3, [r4, #12]
 8007c86:	f023 0303 	bic.w	r3, r3, #3
 8007c8a:	f043 0301 	orr.w	r3, r3, #1
 8007c8e:	81a3      	strh	r3, [r4, #12]
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	431d      	orrs	r5, r3
 8007c94:	81a5      	strh	r5, [r4, #12]
 8007c96:	e7cf      	b.n	8007c38 <__smakebuf_r+0x18>

08007c98 <_raise_r>:
 8007c98:	291f      	cmp	r1, #31
 8007c9a:	b538      	push	{r3, r4, r5, lr}
 8007c9c:	4605      	mov	r5, r0
 8007c9e:	460c      	mov	r4, r1
 8007ca0:	d904      	bls.n	8007cac <_raise_r+0x14>
 8007ca2:	2316      	movs	r3, #22
 8007ca4:	6003      	str	r3, [r0, #0]
 8007ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8007caa:	bd38      	pop	{r3, r4, r5, pc}
 8007cac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007cae:	b112      	cbz	r2, 8007cb6 <_raise_r+0x1e>
 8007cb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007cb4:	b94b      	cbnz	r3, 8007cca <_raise_r+0x32>
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	f000 f852 	bl	8007d60 <_getpid_r>
 8007cbc:	4622      	mov	r2, r4
 8007cbe:	4601      	mov	r1, r0
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cc6:	f000 b839 	b.w	8007d3c <_kill_r>
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d00a      	beq.n	8007ce4 <_raise_r+0x4c>
 8007cce:	1c59      	adds	r1, r3, #1
 8007cd0:	d103      	bne.n	8007cda <_raise_r+0x42>
 8007cd2:	2316      	movs	r3, #22
 8007cd4:	6003      	str	r3, [r0, #0]
 8007cd6:	2001      	movs	r0, #1
 8007cd8:	e7e7      	b.n	8007caa <_raise_r+0x12>
 8007cda:	2100      	movs	r1, #0
 8007cdc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	4798      	blx	r3
 8007ce4:	2000      	movs	r0, #0
 8007ce6:	e7e0      	b.n	8007caa <_raise_r+0x12>

08007ce8 <raise>:
 8007ce8:	4b02      	ldr	r3, [pc, #8]	@ (8007cf4 <raise+0xc>)
 8007cea:	4601      	mov	r1, r0
 8007cec:	6818      	ldr	r0, [r3, #0]
 8007cee:	f7ff bfd3 	b.w	8007c98 <_raise_r>
 8007cf2:	bf00      	nop
 8007cf4:	200000c8 	.word	0x200000c8

08007cf8 <_fstat_r>:
 8007cf8:	b538      	push	{r3, r4, r5, lr}
 8007cfa:	4d07      	ldr	r5, [pc, #28]	@ (8007d18 <_fstat_r+0x20>)
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	4604      	mov	r4, r0
 8007d00:	4608      	mov	r0, r1
 8007d02:	4611      	mov	r1, r2
 8007d04:	602b      	str	r3, [r5, #0]
 8007d06:	f7fa f81e 	bl	8001d46 <_fstat>
 8007d0a:	1c43      	adds	r3, r0, #1
 8007d0c:	d102      	bne.n	8007d14 <_fstat_r+0x1c>
 8007d0e:	682b      	ldr	r3, [r5, #0]
 8007d10:	b103      	cbz	r3, 8007d14 <_fstat_r+0x1c>
 8007d12:	6023      	str	r3, [r4, #0]
 8007d14:	bd38      	pop	{r3, r4, r5, pc}
 8007d16:	bf00      	nop
 8007d18:	20000580 	.word	0x20000580

08007d1c <_isatty_r>:
 8007d1c:	b538      	push	{r3, r4, r5, lr}
 8007d1e:	4d06      	ldr	r5, [pc, #24]	@ (8007d38 <_isatty_r+0x1c>)
 8007d20:	2300      	movs	r3, #0
 8007d22:	4604      	mov	r4, r0
 8007d24:	4608      	mov	r0, r1
 8007d26:	602b      	str	r3, [r5, #0]
 8007d28:	f7fa f81d 	bl	8001d66 <_isatty>
 8007d2c:	1c43      	adds	r3, r0, #1
 8007d2e:	d102      	bne.n	8007d36 <_isatty_r+0x1a>
 8007d30:	682b      	ldr	r3, [r5, #0]
 8007d32:	b103      	cbz	r3, 8007d36 <_isatty_r+0x1a>
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	bd38      	pop	{r3, r4, r5, pc}
 8007d38:	20000580 	.word	0x20000580

08007d3c <_kill_r>:
 8007d3c:	b538      	push	{r3, r4, r5, lr}
 8007d3e:	4d07      	ldr	r5, [pc, #28]	@ (8007d5c <_kill_r+0x20>)
 8007d40:	2300      	movs	r3, #0
 8007d42:	4604      	mov	r4, r0
 8007d44:	4608      	mov	r0, r1
 8007d46:	4611      	mov	r1, r2
 8007d48:	602b      	str	r3, [r5, #0]
 8007d4a:	f7f9 ff9c 	bl	8001c86 <_kill>
 8007d4e:	1c43      	adds	r3, r0, #1
 8007d50:	d102      	bne.n	8007d58 <_kill_r+0x1c>
 8007d52:	682b      	ldr	r3, [r5, #0]
 8007d54:	b103      	cbz	r3, 8007d58 <_kill_r+0x1c>
 8007d56:	6023      	str	r3, [r4, #0]
 8007d58:	bd38      	pop	{r3, r4, r5, pc}
 8007d5a:	bf00      	nop
 8007d5c:	20000580 	.word	0x20000580

08007d60 <_getpid_r>:
 8007d60:	f7f9 bf89 	b.w	8001c76 <_getpid>

08007d64 <_malloc_usable_size_r>:
 8007d64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d68:	1f18      	subs	r0, r3, #4
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	bfbc      	itt	lt
 8007d6e:	580b      	ldrlt	r3, [r1, r0]
 8007d70:	18c0      	addlt	r0, r0, r3
 8007d72:	4770      	bx	lr

08007d74 <_init>:
 8007d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d76:	bf00      	nop
 8007d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d7a:	bc08      	pop	{r3}
 8007d7c:	469e      	mov	lr, r3
 8007d7e:	4770      	bx	lr

08007d80 <_fini>:
 8007d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d82:	bf00      	nop
 8007d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d86:	bc08      	pop	{r3}
 8007d88:	469e      	mov	lr, r3
 8007d8a:	4770      	bx	lr
