Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:38:03 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add/post_route_timing.rpt
| Design       : fpu_add
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
a1[0]                          a_reg[0]/D                     inf           
a1[10]                         a_reg[10]/D                    inf           
a1[11]                         a_reg[11]/D                    inf           
a1[12]                         a_reg[12]/D                    inf           
a1[13]                         a_reg[13]/D                    inf           
a1[14]                         a_reg[14]/D                    inf           
a1[15]                         a_reg[15]/D                    inf           
a1[16]                         a_reg[16]/D                    inf           
a1[17]                         a_reg[17]/D                    inf           
a1[18]                         a_reg[18]/D                    inf           
a1[19]                         a_reg[19]/D                    inf           
a1[1]                          a_reg[1]/D                     inf           
a1[20]                         a_reg[20]/D                    inf           
a1[21]                         a_reg[21]/D                    inf           
a1[22]                         a_reg[22]/D                    inf           
a1[23]                         a_reg[23]/D                    inf           
a1[24]                         a_reg[24]/D                    inf           
a1[25]                         a_reg[25]/D                    inf           
a1[26]                         a_reg[26]/D                    inf           
a1[27]                         a_reg[27]/D                    inf           
a1[28]                         a_reg[28]/D                    inf           
a1[29]                         a_reg[29]/D                    inf           
a1[2]                          a_reg[2]/D                     inf           
a1[30]                         a_reg[30]/D                    inf           
a1[31]                         a_reg[31]/D                    inf           
a1[3]                          a_reg[3]/D                     inf           
a1[4]                          a_reg[4]/D                     inf           
a1[5]                          a_reg[5]/D                     inf           
a1[6]                          a_reg[6]/D                     inf           
a1[7]                          a_reg[7]/D                     inf           
a1[8]                          a_reg[8]/D                     inf           
a1[9]                          a_reg[9]/D                     inf           
b1[0]                          b_reg[0]/D                     inf           
b1[10]                         b_reg[10]/D                    inf           
b1[11]                         b_reg[11]/D                    inf           
b1[12]                         b_reg[12]/D                    inf           
b1[13]                         b_reg[13]/D                    inf           
b1[14]                         b_reg[14]/D                    inf           
b1[15]                         b_reg[15]/D                    inf           
b1[16]                         b_reg[16]/D                    inf           
b1[17]                         b_reg[17]/D                    inf           
b1[18]                         b_reg[18]/D                    inf           
b1[19]                         b_reg[19]/D                    inf           
b1[1]                          b_reg[1]/D                     inf           
b1[20]                         b_reg[20]/D                    inf           
b1[21]                         b_reg[21]/D                    inf           
b1[22]                         b_reg[22]/D                    inf           
b1[23]                         b_reg[23]/D                    inf           
b1[24]                         b_reg[24]/D                    inf           
b1[25]                         b_reg[25]/D                    inf           
b1[26]                         b_reg[26]/D                    inf           
b1[27]                         b_reg[27]/D                    inf           
b1[28]                         b_reg[28]/D                    inf           
b1[29]                         b_reg[29]/D                    inf           
b1[2]                          b_reg[2]/D                     inf           
b1[30]                         b_reg[30]/D                    inf           
b1[31]                         b_reg[31]/D                    inf           
b1[3]                          b_reg[3]/D                     inf           
b1[4]                          b_reg[4]/D                     inf           
b1[5]                          b_reg[5]/D                     inf           
b1[6]                          b_reg[6]/D                     inf           
b1[7]                          b_reg[7]/D                     inf           
b1[8]                          b_reg[8]/D                     inf           
b1[9]                          b_reg[9]/D                     inf           
a_reg[25]/C                    sum[18]                        inf           
a_reg[25]/C                    sum[25]                        inf           
a_reg[25]/C                    sum[16]                        inf           
a_reg[25]/C                    sum[20]                        inf           
a_reg[25]/C                    sum[17]                        inf           
a_reg[25]/C                    sum[15]                        inf           
a_reg[25]/C                    sum[27]                        inf           
a_reg[25]/C                    sum[19]                        inf           
a_reg[25]/C                    sum[23]                        inf           
a_reg[25]/C                    sum[8]                         inf           
a_reg[25]/C                    sum[24]                        inf           
a_reg[25]/C                    sum[28]                        inf           
a_reg[25]/C                    sum[29]                        inf           
a_reg[25]/C                    sum[9]                         inf           
a_reg[25]/C                    sum[21]                        inf           
a_reg[25]/C                    sum[10]                        inf           
a_reg[25]/C                    sum[14]                        inf           
a_reg[25]/C                    sum[13]                        inf           
a_reg[25]/C                    sum[22]                        inf           
a_reg[25]/C                    sum[12]                        inf           
a_reg[25]/C                    sum[26]                        inf           
a_reg[25]/C                    sum[11]                        inf           
a_reg[25]/C                    sum[6]                         inf           
a_reg[25]/C                    sum[30]                        inf           
a_reg[25]/C                    sum[2]                         inf           
a_reg[25]/C                    sum[7]                         inf           
a_reg[25]/C                    sum[1]                         inf           
a_reg[25]/C                    sum[3]                         inf           
a_reg[25]/C                    sum[4]                         inf           
a_reg[25]/C                    sum[5]                         inf           
a_reg[25]/C                    sum[0]                         inf           
a_reg[25]/C                    sum[31]                        inf           



