//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__raygen__pinhole_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__pinhole_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<119>;
	.reg .f32 	%f<1024>;
	.reg .b32 	%r<783>;
	.reg .b64 	%rd<81>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r182, %r183}, [params+64];
	// begin inline asm
	call (%r179), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd20, [params+16];
	cvta.to.global.u64 	%rd21, %rd20;
	mul.wide.u32 	%rd22, %r179, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.v2.u32 	{%r184, %r185}, [%rd23];
	setp.ge.s32 	%p1, %r184, %r182;
	setp.ge.s32 	%p2, %r185, %r183;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_107;

	mad.lo.s32 	%r186, %r185, %r182, %r184;
	ld.const.v2.u32 	{%r187, %r188}, [params+8];
	shl.b32 	%r191, %r187, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r187, -1640531527;
	shr.u32 	%r194, %r187, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r186, %r197;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1640531527;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r187;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1013904242;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1013904242;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -626627285;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -626627285;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, 2027808484;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, 2027808484;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 387276957;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 387276957;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -1253254570;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -1253254570;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1401181199;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1401181199;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, -239350328;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, -239350328;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1879881855;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1879881855;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 774553914;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 774553914;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -865977613;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1383041155;
	add.s32 	%r361, %r358, -865977613;
	xor.b32  	%r362, %r360, %r361;
	shr.u32 	%r363, %r358, 5;
	add.s32 	%r364, %r363, 2123724318;
	xor.b32  	%r365, %r362, %r364;
	add.s32 	%r366, %r365, %r350;
	shl.b32 	%r367, %r366, 4;
	add.s32 	%r368, %r367, -1556008596;
	add.s32 	%r369, %r366, 1788458156;
	shr.u32 	%r370, %r366, 5;
	add.s32 	%r371, %r370, -939442524;
	xor.b32  	%r372, %r368, %r369;
	xor.b32  	%r373, %r372, %r371;
	add.s32 	%r374, %r373, %r358;
	shl.b32 	%r375, %r374, 4;
	add.s32 	%r376, %r375, -1383041155;
	add.s32 	%r377, %r374, 1788458156;
	xor.b32  	%r378, %r376, %r377;
	shr.u32 	%r379, %r374, 5;
	add.s32 	%r380, %r379, 2123724318;
	xor.b32  	%r381, %r378, %r380;
	add.s32 	%r382, %r381, %r366;
	shl.b32 	%r383, %r382, 4;
	add.s32 	%r384, %r383, -1556008596;
	add.s32 	%r385, %r382, 147926629;
	shr.u32 	%r386, %r382, 5;
	add.s32 	%r387, %r386, -939442524;
	xor.b32  	%r388, %r384, %r385;
	xor.b32  	%r389, %r388, %r387;
	add.s32 	%r390, %r389, %r374;
	shl.b32 	%r391, %r390, 4;
	add.s32 	%r392, %r391, -1383041155;
	add.s32 	%r393, %r390, 147926629;
	xor.b32  	%r394, %r392, %r393;
	shr.u32 	%r395, %r390, 5;
	add.s32 	%r396, %r395, 2123724318;
	xor.b32  	%r397, %r394, %r396;
	add.s32 	%r398, %r397, %r382;
	shl.b32 	%r399, %r398, 4;
	add.s32 	%r400, %r399, -1556008596;
	add.s32 	%r401, %r398, -1492604898;
	shr.u32 	%r402, %r398, 5;
	add.s32 	%r403, %r402, -939442524;
	xor.b32  	%r404, %r400, %r401;
	xor.b32  	%r405, %r404, %r403;
	add.s32 	%r406, %r405, %r390;
	shl.b32 	%r407, %r406, 4;
	add.s32 	%r408, %r407, -1383041155;
	add.s32 	%r409, %r406, -1492604898;
	xor.b32  	%r410, %r408, %r409;
	shr.u32 	%r411, %r406, 5;
	add.s32 	%r412, %r411, 2123724318;
	xor.b32  	%r413, %r410, %r412;
	add.s32 	%r414, %r413, %r398;
	shl.b32 	%r415, %r414, 4;
	add.s32 	%r416, %r415, -1556008596;
	add.s32 	%r417, %r414, 1161830871;
	shr.u32 	%r418, %r414, 5;
	add.s32 	%r419, %r418, -939442524;
	xor.b32  	%r420, %r416, %r417;
	xor.b32  	%r421, %r420, %r419;
	add.s32 	%r422, %r421, %r406;
	shl.b32 	%r423, %r422, 4;
	add.s32 	%r424, %r423, -1383041155;
	add.s32 	%r425, %r422, 1161830871;
	xor.b32  	%r426, %r424, %r425;
	shr.u32 	%r427, %r422, 5;
	add.s32 	%r428, %r427, 2123724318;
	xor.b32  	%r429, %r426, %r428;
	add.s32 	%r430, %r429, %r414;
	shl.b32 	%r431, %r430, 4;
	add.s32 	%r432, %r431, -1556008596;
	add.s32 	%r433, %r430, -478700656;
	shr.u32 	%r434, %r430, 5;
	add.s32 	%r435, %r434, -939442524;
	xor.b32  	%r436, %r432, %r433;
	xor.b32  	%r437, %r436, %r435;
	add.s32 	%r5, %r437, %r422;
	add.u64 	%rd25, %SPL, 144;
	add.s64 	%rd5, %rd25, 28;
	st.local.u32 	[%rd25+28], %r5;
	setp.eq.s32 	%p4, %r188, 0;
	mov.f32 	%f908, 0f3F000000;
	mov.f32 	%f909, %f908;
	@%p4 bra 	$L__BB0_3;

	mad.lo.s32 	%r438, %r5, 1664525, 1013904223;
	and.b32  	%r439, %r438, 16777215;
	cvt.rn.f32.u32 	%f289, %r439;
	mov.f32 	%f290, 0f4B800000;
	div.approx.ftz.f32 	%f909, %f289, %f290;
	mad.lo.s32 	%r440, %r438, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r440;
	and.b32  	%r441, %r440, 16777215;
	cvt.rn.f32.u32 	%f291, %r441;
	div.approx.ftz.f32 	%f908, %f291, %f290;

$L__BB0_3:
	cvt.rn.f32.s32 	%f298, %r184;
	add.ftz.f32 	%f299, %f909, %f298;
	cvt.rn.f32.s32 	%f300, %r185;
	add.ftz.f32 	%f301, %f908, %f300;
	cvt.rn.f32.s32 	%f302, %r182;
	div.approx.ftz.f32 	%f303, %f299, %f302;
	cvt.rn.f32.s32 	%f304, %r183;
	div.approx.ftz.f32 	%f305, %f301, %f304;
	fma.rn.ftz.f32 	%f306, %f303, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f307, %f305, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f308, %f309}, [params+96];
	ld.const.f32 	%f312, [params+104];
	ld.const.v2.f32 	{%f313, %f314}, [params+112];
	mul.ftz.f32 	%f317, %f307, %f313;
	mul.ftz.f32 	%f318, %f307, %f314;
	ld.const.f32 	%f319, [params+120];
	mul.ftz.f32 	%f320, %f307, %f319;
	fma.rn.ftz.f32 	%f321, %f308, %f306, %f317;
	fma.rn.ftz.f32 	%f322, %f306, %f309, %f318;
	fma.rn.ftz.f32 	%f323, %f306, %f312, %f320;
	ld.const.v2.f32 	{%f324, %f325}, [params+128];
	add.ftz.f32 	%f328, %f321, %f324;
	add.ftz.f32 	%f329, %f322, %f325;
	ld.const.f32 	%f330, [params+136];
	add.ftz.f32 	%f331, %f323, %f330;
	mul.ftz.f32 	%f332, %f329, %f329;
	fma.rn.ftz.f32 	%f333, %f328, %f328, %f332;
	fma.rn.ftz.f32 	%f334, %f331, %f331, %f333;
	rsqrt.approx.ftz.f32 	%f335, %f334;
	mul.ftz.f32 	%f11, %f328, %f335;
	mul.ftz.f32 	%f12, %f329, %f335;
	mul.ftz.f32 	%f13, %f331, %f335;
	ld.const.v2.f32 	{%f336, %f337}, [params+80];
	ld.const.f32 	%f10, [params+88];
	st.local.v2.f32 	[%rd5+68], {%f336, %f337};
	st.local.f32 	[%rd5+76], %f10;
	mov.f32 	%f338, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f338, %f338};
	mov.u32 	%r445, 1065353216;
	st.local.u32 	[%rd5+28], %r445;
	mov.f32 	%f14, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f11, %f12, %f13, %f14};
	mov.u32 	%r748, 285212672;
	mov.u32 	%r756, 0;
	st.local.v4.u32 	[%rd5+-28], {%r756, %r756, %r756, %r748};
	st.local.v2.f32 	[%rd5+-12], {%f338, %f338};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f918, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f338, %f338, %f338, %f918};
	st.local.u32 	[%rd5+48], %r756;
	st.local.v4.f32 	[%rd5+116], {%f918, %f918, %f918, %f338};
	st.local.v4.u32 	[%rd5+4], {%r756, %r756, %r445, %r756};
	st.local.u32 	[%rd5+96], %r445;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p5, %r6, 0;
	mov.u32 	%r775, -1;
	mov.f32 	%f917, %f918;
	mov.f32 	%f916, %f918;
	mov.f32 	%f983, %f918;
	mov.f32 	%f984, %f918;
	mov.f32 	%f985, %f918;
	mov.u32 	%r776, %r775;
	@%p5 bra 	$L__BB0_31;

	add.u64 	%rd78, %SP, 144;
	ld.const.u64 	%rd6, [params+280];
	ld.const.f32 	%f15, [params+76];
	shr.u64 	%rd27, %rd78, 32;
	cvt.u32.u64 	%r7, %rd27;
	cvt.u32.u64 	%r8, %rd78;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f348, %f349}, [params+232];
	ld.const.f32 	%f18, [params+240];
	mov.f32 	%f910, %f11;
	mov.f32 	%f911, %f12;
	mov.f32 	%f912, %f13;
	mov.u32 	%r755, %r775;
	mov.f32 	%f929, %f338;
	mov.f32 	%f928, %f338;
	mov.f32 	%f927, %f338;
	bra.uni 	$L__BB0_5;

$L__BB0_30:
	ld.local.v4.f32 	{%f910, %f911, %f912, %f481}, [%rd5+100];

$L__BB0_5:
	neg.ftz.f32 	%f351, %f912;
	neg.ftz.f32 	%f352, %f910;
	neg.ftz.f32 	%f353, %f911;
	st.local.v2.f32 	[%rd5+84], {%f352, %f353};
	st.local.f32 	[%rd5+92], %f351;
	st.local.v2.f32 	[%rd5+132], {%f338, %f338};
	mov.f32 	%f926, 0f5A0E1BCA;
	mov.u32 	%r451, 1510874058;
	st.local.u32 	[%rd5+80], %r451;
	and.b32  	%r14, %r748, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p6, %r755, 0;
	@%p6 bra 	$L__BB0_10;

	or.b32  	%r452, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r452;
	mul.wide.s32 	%rd28, %r755, 16;
	add.s64 	%rd7, %rd1, %rd28;
	ld.local.v4.f32 	{%f355, %f356, %f357, %f358}, [%rd7];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f363, %f364, %f365, %f366}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f363, %f364, %f365, %f366};
	mul.wide.s32 	%rd30, %r755, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f35, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f355, %f356, %f357, %f35};
	st.local.f32 	[%rd5+132], %f358;
	setp.eq.s32 	%p7, %r755, 0;
	@%p7 bra 	$L__BB0_8;

	ld.local.f32 	%f371, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f371;

$L__BB0_8:
	setp.leu.ftz.f32 	%p8, %f35, 0f00000000;
	@%p8 bra 	$L__BB0_10;

	ld.local.u32 	%r453, [%rd5];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32 	%f373, %r455;
	mov.f32 	%f374, 0f4B800000;
	div.approx.ftz.f32 	%f375, %f373, %f374;
	lg2.approx.ftz.f32 	%f376, %f375;
	mul.ftz.f32 	%f377, %f376, 0fBF317218;
	mul.ftz.f32 	%f926, %f377, %f35;

$L__BB0_10:
	ld.local.v4.f32 	{%f387, %f388, %f389, %f390}, [%rd5+68];
	mov.u32 	%r526, 0;
	mov.u32 	%r489, 1;
	mov.u32 	%r492, 2;
	mov.f32 	%f386, 0f00000000;
	mov.u32 	%r494, 4;
	mov.u32 	%r498, -1;
	// begin inline asm
	call(%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487),_optix_trace_typed_32,(%r526,%rd6,%f387,%f388,%f389,%f910,%f911,%f912,%f15,%f926,%f386,%r489,%r526,%r526,%r492,%r526,%r494,%r7,%r8,%r498,%r498,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526,%r526);
	// end inline asm
	ld.local.u32 	%r527, [%rd5+16];
	add.s32 	%r756, %r527, 1;
	st.local.u32 	[%rd5+16], %r756;
	setp.ne.s32 	%p9, %r527, 0;
	@%p9 bra 	$L__BB0_12;

	ld.local.v4.f32 	{%f391, %f392, %f393, %f394}, [%rd5+68];
	add.ftz.f32 	%f985, %f985, %f391;
	add.ftz.f32 	%f984, %f984, %f392;
	add.ftz.f32 	%f983, %f983, %f393;
	mov.u32 	%r775, %r459;
	mov.u32 	%r776, %r458;

$L__BB0_12:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r748, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r748;
	and.b32  	%r528, %r52, 4096;
	setp.eq.s32 	%p10, %r528, 0;
	@%p10 bra 	$L__BB0_20;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p11, %r54, 0;
	@%p11 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_14;

$L__BB0_16:
	ld.local.f32 	%f926, [%rd5+80];
	bra.uni 	$L__BB0_17;

$L__BB0_14:
	st.local.f32 	[%rd5+80], %f926;
	ld.local.v4.f32 	{%f398, %f399, %f400, %f401}, [%rd5+100];
	ld.local.v4.f32 	{%f405, %f406, %f407, %f408}, [%rd5+68];
	fma.rn.ftz.f32 	%f412, %f926, %f399, %f406;
	fma.rn.ftz.f32 	%f413, %f926, %f398, %f405;
	st.local.v2.f32 	[%rd5+68], {%f413, %f412};
	fma.rn.ftz.f32 	%f414, %f926, %f400, %f407;
	st.local.f32 	[%rd5+76], %f414;
	setp.lt.u32 	%p12, %r756, %r6;
	@%p12 bra 	$L__BB0_17;

	ld.local.v4.f32 	{%f415, %f416, %f417, %f418}, [%rd5+-28];
	add.ftz.f32 	%f422, %f349, %f416;
	add.ftz.f32 	%f423, %f348, %f415;
	st.local.v2.f32 	[%rd5+-28], {%f423, %f422};
	add.ftz.f32 	%f424, %f18, %f417;
	st.local.f32 	[%rd5+-20], %f424;

$L__BB0_17:
	ld.local.v4.f32 	{%f425, %f426, %f427, %f428}, [%rd5+36];
	add.ftz.f32 	%f432, %f425, 0f38D1B717;
	add.ftz.f32 	%f433, %f426, 0f38D1B717;
	add.ftz.f32 	%f434, %f427, 0f38D1B717;
	neg.ftz.f32 	%f435, %f926;
	div.approx.ftz.f32 	%f436, %f435, %f432;
	div.approx.ftz.f32 	%f437, %f435, %f433;
	div.approx.ftz.f32 	%f438, %f435, %f434;
	mul.ftz.f32 	%f439, %f436, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f46, %f439;
	mul.ftz.f32 	%f440, %f437, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f47, %f440;
	mul.ftz.f32 	%f441, %f438, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f48, %f441;
	mul.ftz.f32 	%f927, %f927, %f46;
	mul.ftz.f32 	%f928, %f928, %f47;
	mul.ftz.f32 	%f929, %f929, %f48;
	and.b32  	%r529, %r52, 16777216;
	setp.eq.s32 	%p13, %r529, 0;
	@%p13 bra 	$L__BB0_20;

	ld.local.v4.f32 	{%f442, %f443, %f444, %f445}, [%rd5+-12];
	mul.ftz.f32 	%f449, %f47, %f443;
	mul.ftz.f32 	%f450, %f46, %f442;
	st.local.v2.f32 	[%rd5+-12], {%f450, %f449};
	mul.ftz.f32 	%f451, %f48, %f444;
	st.local.f32 	[%rd5+-4], %f451;
	@%p11 bra 	$L__BB0_20;

	and.b32  	%r748, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r748;

$L__BB0_20:
	ld.local.v4.f32 	{%f452, %f453, %f454, %f455}, [%rd5+-28];
	fma.rn.ftz.f32 	%f916, %f927, %f452, %f916;
	fma.rn.ftz.f32 	%f917, %f928, %f453, %f917;
	fma.rn.ftz.f32 	%f918, %f929, %f454, %f918;
	ld.local.f32 	%f459, [%rd5+32];
	setp.le.ftz.f32 	%p15, %f459, 0f00000000;
	setp.lt.s32 	%p16, %r748, 0;
	or.pred  	%p17, %p16, %p15;
	@%p17 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f460, %f461, %f462, %f463}, [%rd5+20];
	setp.eq.ftz.f32 	%p18, %f460, 0f00000000;
	setp.eq.ftz.f32 	%p19, %f461, 0f00000000;
	setp.eq.ftz.f32 	%p20, %f462, 0f00000000;
	and.pred  	%p21, %p18, %p19;
	and.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_31;

	mul.ftz.f32 	%f927, %f927, %f460;
	mul.ftz.f32 	%f928, %f928, %f461;
	mul.ftz.f32 	%f929, %f929, %f462;
	setp.ge.u32 	%p23, %r9, %r756;
	@%p23 bra 	$L__BB0_25;

	max.ftz.f32 	%f464, %f927, %f928;
	max.ftz.f32 	%f64, %f464, %f929;
	ld.local.u32 	%r530, [%rd5];
	mad.lo.s32 	%r531, %r530, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r531;
	and.b32  	%r532, %r531, 16777215;
	cvt.rn.f32.u32 	%f465, %r532;
	mov.f32 	%f466, 0f4B800000;
	div.approx.ftz.f32 	%f467, %f465, %f466;
	setp.lt.ftz.f32 	%p24, %f64, %f467;
	@%p24 bra 	$L__BB0_31;

	rcp.approx.ftz.f32 	%f468, %f64;
	mul.ftz.f32 	%f927, %f927, %f468;
	mul.ftz.f32 	%f928, %f928, %f468;
	mul.ftz.f32 	%f929, %f929, %f468;

$L__BB0_25:
	and.b32  	%r533, %r748, 288;
	setp.ne.s32 	%p25, %r533, 256;
	@%p25 bra 	$L__BB0_29;

	and.b32  	%r534, %r748, 16;
	setp.eq.s32 	%p26, %r534, 0;
	@%p26 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_27;

$L__BB0_28:
	add.s32 	%r544, %r755, -1;
	max.s32 	%r755, %r544, -1;
	bra.uni 	$L__BB0_29;

$L__BB0_27:
	add.s32 	%r535, %r755, 1;
	min.s32 	%r755, %r535, 3;
	mul.wide.s32 	%rd33, %r755, 16;
	add.s64 	%rd34, %rd1, %rd33;
	ld.local.v4.u32 	{%r536, %r537, %r538, %r539}, [%rd5+116];
	st.local.v4.u32 	[%rd34], {%r536, %r537, %r538, %r539};
	ld.local.v4.f32 	{%f469, %f470, %f471, %f472}, [%rd5+52];
	add.s64 	%rd35, %rd2, %rd33;
	st.local.v4.f32 	[%rd35], {%f469, %f470, %f471, %f472};
	ld.local.f32 	%f477, [%rd5+48];
	mul.wide.s32 	%rd36, %r755, 4;
	add.s64 	%rd37, %rd3, %rd36;
	st.local.f32 	[%rd37], %f477;

$L__BB0_29:
	setp.ge.u32 	%p27, %r756, %r6;
	@%p27 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_30;

$L__BB0_31:
	ld.local.v4.f32 	{%f1008, %f1007, %f1006, %f485}, [%rd5+-12];
	ld.local.v4.f32 	{%f1011, %f1010, %f1009, %f489}, [%rd5+4];
	ld.local.f32 	%f968, [%rd5+96];
	setp.geu.ftz.f32 	%p28, %f968, 0f3F800000;
	setp.lt.s32 	%p29, %r756, 2;
	or.pred  	%p30, %p29, %p28;
	@%p30 bra 	$L__BB0_95;

	st.local.v2.f32 	[%rd5+68], {%f336, %f337};
	st.local.f32 	[%rd5+76], %f10;
	mov.f32 	%f493, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f493, %f493};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f11, %f12, %f13, %f14};
	mov.u32 	%r767, 553648128;
	mov.u32 	%r547, 0;
	st.local.v4.u32 	[%rd5+-28], {%r547, %r547, %r547, %r767};
	st.local.v2.f32 	[%rd5+-12], {%f493, %f493};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f944, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f493, %f493, %f493, %f944};
	st.local.u32 	[%rd5+48], %r547;
	st.local.v4.f32 	[%rd5+116], {%f944, %f944, %f944, %f493};
	st.local.v4.u32 	[%rd5+4], {%r547, %r547, %r445, %r547};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f943, %f944;
	mov.f32 	%f942, %f944;
	@%p5 bra 	$L__BB0_60;

	add.u64 	%rd79, %SP, 144;
	ld.const.u64 	%rd8, [params+280];
	ld.const.f32 	%f88, [params+76];
	shr.u64 	%rd39, %rd79, 32;
	cvt.u32.u64 	%r63, %rd39;
	cvt.u32.u64 	%r64, %rd79;
	ld.const.u32 	%r65, [params+248];
	ld.const.v2.f32 	{%f500, %f501}, [params+232];
	mov.u32 	%r766, -1;
	ld.const.f32 	%f91, [params+240];
	mov.f32 	%f939, %f11;
	mov.f32 	%f940, %f12;
	mov.f32 	%f941, %f13;
	mov.f32 	%f958, %f493;
	mov.f32 	%f957, %f493;
	mov.f32 	%f956, %f493;
	bra.uni 	$L__BB0_34;

$L__BB0_59:
	ld.local.v4.f32 	{%f939, %f940, %f941, %f633}, [%rd5+100];

$L__BB0_34:
	neg.ftz.f32 	%f503, %f941;
	neg.ftz.f32 	%f504, %f939;
	neg.ftz.f32 	%f505, %f940;
	st.local.v2.f32 	[%rd5+84], {%f504, %f505};
	st.local.f32 	[%rd5+92], %f503;
	st.local.v2.f32 	[%rd5+132], {%f493, %f493};
	mov.f32 	%f955, 0f5A0E1BCA;
	mov.u32 	%r550, 1510874058;
	st.local.u32 	[%rd5+80], %r550;
	and.b32  	%r70, %r767, 822083586;
	st.local.u32 	[%rd5+-16], %r70;
	setp.lt.s32 	%p32, %r766, 0;
	@%p32 bra 	$L__BB0_39;

	or.b32  	%r551, %r70, 4096;
	st.local.u32 	[%rd5+-16], %r551;
	mul.wide.s32 	%rd40, %r766, 16;
	add.s64 	%rd9, %rd1, %rd40;
	ld.local.v4.f32 	{%f507, %f508, %f509, %f510}, [%rd9];
	add.s64 	%rd41, %rd2, %rd40;
	ld.local.v4.f32 	{%f515, %f516, %f517, %f518}, [%rd41];
	st.local.v4.f32 	[%rd5+52], {%f515, %f516, %f517, %f518};
	mul.wide.s32 	%rd42, %r766, 4;
	add.s64 	%rd43, %rd3, %rd42;
	ld.local.f32 	%f108, [%rd43];
	st.local.v4.f32 	[%rd5+36], {%f507, %f508, %f509, %f108};
	st.local.f32 	[%rd5+132], %f510;
	setp.eq.s32 	%p33, %r766, 0;
	@%p33 bra 	$L__BB0_37;

	ld.local.f32 	%f523, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f523;

$L__BB0_37:
	setp.leu.ftz.f32 	%p34, %f108, 0f00000000;
	@%p34 bra 	$L__BB0_39;

	ld.local.u32 	%r552, [%rd5];
	mad.lo.s32 	%r553, %r552, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r553;
	and.b32  	%r554, %r553, 16777215;
	cvt.rn.f32.u32 	%f525, %r554;
	mov.f32 	%f526, 0f4B800000;
	div.approx.ftz.f32 	%f527, %f525, %f526;
	lg2.approx.ftz.f32 	%f528, %f527;
	mul.ftz.f32 	%f529, %f528, 0fBF317218;
	mul.ftz.f32 	%f955, %f529, %f108;

$L__BB0_39:
	ld.local.v4.f32 	{%f539, %f540, %f541, %f542}, [%rd5+68];
	mov.u32 	%r588, 1;
	mov.u32 	%r591, 2;
	mov.f32 	%f538, 0f00000000;
	mov.u32 	%r593, 4;
	mov.u32 	%r597, -1;
	// begin inline asm
	call(%r555,%r556,%r557,%r558,%r559,%r560,%r561,%r562,%r563,%r564,%r565,%r566,%r567,%r568,%r569,%r570,%r571,%r572,%r573,%r574,%r575,%r576,%r577,%r578,%r579,%r580,%r581,%r582,%r583,%r584,%r585,%r586),_optix_trace_typed_32,(%r547,%rd8,%f539,%f540,%f541,%f939,%f940,%f941,%f88,%f955,%f538,%r588,%r547,%r547,%r591,%r547,%r593,%r63,%r64,%r597,%r597,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547);
	// end inline asm
	ld.local.u32 	%r626, [%rd5+16];
	add.s32 	%r103, %r626, 1;
	st.local.u32 	[%rd5+16], %r103;
	setp.ne.s32 	%p35, %r626, 0;
	@%p35 bra 	$L__BB0_41;

	ld.local.v4.f32 	{%f543, %f544, %f545, %f546}, [%rd5+68];
	add.ftz.f32 	%f985, %f985, %f543;
	add.ftz.f32 	%f984, %f984, %f544;
	add.ftz.f32 	%f983, %f983, %f545;
	mov.u32 	%r775, %r558;
	mov.u32 	%r776, %r557;

$L__BB0_41:
	ld.local.u32 	%r108, [%rd5+-16];
	and.b32  	%r767, %r108, -805306369;
	st.local.u32 	[%rd5+-16], %r767;
	and.b32  	%r627, %r108, 4096;
	setp.eq.s32 	%p36, %r627, 0;
	@%p36 bra 	$L__BB0_49;

	and.b32  	%r110, %r108, 512;
	setp.eq.s32 	%p37, %r110, 0;
	@%p37 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_43;

$L__BB0_45:
	ld.local.f32 	%f955, [%rd5+80];
	bra.uni 	$L__BB0_46;

$L__BB0_43:
	st.local.f32 	[%rd5+80], %f955;
	ld.local.v4.f32 	{%f550, %f551, %f552, %f553}, [%rd5+100];
	ld.local.v4.f32 	{%f557, %f558, %f559, %f560}, [%rd5+68];
	fma.rn.ftz.f32 	%f564, %f955, %f551, %f558;
	fma.rn.ftz.f32 	%f565, %f955, %f550, %f557;
	st.local.v2.f32 	[%rd5+68], {%f565, %f564};
	fma.rn.ftz.f32 	%f566, %f955, %f552, %f559;
	st.local.f32 	[%rd5+76], %f566;
	setp.lt.u32 	%p38, %r103, %r6;
	@%p38 bra 	$L__BB0_46;

	ld.local.v4.f32 	{%f567, %f568, %f569, %f570}, [%rd5+-28];
	add.ftz.f32 	%f574, %f501, %f568;
	add.ftz.f32 	%f575, %f500, %f567;
	st.local.v2.f32 	[%rd5+-28], {%f575, %f574};
	add.ftz.f32 	%f576, %f91, %f569;
	st.local.f32 	[%rd5+-20], %f576;

$L__BB0_46:
	ld.local.v4.f32 	{%f577, %f578, %f579, %f580}, [%rd5+36];
	add.ftz.f32 	%f584, %f577, 0f38D1B717;
	add.ftz.f32 	%f585, %f578, 0f38D1B717;
	add.ftz.f32 	%f586, %f579, 0f38D1B717;
	neg.ftz.f32 	%f587, %f955;
	div.approx.ftz.f32 	%f588, %f587, %f584;
	div.approx.ftz.f32 	%f589, %f587, %f585;
	div.approx.ftz.f32 	%f590, %f587, %f586;
	mul.ftz.f32 	%f591, %f588, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f119, %f591;
	mul.ftz.f32 	%f592, %f589, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f120, %f592;
	mul.ftz.f32 	%f593, %f590, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f121, %f593;
	mul.ftz.f32 	%f956, %f956, %f119;
	mul.ftz.f32 	%f957, %f957, %f120;
	mul.ftz.f32 	%f958, %f958, %f121;
	and.b32  	%r628, %r108, 16777216;
	setp.eq.s32 	%p39, %r628, 0;
	@%p39 bra 	$L__BB0_49;

	ld.local.v4.f32 	{%f594, %f595, %f596, %f597}, [%rd5+-12];
	mul.ftz.f32 	%f601, %f120, %f595;
	mul.ftz.f32 	%f602, %f119, %f594;
	st.local.v2.f32 	[%rd5+-12], {%f602, %f601};
	mul.ftz.f32 	%f603, %f121, %f596;
	st.local.f32 	[%rd5+-4], %f603;
	@%p37 bra 	$L__BB0_49;

	and.b32  	%r767, %r108, -822083585;
	st.local.u32 	[%rd5+-16], %r767;

$L__BB0_49:
	ld.local.v4.f32 	{%f604, %f605, %f606, %f607}, [%rd5+-28];
	fma.rn.ftz.f32 	%f942, %f956, %f604, %f942;
	fma.rn.ftz.f32 	%f943, %f957, %f605, %f943;
	fma.rn.ftz.f32 	%f944, %f958, %f606, %f944;
	ld.local.f32 	%f611, [%rd5+32];
	setp.le.ftz.f32 	%p41, %f611, 0f00000000;
	setp.lt.s32 	%p42, %r767, 0;
	or.pred  	%p43, %p42, %p41;
	@%p43 bra 	$L__BB0_60;

	ld.local.v4.f32 	{%f612, %f613, %f614, %f615}, [%rd5+20];
	setp.eq.ftz.f32 	%p44, %f612, 0f00000000;
	setp.eq.ftz.f32 	%p45, %f613, 0f00000000;
	setp.eq.ftz.f32 	%p46, %f614, 0f00000000;
	and.pred  	%p47, %p44, %p45;
	and.pred  	%p48, %p46, %p47;
	@%p48 bra 	$L__BB0_60;

	mul.ftz.f32 	%f956, %f956, %f612;
	mul.ftz.f32 	%f957, %f957, %f613;
	mul.ftz.f32 	%f958, %f958, %f614;
	setp.ge.u32 	%p49, %r65, %r103;
	@%p49 bra 	$L__BB0_54;

	max.ftz.f32 	%f616, %f956, %f957;
	max.ftz.f32 	%f137, %f616, %f958;
	ld.local.u32 	%r629, [%rd5];
	mad.lo.s32 	%r630, %r629, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r630;
	and.b32  	%r631, %r630, 16777215;
	cvt.rn.f32.u32 	%f617, %r631;
	mov.f32 	%f618, 0f4B800000;
	div.approx.ftz.f32 	%f619, %f617, %f618;
	setp.lt.ftz.f32 	%p50, %f137, %f619;
	@%p50 bra 	$L__BB0_60;

	rcp.approx.ftz.f32 	%f620, %f137;
	mul.ftz.f32 	%f956, %f956, %f620;
	mul.ftz.f32 	%f957, %f957, %f620;
	mul.ftz.f32 	%f958, %f958, %f620;

$L__BB0_54:
	and.b32  	%r632, %r767, 288;
	setp.ne.s32 	%p51, %r632, 256;
	@%p51 bra 	$L__BB0_58;

	and.b32  	%r633, %r767, 16;
	setp.eq.s32 	%p52, %r633, 0;
	@%p52 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_56;

$L__BB0_57:
	add.s32 	%r643, %r766, -1;
	max.s32 	%r766, %r643, -1;
	bra.uni 	$L__BB0_58;

$L__BB0_56:
	add.s32 	%r634, %r766, 1;
	min.s32 	%r766, %r634, 3;
	mul.wide.s32 	%rd45, %r766, 16;
	add.s64 	%rd46, %rd1, %rd45;
	ld.local.v4.u32 	{%r635, %r636, %r637, %r638}, [%rd5+116];
	st.local.v4.u32 	[%rd46], {%r635, %r636, %r637, %r638};
	ld.local.v4.f32 	{%f621, %f622, %f623, %f624}, [%rd5+52];
	add.s64 	%rd47, %rd2, %rd45;
	st.local.v4.f32 	[%rd47], {%f621, %f622, %f623, %f624};
	ld.local.f32 	%f629, [%rd5+48];
	mul.wide.s32 	%rd48, %r766, 4;
	add.s64 	%rd49, %rd3, %rd48;
	st.local.f32 	[%rd49], %f629;

$L__BB0_58:
	setp.ge.u32 	%p53, %r103, %r6;
	@%p53 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_59;

$L__BB0_60:
	ld.local.v4.f32 	{%f634, %f635, %f636, %f637}, [%rd5+-12];
	ld.local.v4.f32 	{%f638, %f639, %f640, %f641}, [%rd5+4];
	ld.local.f32 	%f969, [%rd5+96];
	setp.gt.ftz.f32 	%p54, %f968, %f969;
	@%p54 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_61;

$L__BB0_63:
	mov.u32 	%r767, 268435456;
	st.local.u32 	[%rd5+-16], %r767;
	mul.ftz.f32 	%f968, %f968, 0f3F000000;
	bra.uni 	$L__BB0_64;

$L__BB0_61:
	setp.geu.ftz.f32 	%p55, %f968, %f969;
	@%p55 bra 	$L__BB0_64;

	mov.u32 	%r767, 536870912;
	st.local.u32 	[%rd5+-16], %r767;
	mul.ftz.f32 	%f969, %f969, 0f3F000000;

$L__BB0_64:
	st.local.v2.f32 	[%rd5+68], {%f336, %f337};
	st.local.f32 	[%rd5+76], %f10;
	mov.f32 	%f645, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f645, %f645};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f11, %f12, %f13, %f14};
	and.b32  	%r647, %r767, 805306368;
	or.b32  	%r771, %r647, 16777216;
	st.local.v4.u32 	[%rd5+-28], {%r547, %r547, %r547, %r771};
	st.local.v2.f32 	[%rd5+-12], {%f645, %f645};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f975, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f645, %f645, %f645, %f975};
	st.local.u32 	[%rd5+48], %r547;
	st.local.v4.f32 	[%rd5+116], {%f975, %f975, %f975, %f645};
	st.local.v4.u32 	[%rd5+4], {%r547, %r547, %r445, %r547};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f974, %f975;
	mov.f32 	%f973, %f975;
	@%p5 bra 	$L__BB0_92;

	add.u64 	%rd80, %SP, 144;
	ld.const.u64 	%rd10, [params+280];
	ld.const.f32 	%f167, [params+76];
	shr.u64 	%rd51, %rd80, 32;
	cvt.u32.u64 	%r121, %rd51;
	cvt.u32.u64 	%r122, %rd80;
	ld.const.u32 	%r123, [params+248];
	ld.const.v2.f32 	{%f652, %f653}, [params+232];
	mov.u32 	%r778, -1;
	ld.const.f32 	%f170, [params+240];
	mov.f32 	%f970, %f11;
	mov.f32 	%f971, %f12;
	mov.f32 	%f972, %f13;
	mov.f32 	%f989, %f645;
	mov.f32 	%f988, %f645;
	mov.f32 	%f987, %f645;
	bra.uni 	$L__BB0_66;

$L__BB0_91:
	ld.local.v4.f32 	{%f970, %f971, %f972, %f785}, [%rd5+100];

$L__BB0_66:
	neg.ftz.f32 	%f655, %f972;
	neg.ftz.f32 	%f656, %f970;
	neg.ftz.f32 	%f657, %f971;
	st.local.v2.f32 	[%rd5+84], {%f656, %f657};
	st.local.f32 	[%rd5+92], %f655;
	st.local.v2.f32 	[%rd5+132], {%f645, %f645};
	mov.f32 	%f986, 0f5A0E1BCA;
	mov.u32 	%r650, 1510874058;
	st.local.u32 	[%rd5+80], %r650;
	and.b32  	%r128, %r771, 822083586;
	st.local.u32 	[%rd5+-16], %r128;
	setp.lt.s32 	%p57, %r778, 0;
	@%p57 bra 	$L__BB0_71;

	or.b32  	%r651, %r128, 4096;
	st.local.u32 	[%rd5+-16], %r651;
	mul.wide.s32 	%rd52, %r778, 16;
	add.s64 	%rd11, %rd1, %rd52;
	ld.local.v4.f32 	{%f659, %f660, %f661, %f662}, [%rd11];
	add.s64 	%rd53, %rd2, %rd52;
	ld.local.v4.f32 	{%f667, %f668, %f669, %f670}, [%rd53];
	st.local.v4.f32 	[%rd5+52], {%f667, %f668, %f669, %f670};
	mul.wide.s32 	%rd54, %r778, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.local.f32 	%f187, [%rd55];
	st.local.v4.f32 	[%rd5+36], {%f659, %f660, %f661, %f187};
	st.local.f32 	[%rd5+132], %f662;
	setp.eq.s32 	%p58, %r778, 0;
	@%p58 bra 	$L__BB0_69;

	ld.local.f32 	%f675, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f675;

$L__BB0_69:
	setp.leu.ftz.f32 	%p59, %f187, 0f00000000;
	@%p59 bra 	$L__BB0_71;

	ld.local.u32 	%r652, [%rd5];
	mad.lo.s32 	%r653, %r652, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r653;
	and.b32  	%r654, %r653, 16777215;
	cvt.rn.f32.u32 	%f677, %r654;
	mov.f32 	%f678, 0f4B800000;
	div.approx.ftz.f32 	%f679, %f677, %f678;
	lg2.approx.ftz.f32 	%f680, %f679;
	mul.ftz.f32 	%f681, %f680, 0fBF317218;
	mul.ftz.f32 	%f986, %f681, %f187;

$L__BB0_71:
	ld.local.v4.f32 	{%f691, %f692, %f693, %f694}, [%rd5+68];
	mov.u32 	%r688, 1;
	mov.u32 	%r691, 2;
	mov.f32 	%f690, 0f00000000;
	mov.u32 	%r693, 4;
	mov.u32 	%r697, -1;
	// begin inline asm
	call(%r655,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686),_optix_trace_typed_32,(%r547,%rd10,%f691,%f692,%f693,%f970,%f971,%f972,%f167,%f986,%f690,%r688,%r547,%r547,%r691,%r547,%r693,%r121,%r122,%r697,%r697,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547,%r547);
	// end inline asm
	ld.local.u32 	%r726, [%rd5+16];
	add.s32 	%r161, %r726, 1;
	st.local.u32 	[%rd5+16], %r161;
	setp.ne.s32 	%p60, %r726, 0;
	@%p60 bra 	$L__BB0_73;

	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd5+68];
	add.ftz.f32 	%f985, %f985, %f695;
	add.ftz.f32 	%f984, %f984, %f696;
	add.ftz.f32 	%f983, %f983, %f697;
	mov.u32 	%r775, %r658;
	mov.u32 	%r776, %r657;

$L__BB0_73:
	ld.local.u32 	%r166, [%rd5+-16];
	and.b32  	%r771, %r166, -805306369;
	st.local.u32 	[%rd5+-16], %r771;
	and.b32  	%r727, %r166, 4096;
	setp.eq.s32 	%p61, %r727, 0;
	@%p61 bra 	$L__BB0_81;

	and.b32  	%r168, %r166, 512;
	setp.eq.s32 	%p62, %r168, 0;
	@%p62 bra 	$L__BB0_77;
	bra.uni 	$L__BB0_75;

$L__BB0_77:
	ld.local.f32 	%f986, [%rd5+80];
	bra.uni 	$L__BB0_78;

$L__BB0_75:
	st.local.f32 	[%rd5+80], %f986;
	ld.local.v4.f32 	{%f702, %f703, %f704, %f705}, [%rd5+100];
	ld.local.v4.f32 	{%f709, %f710, %f711, %f712}, [%rd5+68];
	fma.rn.ftz.f32 	%f716, %f986, %f703, %f710;
	fma.rn.ftz.f32 	%f717, %f986, %f702, %f709;
	st.local.v2.f32 	[%rd5+68], {%f717, %f716};
	fma.rn.ftz.f32 	%f718, %f986, %f704, %f711;
	st.local.f32 	[%rd5+76], %f718;
	setp.lt.u32 	%p63, %r161, %r6;
	@%p63 bra 	$L__BB0_78;

	ld.local.v4.f32 	{%f719, %f720, %f721, %f722}, [%rd5+-28];
	add.ftz.f32 	%f726, %f653, %f720;
	add.ftz.f32 	%f727, %f652, %f719;
	st.local.v2.f32 	[%rd5+-28], {%f727, %f726};
	add.ftz.f32 	%f728, %f170, %f721;
	st.local.f32 	[%rd5+-20], %f728;

$L__BB0_78:
	ld.local.v4.f32 	{%f729, %f730, %f731, %f732}, [%rd5+36];
	add.ftz.f32 	%f736, %f729, 0f38D1B717;
	add.ftz.f32 	%f737, %f730, 0f38D1B717;
	add.ftz.f32 	%f738, %f731, 0f38D1B717;
	neg.ftz.f32 	%f739, %f986;
	div.approx.ftz.f32 	%f740, %f739, %f736;
	div.approx.ftz.f32 	%f741, %f739, %f737;
	div.approx.ftz.f32 	%f742, %f739, %f738;
	mul.ftz.f32 	%f743, %f740, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f198, %f743;
	mul.ftz.f32 	%f744, %f741, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f199, %f744;
	mul.ftz.f32 	%f745, %f742, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f200, %f745;
	mul.ftz.f32 	%f987, %f987, %f198;
	mul.ftz.f32 	%f988, %f988, %f199;
	mul.ftz.f32 	%f989, %f989, %f200;
	and.b32  	%r728, %r166, 16777216;
	setp.eq.s32 	%p64, %r728, 0;
	@%p64 bra 	$L__BB0_81;

	ld.local.v4.f32 	{%f746, %f747, %f748, %f749}, [%rd5+-12];
	mul.ftz.f32 	%f753, %f199, %f747;
	mul.ftz.f32 	%f754, %f198, %f746;
	st.local.v2.f32 	[%rd5+-12], {%f754, %f753};
	mul.ftz.f32 	%f755, %f200, %f748;
	st.local.f32 	[%rd5+-4], %f755;
	@%p62 bra 	$L__BB0_81;

	and.b32  	%r771, %r166, -822083585;
	st.local.u32 	[%rd5+-16], %r771;

$L__BB0_81:
	ld.local.v4.f32 	{%f756, %f757, %f758, %f759}, [%rd5+-28];
	fma.rn.ftz.f32 	%f973, %f987, %f756, %f973;
	fma.rn.ftz.f32 	%f974, %f988, %f757, %f974;
	fma.rn.ftz.f32 	%f975, %f989, %f758, %f975;
	ld.local.f32 	%f763, [%rd5+32];
	setp.le.ftz.f32 	%p66, %f763, 0f00000000;
	setp.lt.s32 	%p67, %r771, 0;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	$L__BB0_92;

	ld.local.v4.f32 	{%f764, %f765, %f766, %f767}, [%rd5+20];
	setp.eq.ftz.f32 	%p69, %f764, 0f00000000;
	setp.eq.ftz.f32 	%p70, %f765, 0f00000000;
	setp.eq.ftz.f32 	%p71, %f766, 0f00000000;
	and.pred  	%p72, %p69, %p70;
	and.pred  	%p73, %p71, %p72;
	@%p73 bra 	$L__BB0_92;

	mul.ftz.f32 	%f987, %f987, %f764;
	mul.ftz.f32 	%f988, %f988, %f765;
	mul.ftz.f32 	%f989, %f989, %f766;
	setp.ge.u32 	%p74, %r123, %r161;
	@%p74 bra 	$L__BB0_86;

	max.ftz.f32 	%f768, %f987, %f988;
	max.ftz.f32 	%f216, %f768, %f989;
	ld.local.u32 	%r729, [%rd5];
	mad.lo.s32 	%r730, %r729, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r730;
	and.b32  	%r731, %r730, 16777215;
	cvt.rn.f32.u32 	%f769, %r731;
	mov.f32 	%f770, 0f4B800000;
	div.approx.ftz.f32 	%f771, %f769, %f770;
	setp.lt.ftz.f32 	%p75, %f216, %f771;
	@%p75 bra 	$L__BB0_92;

	rcp.approx.ftz.f32 	%f772, %f216;
	mul.ftz.f32 	%f987, %f987, %f772;
	mul.ftz.f32 	%f988, %f988, %f772;
	mul.ftz.f32 	%f989, %f989, %f772;

$L__BB0_86:
	and.b32  	%r732, %r771, 288;
	setp.ne.s32 	%p76, %r732, 256;
	@%p76 bra 	$L__BB0_90;

	and.b32  	%r733, %r771, 16;
	setp.eq.s32 	%p77, %r733, 0;
	@%p77 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_88;

$L__BB0_89:
	add.s32 	%r743, %r778, -1;
	max.s32 	%r778, %r743, -1;
	bra.uni 	$L__BB0_90;

$L__BB0_88:
	add.s32 	%r734, %r778, 1;
	min.s32 	%r778, %r734, 3;
	mul.wide.s32 	%rd57, %r778, 16;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.v4.u32 	{%r735, %r736, %r737, %r738}, [%rd5+116];
	st.local.v4.u32 	[%rd58], {%r735, %r736, %r737, %r738};
	ld.local.v4.f32 	{%f773, %f774, %f775, %f776}, [%rd5+52];
	add.s64 	%rd59, %rd2, %rd57;
	st.local.v4.f32 	[%rd59], {%f773, %f774, %f775, %f776};
	ld.local.f32 	%f781, [%rd5+48];
	mul.wide.s32 	%rd60, %r778, 4;
	add.s64 	%rd61, %rd3, %rd60;
	st.local.f32 	[%rd61], %f781;

$L__BB0_90:
	setp.ge.u32 	%p78, %r161, %r6;
	@%p78 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_91;

$L__BB0_92:
	ld.local.f32 	%f999, [%rd5+96];
	setp.eq.ftz.f32 	%p79, %f968, %f969;
	@%p79 bra 	$L__BB0_94;

	mul.ftz.f32 	%f999, %f999, 0f3F000000;
	st.local.f32 	[%rd5+96], %f999;

$L__BB0_94:
	add.ftz.f32 	%f786, %f968, %f969;
	add.ftz.f32 	%f787, %f786, %f999;
	rcp.approx.ftz.f32 	%f788, %f787;
	mul.ftz.f32 	%f789, %f942, %f969;
	fma.rn.ftz.f32 	%f790, %f916, %f968, %f789;
	mul.ftz.f32 	%f791, %f943, %f969;
	fma.rn.ftz.f32 	%f792, %f917, %f968, %f791;
	mul.ftz.f32 	%f793, %f944, %f969;
	fma.rn.ftz.f32 	%f794, %f918, %f968, %f793;
	fma.rn.ftz.f32 	%f795, %f973, %f999, %f790;
	fma.rn.ftz.f32 	%f796, %f974, %f999, %f792;
	fma.rn.ftz.f32 	%f797, %f975, %f999, %f794;
	mul.ftz.f32 	%f916, %f788, %f795;
	mul.ftz.f32 	%f917, %f788, %f796;
	mul.ftz.f32 	%f918, %f788, %f797;
	mul.ftz.f32 	%f798, %f634, %f969;
	fma.rn.ftz.f32 	%f799, %f1008, %f968, %f798;
	mul.ftz.f32 	%f800, %f635, %f969;
	fma.rn.ftz.f32 	%f801, %f1007, %f968, %f800;
	mul.ftz.f32 	%f802, %f636, %f969;
	fma.rn.ftz.f32 	%f803, %f1006, %f968, %f802;
	ld.local.v4.f32 	{%f804, %f805, %f806, %f807}, [%rd5+-12];
	fma.rn.ftz.f32 	%f811, %f999, %f804, %f799;
	fma.rn.ftz.f32 	%f812, %f999, %f805, %f801;
	fma.rn.ftz.f32 	%f813, %f999, %f806, %f803;
	mul.ftz.f32 	%f1008, %f788, %f811;
	mul.ftz.f32 	%f1007, %f788, %f812;
	mul.ftz.f32 	%f1006, %f788, %f813;
	mul.ftz.f32 	%f814, %f638, %f969;
	fma.rn.ftz.f32 	%f815, %f1011, %f968, %f814;
	mul.ftz.f32 	%f816, %f639, %f969;
	fma.rn.ftz.f32 	%f817, %f1010, %f968, %f816;
	mul.ftz.f32 	%f818, %f640, %f969;
	fma.rn.ftz.f32 	%f819, %f1009, %f968, %f818;
	ld.local.v4.f32 	{%f820, %f821, %f822, %f823}, [%rd5+4];
	fma.rn.ftz.f32 	%f827, %f999, %f820, %f815;
	fma.rn.ftz.f32 	%f828, %f999, %f821, %f817;
	fma.rn.ftz.f32 	%f829, %f999, %f822, %f819;
	mul.ftz.f32 	%f1011, %f788, %f827;
	mul.ftz.f32 	%f1010, %f788, %f828;
	mul.ftz.f32 	%f1009, %f788, %f829;
	mul.ftz.f32 	%f985, %f985, 0f3EAAAAAB;
	mul.ftz.f32 	%f984, %f984, 0f3EAAAAAB;
	mul.ftz.f32 	%f983, %f983, 0f3EAAAAAB;

$L__BB0_95:
	cvt.u64.u32 	%rd77, %r179;
	mul.ftz.f32 	%f834, %f1011, %f1011;
	fma.rn.ftz.f32 	%f835, %f1010, %f1010, %f834;
	fma.rn.ftz.f32 	%f836, %f1009, %f1009, %f835;
	rsqrt.approx.ftz.f32 	%f837, %f836;
	mul.ftz.f32 	%f260, %f1011, %f837;
	mul.ftz.f32 	%f261, %f1010, %f837;
	mul.ftz.f32 	%f262, %f1009, %f837;
	ld.const.u32 	%r178, [params];
	setp.eq.s32 	%p80, %r178, 0;
	ld.const.u64 	%rd62, [params+24];
	cvta.to.global.u64 	%rd63, %rd62;
	shl.b64 	%rd64, %rd77, 4;
	add.s64 	%rd12, %rd63, %rd64;
	mov.f32 	%f1012, 0f00000000;
	mov.f32 	%f1013, %f1012;
	mov.f32 	%f1014, %f1012;
	mov.f32 	%f1015, %f1012;
	@%p80 bra 	$L__BB0_97;

	ld.global.v4.f32 	{%f1012, %f1013, %f1014, %f1015}, [%rd12];

$L__BB0_97:
	abs.ftz.f32 	%f842, %f916;
	abs.ftz.f32 	%f843, %f917;
	abs.ftz.f32 	%f844, %f918;
	setp.eq.ftz.f32 	%p81, %f844, 0f7F800000;
	setp.eq.ftz.f32 	%p82, %f843, 0f7F800000;
	setp.eq.ftz.f32 	%p83, %f842, 0f7F800000;
	setp.gtu.ftz.f32 	%p84, %f844, 0f7F800000;
	setp.gtu.ftz.f32 	%p85, %f843, 0f7F800000;
	setp.gtu.ftz.f32 	%p86, %f842, 0f7F800000;
	or.pred  	%p87, %p86, %p85;
	or.pred  	%p88, %p87, %p84;
	or.pred  	%p89, %p88, %p83;
	or.pred  	%p90, %p89, %p82;
	or.pred  	%p91, %p90, %p81;
	selp.f32 	%f845, 0f00000000, %f916, %p91;
	selp.f32 	%f846, 0f00000000, %f917, %p91;
	selp.f32 	%f847, 0f00000000, %f918, %p91;
	selp.f32 	%f848, 0f00000000, 0f3F800000, %p91;
	add.ftz.f32 	%f849, %f848, %f1015;
	add.ftz.f32 	%f850, %f847, %f1014;
	add.ftz.f32 	%f851, %f846, %f1013;
	add.ftz.f32 	%f852, %f845, %f1012;
	st.global.v4.f32 	[%rd12], {%f852, %f851, %f850, %f849};
	ld.const.u64 	%rd13, [params+32];
	setp.eq.s64 	%p92, %rd13, 0;
	@%p92 bra 	$L__BB0_101;

	cvta.to.global.u64 	%rd65, %rd13;
	add.s64 	%rd14, %rd65, %rd64;
	mov.f32 	%f1016, 0f00000000;
	mov.f32 	%f1017, %f1016;
	mov.f32 	%f1018, %f1016;
	mov.f32 	%f1019, %f1016;
	@%p80 bra 	$L__BB0_100;

	ld.global.v4.f32 	{%f1016, %f1017, %f1018, %f860}, [%rd14];
	add.ftz.f32 	%f1019, %f860, 0f00000000;

$L__BB0_100:
	abs.ftz.f32 	%f862, %f1008;
	abs.ftz.f32 	%f863, %f1007;
	abs.ftz.f32 	%f864, %f1006;
	setp.eq.ftz.f32 	%p94, %f864, 0f7F800000;
	setp.eq.ftz.f32 	%p95, %f863, 0f7F800000;
	setp.eq.ftz.f32 	%p96, %f862, 0f7F800000;
	setp.gtu.ftz.f32 	%p97, %f864, 0f7F800000;
	setp.gtu.ftz.f32 	%p98, %f863, 0f7F800000;
	setp.gtu.ftz.f32 	%p99, %f862, 0f7F800000;
	or.pred  	%p100, %p99, %p98;
	or.pred  	%p101, %p100, %p97;
	or.pred  	%p102, %p101, %p96;
	or.pred  	%p103, %p102, %p95;
	or.pred  	%p104, %p103, %p94;
	selp.f32 	%f865, 0f00000000, %f1008, %p104;
	selp.f32 	%f866, 0f00000000, %f1007, %p104;
	selp.f32 	%f867, 0f00000000, %f1006, %p104;
	add.ftz.f32 	%f868, %f867, %f1018;
	add.ftz.f32 	%f869, %f866, %f1017;
	add.ftz.f32 	%f870, %f865, %f1016;
	st.global.v4.f32 	[%rd14], {%f870, %f869, %f868, %f1019};

$L__BB0_101:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p105, %rd15, 0;
	@%p105 bra 	$L__BB0_105;

	cvta.to.global.u64 	%rd67, %rd15;
	add.s64 	%rd16, %rd67, %rd64;
	mov.f32 	%f1020, 0f00000000;
	mov.f32 	%f1021, %f1020;
	mov.f32 	%f1022, %f1020;
	mov.f32 	%f1023, %f1020;
	@%p80 bra 	$L__BB0_104;

	ld.global.v4.f32 	{%f1020, %f1021, %f1022, %f878}, [%rd16];
	add.ftz.f32 	%f1023, %f878, 0f00000000;

$L__BB0_104:
	abs.ftz.f32 	%f880, %f260;
	abs.ftz.f32 	%f881, %f261;
	abs.ftz.f32 	%f882, %f262;
	setp.eq.ftz.f32 	%p107, %f882, 0f7F800000;
	setp.eq.ftz.f32 	%p108, %f881, 0f7F800000;
	setp.eq.ftz.f32 	%p109, %f880, 0f7F800000;
	setp.gtu.ftz.f32 	%p110, %f882, 0f7F800000;
	setp.gtu.ftz.f32 	%p111, %f881, 0f7F800000;
	setp.gtu.ftz.f32 	%p112, %f880, 0f7F800000;
	or.pred  	%p113, %p112, %p111;
	or.pred  	%p114, %p113, %p110;
	or.pred  	%p115, %p114, %p109;
	or.pred  	%p116, %p115, %p108;
	or.pred  	%p117, %p116, %p107;
	selp.f32 	%f883, 0f00000000, %f260, %p117;
	selp.f32 	%f884, 0f00000000, %f261, %p117;
	selp.f32 	%f885, 0f00000000, %f262, %p117;
	add.ftz.f32 	%f886, %f885, %f1022;
	add.ftz.f32 	%f887, %f884, %f1021;
	add.ftz.f32 	%f888, %f883, %f1020;
	st.global.v4.f32 	[%rd16], {%f888, %f887, %f886, %f1023};

$L__BB0_105:
	ld.const.u32 	%r744, [params+4];
	setp.eq.s32 	%p118, %r744, 0;
	@%p118 bra 	$L__BB0_107;

	not.b32 	%r745, %r185;
	add.s32 	%r746, %r183, %r745;
	mad.lo.s32 	%r747, %r746, %r182, %r184;
	sub.ftz.f32 	%f889, %f985, %f336;
	sub.ftz.f32 	%f890, %f984, %f337;
	mul.ftz.f32 	%f891, %f890, %f890;
	fma.rn.ftz.f32 	%f892, %f889, %f889, %f891;
	sub.ftz.f32 	%f893, %f983, %f10;
	fma.rn.ftz.f32 	%f894, %f893, %f893, %f892;
	sqrt.approx.ftz.f32 	%f895, %f894;
	ld.const.v2.f32 	{%f896, %f897}, [params+176];
	mul.ftz.f32 	%f900, %f11, %f896;
	mul.ftz.f32 	%f901, %f12, %f897;
	neg.ftz.f32 	%f902, %f901;
	sub.ftz.f32 	%f903, %f902, %f900;
	ld.const.f32 	%f904, [params+184];
	mul.ftz.f32 	%f905, %f13, %f904;
	sub.ftz.f32 	%f906, %f903, %f905;
	ld.const.u64 	%rd69, [params+48];
	cvta.to.global.u64 	%rd70, %rd69;
	mul.wide.u32 	%rd71, %r747, 16;
	add.s64 	%rd72, %rd70, %rd71;
	mul.ftz.f32 	%f907, %f895, %f906;
	st.global.v4.f32 	[%rd72], {%f985, %f984, %f983, %f907};
	ld.const.u64 	%rd73, [params+56];
	cvta.to.global.u64 	%rd74, %rd73;
	mul.wide.u32 	%rd75, %r747, 8;
	add.s64 	%rd76, %rd74, %rd75;
	st.global.v2.u32 	[%rd76], {%r776, %r775};

$L__BB0_107:
	ret;

}

