# A 4-week VSDSquadron Mini Internship on VLSI and RISC-V using VSDSquadron Mini RISC-V Development kit

<p align="justify">This repositiry is intended to document the learning outcomes and experience of a 4-week workshop on VLSI and RISC-V using VSDSquadron Mini RISC-V Development kit.</p>

- The first online meeting took place on <b>16<sup>th February, 2024, @ 6PM to 7PM.</b>
<br/> In this meeting the following tasks have been assigned.
1. Create GitHub repo. Windows OS, 1TB HDD, 16GB RAM. 
2. Next Task - Allocate 8GB RAM, 100GB HDD for Oracle Virtual Machine and install [RISC-V GNU Toolchain first](https://github.com/riscv-collab/riscv-gnu-toolchain), then [install Yosys, iverilog, gtkwave](https://docs.google.com/document/d/1Z5t7xWpG_gdppLk_ZVfgKVr5hrQZISlkdwCWSjYg7p0/edit).

- The first online meeting took place on <b>20<sup>th February, 2024, @ 6PM to 7PM.</b>
<br/>  In this meeting the following tasks have been assigned.
1. List the Instruction types in RISC V
2. List the word size of the above-listed instruction. 
