

================================================================
== Vivado HLS Report for 'filter11x11_strm'
================================================================
* Date:           Thu Dec 10 21:00:28 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    64825|    64825| 0.324 ms | 0.324 ms |  64810|  64810| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |Loop_HConvH_proc4_U0  |Loop_HConvH_proc4  |    64809|    64809| 0.324 ms | 0.324 ms |  64809|  64809|   none  |
        |Loop_VConvH_proc5_U0  |Loop_VConvH_proc5  |    62112|    62112| 0.311 ms | 0.311 ms |  62112|  62112|   none  |
        |Loop_Border_proc6_U0  |Loop_Border_proc6  |    64805|    64805| 0.324 ms | 0.324 ms |  64805|  64805|   none  |
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|      10|     88|    -|
|Instance         |       44|     36|    6951|   2264|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       44|     36|    6961|   2354|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       15|     16|       6|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+------+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-----------------------------------+---------------------------------+---------+-------+------+-----+-----+
    |Loop_Border_proc6_U0               |Loop_Border_proc6                |        4|      0|   331|  551|    0|
    |Loop_HConvH_proc4_U0               |Loop_HConvH_proc4                |        0|     18|  3280|  732|    0|
    |Loop_VConvH_proc5_U0               |Loop_VConvH_proc5                |       40|     18|  3228|  813|    0|
    |filter11x11_strm_AXILiteS_s_axi_U  |filter11x11_strm_AXILiteS_s_axi  |        0|      0|   112|  168|    0|
    +-----------------------------------+---------------------------------+---------+-------+------+-----+-----+
    |Total                              |                                 |       44|     36|  6951| 2264|    0|
    +-----------------------------------+---------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------+---------+---+----+-----+------+-----+---------+
    |    Name   | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+---+----+-----+------+-----+---------+
    |hconv_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |vconv_V_U  |        0|  5|   0|    -|     2|   32|       64|
    +-----------+---------+---+----+-----+------+-----+---------+
    |Total      |        0| 10|   0|    0|     4|   64|      128|
    +-----------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | filter11x11_strm | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | filter11x11_strm | return value |
|interrupt               | out |    1| ap_ctrl_hs | filter11x11_strm | return value |
|src_V_TDATA             |  in |   32|    axis    |       src_V      |    pointer   |
|src_V_TVALID            |  in |    1|    axis    |       src_V      |    pointer   |
|src_V_TREADY            | out |    1|    axis    |       src_V      |    pointer   |
|dst_V_TDATA             | out |   32|    axis    |       dst_V      |    pointer   |
|dst_V_TVALID            | out |    1|    axis    |       dst_V      |    pointer   |
|dst_V_TREADY            |  in |    1|    axis    |       dst_V      |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

