Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jun  1 11:36:15 2023
| Host              : HP-EliteDesk-800-G2-TWR running 64-bit Ubuntu 22.04.2 LTS
| Command           : report_timing -nworst 1 -delay_type max -sort_by group -file reports/ariane.timing.rpt
| Design            : ariane_xilinx
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 i_ddr/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.820ns  (logic 0.076ns (9.265%)  route 0.744ns (90.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 2983.979 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 2983.267 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.649ns (routing 0.833ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.855ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893  2981.472    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.345 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.591    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.619 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.649  2983.268    i_ddr/inst/c0_ddr4_ui_clk
    SLICE_X28Y135        FDRE                                         r  i_ddr/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  2983.344 f  i_ddr/inst/div_clk_rst_r1_reg/Q
                         net (fo=867, routed)         0.744  2984.088    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/c0_ddr4_ui_clk_sync_rst
    SLICE_X32Y109        FDCE                                         f  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36955, routed)       1.728  2983.979    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1
    SLICE_X32Y109        FDCE                                         r  i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]/C
                         clock pessimism              0.000  2983.979    
                         clock uncertainty           -0.215  2983.765    
    SLICE_X32Y109        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066  2983.699    i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/write_pointer_q_reg[0]
  -------------------------------------------------------------------
                         required time                       2983.699    
                         arrival time                       -2984.088    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (mmcm_clkout0 rise@3.001ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 1.355ns (45.822%)  route 1.602ns (54.178%))
  Logic Levels:           11  (CARRY8=1 LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 6.987 - 3.001 ) 
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.833ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.756ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893     1.876    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.749 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.994    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.022 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.728     3.750    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[63]_0
    SLICE_X26Y189        FDRE                                         r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.829 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=53, routed)          0.206     4.035    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[2]
    SLICE_X26Y189        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.184 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awburst[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.009     4.193    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awburst[1]_INST_0_i_9_n_0
    SLICE_X26Y189        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     4.377 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awburst[1]_INST_0_i_1/CO[3]
                         net (fo=14, routed)          0.190     4.567    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/cmd_packed_wrap_i1
    SLICE_X26Y189        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.690 f  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.162     4.853    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/p_6_in
    SLICE_X26Y188        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     4.888 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][36]_srl32_i_1/O
                         net (fo=2, routed)           0.116     5.004    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[33]
    SLICE_X26Y190        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.153 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.155     5.307    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_WRITE.write_addr_inst/access_need_extra_word
    SLICE_X26Y187        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     5.431 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.141     5.572    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[2]_INST_0_i_1_n_0
    SLICE_X26Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.662 f  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[2]_INST_0/O
                         net (fo=4, routed)           0.156     5.818    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/c0_ddr4_s_axi_awlen[2]
    SLICE_X27Y187        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.965 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/memory_reg[7][3]_srl8_i_8/O
                         net (fo=1, routed)           0.129     6.094    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/memory_reg[7][3]_srl8_i_8_n_0
    SLICE_X26Y187        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     6.183 f  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/memory_reg[7][3]_srl8_i_3/O
                         net (fo=1, routed)           0.100     6.283    i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_reg_0
    SLICE_X26Y186        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.432 r  i_ddr/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][3]_srl8_i_1/O
                         net (fo=6, routed)           0.093     6.526    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/b_push
    SLICE_X25Y185        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.563 r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1/O
                         net (fo=4, routed)           0.145     6.707    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0
    SLICE_X25Y185        FDSE                                         r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.001     3.001 r  
    K22                                               0.000     3.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.453 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.493    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.493 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.790    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.814 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.788     4.602    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.232 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.447    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.471 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.516     6.987    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]_0
    SLICE_X25Y185        FDSE                                         r  i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.282     6.705    
                         clock uncertainty           -0.062     6.642    
    SLICE_X25Y185        FDSE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     6.581    i_ddr/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                          6.581    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.500ns period=3.001ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (pll_clk[1]_DIV rise@3.001ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.078ns (7.076%)  route 1.024ns (92.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 6.551 - 3.001 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.751ns (routing 0.833ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.756ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893     1.876    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.749 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.994    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.022 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.751     3.773    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[13]
    SLICE_X1Y196         FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.851 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=4, routed)           1.024     4.876    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.001     3.001 r  
    K22                                               0.000     3.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.453 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.493    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.493 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.790    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.814 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.788     4.602    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.232 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.447    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.471 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.430     6.901    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.630     6.271 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.370    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.476 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.551 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.337     6.214    
                         clock uncertainty           -0.170     6.044    
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     5.891    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.891    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.500ns period=3.001ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (pll_clk[0]_DIV rise@3.001ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.079ns (7.289%)  route 1.005ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 6.502 - 3.001 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.709ns (routing 0.833ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.756ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893     1.876    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.749 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.994    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.022 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.709     3.731    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y174         FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.810 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=5, routed)           1.005     4.815    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL                             r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.001     3.001 r  
    K22                                               0.000     3.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.453 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.493    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.493 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.790    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.814 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.788     4.602    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.232 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.447    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.471 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.389     6.860    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.630     6.230 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=5, routed)           0.091     6.321    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.427 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.502 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.341     6.161    
                         clock uncertainty           -0.170     5.991    
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     5.838    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.838    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.001ns period=6.001ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (mmcm_clkout6 rise@6.001ns - mmcm_clkout0 rise@3.001ns)
  Data Path Delay:        0.977ns  (logic 0.078ns (7.984%)  route 0.899ns (92.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 10.004 - 6.001 ) 
    Source Clock Delay      (SCD):    3.763ns = ( 6.764 - 3.001 ) 
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.741ns (routing 0.833ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.756ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.001     3.001 r  
    K22                                               0.000     3.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     3.101    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     3.570 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.620    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.620 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     3.956    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.984 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893     4.877    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.750 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     4.995    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.023 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.741     6.764    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[13]
    SLICE_X9Y234         FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y234         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.842 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.899     7.741    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X5Y212         FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.001     6.001 r  
    K22                                               0.000     6.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     6.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     6.454 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     6.791    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.815 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.788     7.603    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.233 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.459    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.483 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1632, routed)        1.521    10.004    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X5Y212         FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.482     9.522    
                         clock uncertainty           -0.188     9.333    
    SLICE_X5Y212         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     9.358    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (c0_sys_clk_p rise@3.334ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.327ns (30.076%)  route 0.760ns (69.924%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 5.099 - 3.334 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.108ns (routing 0.171ns, distribution 0.937ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.155ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.108     2.092    i_ddr/inst/u_ddr4_infrastructure/lopt
    SLICE_X20Y173        FDSE                                         r  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y173        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.171 f  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.166     2.337    i_ddr/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X20Y173        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     2.474 f  i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.210     2.684    i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X20Y173        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     2.795 r  i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.384     3.179    i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X18Y179        FDRE                                         r  i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      3.334     3.334 r  
    K22                                               0.000     3.334 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.413    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.787 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.124    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.148 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=18, routed)          0.951     5.099    i_ddr/inst/u_ddr4_infrastructure/lopt
    SLICE_X18Y179        FDRE                                         r  i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.228     5.326    
                         clock uncertainty           -0.035     5.291    
    SLICE_X18Y179        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.316    i_ddr/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (MaxDelay Path 3.001ns)
  Data Path Delay:        0.576ns  (logic 0.078ns (13.542%)  route 0.498ns (86.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132                                     0.000     0.000 r  i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X21Y132        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.498     0.576    i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X11Y131        FDRE                                         r  i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.001     3.001    
    SLICE_X11Y131        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.026    i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.026    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             9.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.001ns period=12.002ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.001ns period=12.002ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.002ns  (mmcm_clkout5 rise@12.002ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.452ns (17.259%)  route 2.167ns (82.741%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 16.153 - 12.002 ) 
    Source Clock Delay      (SCD):    4.073ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 1.042ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.945ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.893     1.876    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     1.749 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     1.985    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.013 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=568, routed)         2.059     4.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X43Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/Q
                         net (fo=18, routed)          1.120     5.272    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[8]
    SLICE_X28Y139        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.135     5.407 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[9]_i_3/O
                         net (fo=6, routed)           0.432     5.839    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[9]_i_3_n_0
    SLICE_X24Y138        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     5.987 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_6/O
                         net (fo=7, routed)           0.562     6.549    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
    SLICE_X28Y144        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     6.639 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[12]_i_1/O
                         net (fo=1, routed)           0.053     6.692    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[12]
    SLICE_X28Y144        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     12.002    12.002 r  
    K22                                               0.000    12.002 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079    12.081    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    12.455 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.495    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.495 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    12.792    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.816 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.788    13.604    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.234 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    14.441    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.465 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=568, routed)         1.688    16.153    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X28Y144        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[12]/C
                         clock pessimism             -0.310    15.842    
                         clock uncertainty           -0.076    15.767    
    SLICE_X28Y144        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    15.792    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[12]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  9.100    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.001ns period=12.002ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.002ns  (MaxDelay Path 12.002ns)
  Data Path Delay:        0.327ns  (logic 0.081ns (24.771%)  route 0.246ns (75.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.002ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X45Y114        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.246     0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.002    12.002    
    SLICE_X46Y113        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.027    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             18.705ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.320ns  (logic 0.081ns (6.138%)  route 1.239ns (93.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y135                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
    SLICE_X26Y135        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=6, routed)           1.239     1.320    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg_0
    SLICE_X40Y89         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y89         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    20.025    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                 18.705    




