{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 16:57:45 2014 " "Info: Processing started: Wed Mar 26 16:57:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c g01_YMD_Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c g01_YMD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_YMD_Counter-behaviour " "Info: Found design unit 1: g01_YMD_Counter-behaviour" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_YMD_Counter " "Info: Found entity 1: g01_YMD_Counter" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_ymd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_ymd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_YMD_TestBed-behaviour " "Info: Found design unit 1: g01_YMD_TestBed-behaviour" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_YMD_TestBed " "Info: Found entity 1: g01_YMD_TestBed" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g01_YMD_TestBed " "Info: Elaborating entity \"g01_YMD_TestBed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_in g01_YMD_TestBed.vhd(133) " "Warning (10492): VHDL Process Statement warning at g01_YMD_TestBed.vhd(133): signal \"bcd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd_in g01_YMD_TestBed.vhd(122) " "Warning (10631): VHDL Process Statement warning at g01_YMD_TestBed.vhd(122): inferring latch(es) for signal or variable \"bcd_in\", which holds its previous value in one or more paths through the process" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "day_set g01_YMD_TestBed.vhd(136) " "Warning (10631): VHDL Process Statement warning at g01_YMD_TestBed.vhd(136): inferring latch(es) for signal or variable \"day_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "month_set g01_YMD_TestBed.vhd(136) " "Warning (10631): VHDL Process Statement warning at g01_YMD_TestBed.vhd(136): inferring latch(es) for signal or variable \"month_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "year_set g01_YMD_TestBed.vhd(136) " "Warning (10631): VHDL Process Statement warning at g01_YMD_TestBed.vhd(136): inferring latch(es) for signal or variable \"year_set\", which holds its previous value in one or more paths through the process" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[0\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[0\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[1\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[1\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[2\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[2\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[3\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[3\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[4\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[4\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[5\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[5\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[6\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[6\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[7\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[7\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[8\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[8\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[9\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[9\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[10\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[10\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_set\[11\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"year_set\[11\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[0\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"month_set\[0\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[1\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"month_set\[1\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[2\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"month_set\[2\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_set\[3\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"month_set\[3\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[0\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"day_set\[0\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[1\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"day_set\[1\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[2\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"day_set\[2\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[3\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"day_set\[3\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_set\[4\] g01_YMD_TestBed.vhd(136) " "Info (10041): Inferred latch for \"day_set\[4\]\" at g01_YMD_TestBed.vhd(136)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[0\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[0\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[1\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[1\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[2\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[2\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[3\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[3\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[4\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[4\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[5\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[5\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[6\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[6\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[7\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[7\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[8\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[8\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[9\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[9\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[10\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[10\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_in\[11\] g01_YMD_TestBed.vhd(122) " "Info (10041): Inferred latch for \"bcd_in\[11\]\" at g01_YMD_TestBed.vhd(122)" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "g01_earth_mars_timer.vhd 2 1 " "Warning: Using design file g01_earth_mars_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Earth_Mars_Timer-behaviour " "Info: Found design unit 1: g01_Earth_Mars_Timer-behaviour" {  } { { "g01_earth_mars_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_earth_mars_timer.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Earth_Mars_Timer " "Info: Found entity 1: g01_Earth_Mars_Timer" {  } { { "g01_earth_mars_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_earth_mars_timer.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g01_Earth_Mars_Timer g01_Earth_Mars_Timer:timer " "Info: Elaborating entity \"g01_Earth_Mars_Timer\" for hierarchy \"g01_Earth_Mars_Timer:timer\"" {  } { { "g01_YMD_TestBed.vhd" "timer" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "g01_basic_timer.vhd 2 1 " "Warning: Using design file g01_basic_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Basic_Timer-behaviour " "Info: Found design unit 1: g01_Basic_Timer-behaviour" {  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Basic_Timer " "Info: Found entity 1: g01_Basic_Timer" {  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g01_Basic_Timer g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth " "Info: Elaborating entity \"g01_Basic_Timer\" for hierarchy \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\"" {  } { { "g01_earth_mars_timer.vhd" "earth" { Text "P:/DSDLabs/Lab4/g01_earth_mars_timer.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter\"" {  } { { "g01_basic_timer.vhd" "counter" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter\"" {  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 38 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Info: Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION down " "Info: Parameter \"LPM_DIRECTION\" = \"down\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 38 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8fl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fl " "Info: Found entity 1: cntr_8fl" {  } { { "db/cntr_8fl.tdf" "" { Text "P:/DSDLabs/Lab4/db/cntr_8fl.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8fl g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter\|cntr_8fl:auto_generated " "Info: Elaborating entity \"cntr_8fl\" for hierarchy \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|LPM_COUNTER:counter\|cntr_8fl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g01_Basic_Timer g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars " "Info: Elaborating entity \"g01_Basic_Timer\" for hierarchy \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\"" {  } { { "g01_earth_mars_timer.vhd" "mars" { Text "P:/DSDLabs/Lab4/g01_earth_mars_timer.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|LPM_COUNTER:counter\"" {  } { { "g01_basic_timer.vhd" "counter" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|LPM_COUNTER:counter\"" {  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 38 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Info: Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION down " "Info: Parameter \"LPM_DIRECTION\" = \"down\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 38 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g01_YMD_Counter g01_YMD_Counter:ymd " "Info: Elaborating entity \"g01_YMD_Counter\" for hierarchy \"g01_YMD_Counter:ymd\"" {  } { { "g01_YMD_TestBed.vhd" "ymd" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(49) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(49): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(51) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(51): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(53) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(53): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_YMD_Counter.vhd(53) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(53): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_months g01_YMD_Counter.vhd(55) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(55): signal \"int_months\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_YMD_Counter.vhd(55) " "Warning (10492): VHDL Process Statement warning at g01_YMD_Counter.vhd(55): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "g01_7_segment_decoder.vhd 2 1 " "Warning: Using design file g01_7_segment_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_7_segment_decoder-decode " "Info: Found design unit 1: g01_7_segment_decoder-decode" {  } { { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_7_segment_decoder " "Info: Found entity 1: g01_7_segment_decoder" {  } { { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g01_7_segment_decoder g01_7_segment_decoder:led0_decoder " "Info: Elaborating entity \"g01_7_segment_decoder\" for hierarchy \"g01_7_segment_decoder:led0_decoder\"" {  } { { "g01_YMD_TestBed.vhd" "led0_decoder" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[1\] " "Warning: LATCH primitive \"bcd_in\[1\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[2\] " "Warning: LATCH primitive \"bcd_in\[2\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[3\] " "Warning: LATCH primitive \"bcd_in\[3\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[4\] " "Warning: LATCH primitive \"bcd_in\[4\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[0\] " "Warning: LATCH primitive \"bcd_in\[0\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[1\] " "Warning: LATCH primitive \"bcd_in\[1\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[2\] " "Warning: LATCH primitive \"bcd_in\[2\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[3\] " "Warning: LATCH primitive \"bcd_in\[3\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[4\] " "Warning: LATCH primitive \"bcd_in\[4\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_in\[0\] " "Warning: LATCH primitive \"bcd_in\[0\]\" is permanently enabled" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "g01_YMD_Counter:ymd\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"g01_YMD_Counter:ymd\|Mod0\"" {  } { { "g01_YMD_Counter.vhd" "Mod0" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 41 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "g01_YMD_Counter:ymd\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"g01_YMD_Counter:ymd\|Mod1\"" {  } { { "g01_YMD_Counter.vhd" "Mod1" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 42 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g01_YMD_Counter:ymd\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"g01_YMD_Counter:ymd\|lpm_divide:Mod0\"" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g01_YMD_Counter:ymd\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"g01_YMD_Counter:ymd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 41 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u7m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u7m " "Info: Found entity 1: lpm_divide_u7m" {  } { { "db/lpm_divide_u7m.tdf" "" { Text "P:/DSDLabs/Lab4/db/lpm_divide_u7m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "P:/DSDLabs/Lab4/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e6f " "Info: Found entity 1: alt_u_div_e6f" {  } { { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g01_YMD_Counter:ymd\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"g01_YMD_Counter:ymd\|lpm_divide:Mod1\"" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g01_YMD_Counter:ymd\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"g01_YMD_Counter:ymd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 42 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 79 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 40 " "Info: 40 registers lost all their fanouts during netlist optimizations. The first 40 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\] " "Info: Register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "566 " "Info: Implemented 566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "526 " "Info: Implemented 526 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 16:57:50 2014 " "Info: Processing ended: Wed Mar 26 16:57:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 16:57:55 2014 " "Info: Processing started: Wed Mar 26 16:57:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g01_YMD_Counter EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g01_YMD_Counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demux~2  " "Info: Automatically promoted node demux~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demux~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1040 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demux~3  " "Info: Automatically promoted node demux~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demux~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1042 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demux~0  " "Info: Automatically promoted node demux~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demux~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1037 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "demux~1  " "Info: Automatically promoted node demux~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demux~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1039 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_YMD_Counter:ymd\|month_count_en " "Info: Destination node g01_YMD_Counter:ymd\|month_count_en" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|month_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_YMD_Counter:ymd\|year_count_en " "Info: Destination node g01_YMD_Counter:ymd\|year_count_en" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|year_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|sload " "Info: Destination node g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|sload" {  } { { "g01_basic_timer.vhd" "" { Text "P:/DSDLabs/Lab4/g01_basic_timer.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0 " "Info: Destination node g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 1038 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/DSDLabs/Lab4/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.150 ns register register " "Info: Estimated most critical path is register to register delay of 25.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g01_YMD_Counter:ymd\|int_years\[7\] 1 REG LAB_X27_Y22 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y22; Fanout = 12; REG Node = 'g01_YMD_Counter:ymd\|int_years\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|int_years[7] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.517 ns) 1.054 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LAB_X27_Y22 2 " "Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X27_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.054 ns" { g01_YMD_Counter:ymd|int_years[7] g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.134 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LAB_X27_Y22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X27_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.214 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LAB_X27_Y22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X27_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.294 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LAB_X27_Y22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.294 ns; Loc. = LAB_X27_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.374 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LAB_X27_Y22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LAB_X27_Y22; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.832 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LAB_X27_Y22 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.832 ns; Loc. = LAB_X27_Y22; Fanout = 17; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.521 ns) 3.047 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[76\]~120 8 COMB LAB_X24_Y22 2 " "Info: 8: + IC(0.694 ns) + CELL(0.521 ns) = 3.047 ns; Loc. = LAB_X24_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[76\]~120'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.215 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.517 ns) 4.579 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[5\]~7 9 COMB LAB_X26_Y22 2 " "Info: 9: + IC(1.015 ns) + CELL(0.517 ns) = 4.579 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.532 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.659 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[6\]~9 10 COMB LAB_X26_Y22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.659 ns; Loc. = LAB_X26_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.739 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11 11 COMB LAB_X26_Y22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.739 ns; Loc. = LAB_X26_Y22; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.197 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12 12 COMB LAB_X26_Y22 20 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 5.197 ns; Loc. = LAB_X26_Y22; Fanout = 20; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.178 ns) 6.790 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[90\]~188 13 COMB LAB_X24_Y20 3 " "Info: 13: + IC(1.415 ns) + CELL(0.178 ns) = 6.790 ns; Loc. = LAB_X24_Y20; Fanout = 3; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[90\]~188'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 8.368 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[7\]~11 14 COMB LAB_X25_Y22 2 " "Info: 14: + IC(1.061 ns) + CELL(0.517 ns) = 8.368 ns; Loc. = LAB_X25_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.578 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.448 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13 15 COMB LAB_X25_Y22 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.448 ns; Loc. = LAB_X25_Y22; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.906 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14 16 COMB LAB_X25_Y22 23 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 8.906 ns; Loc. = LAB_X25_Y22; Fanout = 23; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.178 ns) 10.191 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[99\]~192 17 COMB LAB_X24_Y20 3 " "Info: 17: + IC(1.107 ns) + CELL(0.178 ns) = 10.191 ns; Loc. = LAB_X24_Y20; Fanout = 3; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[99\]~192'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.285 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.517 ns) 11.769 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5 18 COMB LAB_X23_Y22 2 " "Info: 18: + IC(1.061 ns) + CELL(0.517 ns) = 11.769 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.578 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.849 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7 19 COMB LAB_X23_Y22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 11.849 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.929 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9 20 COMB LAB_X23_Y22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.929 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.009 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11 21 COMB LAB_X23_Y22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 12.009 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.089 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13 22 COMB LAB_X23_Y22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.089 ns; Loc. = LAB_X23_Y22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.169 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15 23 COMB LAB_X23_Y22 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.169 ns; Loc. = LAB_X23_Y22; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.627 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16 24 COMB LAB_X23_Y22 28 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 12.627 ns; Loc. = LAB_X23_Y22; Fanout = 28; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.177 ns) 14.197 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[110\]~153 25 COMB LAB_X26_Y20 2 " "Info: 25: + IC(1.393 ns) + CELL(0.177 ns) = 14.197 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[110\]~153'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.570 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~153 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.495 ns) 15.447 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3 26 COMB LAB_X25_Y20 2 " "Info: 26: + IC(0.755 ns) + CELL(0.495 ns) = 15.447 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.250 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~153 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.527 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5 27 COMB LAB_X25_Y20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 15.527 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.607 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7 28 COMB LAB_X25_Y20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 15.607 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.687 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9 29 COMB LAB_X25_Y20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.687 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.767 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11 30 COMB LAB_X25_Y20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.767 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.847 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13 31 COMB LAB_X25_Y20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 15.847 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.927 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15 32 COMB LAB_X25_Y20 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 15.927 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.007 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17 33 COMB LAB_X25_Y20 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 16.007 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.465 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18 34 COMB LAB_X25_Y20 23 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 16.465 ns; Loc. = LAB_X25_Y20; Fanout = 23; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.177 ns) 17.705 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[123\]~163 35 COMB LAB_X29_Y20 2 " "Info: 35: + IC(1.063 ns) + CELL(0.177 ns) = 17.705 ns; Loc. = LAB_X29_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[123\]~163'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.240 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.521 ns) 19.263 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4 36 COMB LAB_X27_Y20 1 " "Info: 36: + IC(1.037 ns) + CELL(0.521 ns) = 19.263 ns; Loc. = LAB_X27_Y20; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.558 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 20.514 ns g01_YMD_Counter:ymd\|leap_year~10 37 COMB LAB_X27_Y21 1 " "Info: 37: + IC(0.706 ns) + CELL(0.545 ns) = 20.514 ns; Loc. = LAB_X27_Y21; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.251 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 g01_YMD_Counter:ymd|leap_year~10 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 21.765 ns g01_YMD_Counter:ymd\|leap_year~11 38 COMB LAB_X27_Y20 1 " "Info: 38: + IC(1.073 ns) + CELL(0.178 ns) = 21.765 ns; Loc. = LAB_X27_Y20; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.251 ns" { g01_YMD_Counter:ymd|leap_year~10 g01_YMD_Counter:ymd|leap_year~11 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 22.441 ns g01_YMD_Counter:ymd\|leap_year~12 39 COMB LAB_X27_Y20 1 " "Info: 39: + IC(0.354 ns) + CELL(0.322 ns) = 22.441 ns; Loc. = LAB_X27_Y20; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g01_YMD_Counter:ymd|leap_year~11 g01_YMD_Counter:ymd|leap_year~12 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 23.117 ns g01_YMD_Counter:ymd\|leap_year~13 40 COMB LAB_X27_Y20 2 " "Info: 40: + IC(0.498 ns) + CELL(0.178 ns) = 23.117 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g01_YMD_Counter:ymd|leap_year~12 g01_YMD_Counter:ymd|leap_year~13 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.178 ns) 24.378 ns g01_YMD_Counter:ymd\|last_day_of_month~3 41 COMB LAB_X26_Y18 6 " "Info: 41: + IC(1.083 ns) + CELL(0.178 ns) = 24.378 ns; Loc. = LAB_X26_Y18; Fanout = 6; COMB Node = 'g01_YMD_Counter:ymd\|last_day_of_month~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { g01_YMD_Counter:ymd|leap_year~13 g01_YMD_Counter:ymd|last_day_of_month~3 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 25.054 ns g01_YMD_Counter:ymd\|int_days~1 42 COMB LAB_X26_Y18 1 " "Info: 42: + IC(0.498 ns) + CELL(0.178 ns) = 25.054 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|int_days~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { g01_YMD_Counter:ymd|last_day_of_month~3 g01_YMD_Counter:ymd|int_days~1 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 25.150 ns g01_YMD_Counter:ymd\|int_days\[4\] 43 REG LAB_X26_Y18 4 " "Info: 43: + IC(0.000 ns) + CELL(0.096 ns) = 25.150 ns; Loc. = LAB_X26_Y18; Fanout = 4; REG Node = 'g01_YMD_Counter:ymd\|int_days\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g01_YMD_Counter:ymd|int_days~1 g01_YMD_Counter:ymd|int_days[4] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.800 ns ( 38.97 % ) " "Info: Total cell delay = 9.800 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.350 ns ( 61.03 % ) " "Info: Total interconnect delay = 15.350 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "25.150 ns" { g01_YMD_Counter:ymd|int_years[7] g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~153 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 g01_YMD_Counter:ymd|leap_year~10 g01_YMD_Counter:ymd|leap_year~11 g01_YMD_Counter:ymd|leap_year~12 g01_YMD_Counter:ymd|leap_year~13 g01_YMD_Counter:ymd|last_day_of_month~3 g01_YMD_Counter:ymd|int_days~1 g01_YMD_Counter:ymd|int_days[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[0\] 0 " "Info: Pin \"led0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[1\] 0 " "Info: Pin \"led0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[2\] 0 " "Info: Pin \"led0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[3\] 0 " "Info: Pin \"led0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[4\] 0 " "Info: Pin \"led0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[5\] 0 " "Info: Pin \"led0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0\[6\] 0 " "Info: Pin \"led0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[0\] 0 " "Info: Pin \"led1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[1\] 0 " "Info: Pin \"led1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[2\] 0 " "Info: Pin \"led1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[3\] 0 " "Info: Pin \"led1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[4\] 0 " "Info: Pin \"led1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[5\] 0 " "Info: Pin \"led1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1\[6\] 0 " "Info: Pin \"led1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[0\] 0 " "Info: Pin \"led2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[1\] 0 " "Info: Pin \"led2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[2\] 0 " "Info: Pin \"led2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[3\] 0 " "Info: Pin \"led2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[4\] 0 " "Info: Pin \"led2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[5\] 0 " "Info: Pin \"led2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2\[6\] 0 " "Info: Pin \"led2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[0\] 0 " "Info: Pin \"led3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[1\] 0 " "Info: Pin \"led3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[2\] 0 " "Info: Pin \"led3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[3\] 0 " "Info: Pin \"led3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[4\] 0 " "Info: Pin \"led3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[5\] 0 " "Info: Pin \"led3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3\[6\] 0 " "Info: Pin \"led3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/DSDLabs/Lab4/g01_YMD_Counter.fit.smsg " "Info: Generated suppressed messages file P:/DSDLabs/Lab4/g01_YMD_Counter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 16:58:00 2014 " "Info: Processing ended: Wed Mar 26 16:58:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 16:58:05 2014 " "Info: Processing started: Wed Mar 26 16:58:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 16:58:07 2014 " "Info: Processing ended: Wed Mar 26 16:58:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 16:58:12 2014 " "Info: Processing started: Wed Mar 26 16:58:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c g01_YMD_Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[7\] " "Warning: Node \"year_set\[7\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[6\] " "Warning: Node \"year_set\[6\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[0\] " "Warning: Node \"day_set\[0\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[5\] " "Warning: Node \"year_set\[5\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[4\] " "Warning: Node \"year_set\[4\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[2\] " "Warning: Node \"month_set\[2\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[0\] " "Warning: Node \"month_set\[0\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[3\] " "Warning: Node \"month_set\[3\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "month_set\[1\] " "Warning: Node \"month_set\[1\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[1\] " "Warning: Node \"day_set\[1\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[2\] " "Warning: Node \"day_set\[2\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[3\] " "Warning: Node \"day_set\[3\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "day_set\[4\] " "Warning: Node \"day_set\[4\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[0\] " "Warning: Node \"year_set\[0\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[1\] " "Warning: Node \"year_set\[1\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[3\] " "Warning: Node \"year_set\[3\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[2\] " "Warning: Node \"year_set\[2\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[8\] " "Warning: Node \"year_set\[8\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[9\] " "Warning: Node \"year_set\[9\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[10\] " "Warning: Node \"year_set\[10\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "year_set\[11\] " "Warning: Node \"year_set\[11\]\" is a latch" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s0 " "Info: Assuming node \"s0\" is a latch enable. Will not compute fmax for this pin." {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 18 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s1 " "Info: Assuming node \"s1\" is a latch enable. Will not compute fmax for this pin." {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "demux~1 " "Info: Detected gated clock \"demux~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "demux~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux~2 " "Info: Detected gated clock \"demux~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "demux~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux~0 " "Info: Detected gated clock \"demux~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "demux~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux~3 " "Info: Detected gated clock \"demux~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "demux~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g01_YMD_Counter:ymd\|int_years\[7\] register g01_YMD_Counter:ymd\|int_days\[1\] 43.57 MHz 22.954 ns Internal " "Info: Clock \"clock\" has Internal fmax of 43.57 MHz between source register \"g01_YMD_Counter:ymd\|int_years\[7\]\" and destination register \"g01_YMD_Counter:ymd\|int_days\[1\]\" (period= 22.954 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.714 ns + Longest register register " "Info: + Longest register to register delay is 22.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g01_YMD_Counter:ymd\|int_years\[7\] 1 REG LCFF_X27_Y22_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N29; Fanout = 12; REG Node = 'g01_YMD_Counter:ymd\|int_years\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|int_years[7] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.495 ns) 0.874 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LCCOMB_X27_Y22_N6 2 " "Info: 2: + IC(0.379 ns) + CELL(0.495 ns) = 0.874 ns; Loc. = LCCOMB_X27_Y22_N6; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.874 ns" { g01_YMD_Counter:ymd|int_years[7] g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.954 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LCCOMB_X27_Y22_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.954 ns; Loc. = LCCOMB_X27_Y22_N8; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.034 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LCCOMB_X27_Y22_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.034 ns; Loc. = LCCOMB_X27_Y22_N10; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.114 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LCCOMB_X27_Y22_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.114 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.288 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LCCOMB_X27_Y22_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 1.288 ns; Loc. = LCCOMB_X27_Y22_N14; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.174 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.746 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LCCOMB_X27_Y22_N16 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.746 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 17; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 70 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.178 ns) 2.813 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[76\]~120 8 COMB LCCOMB_X24_Y22_N10 2 " "Info: 8: + IC(0.889 ns) + CELL(0.178 ns) = 2.813 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[76\]~120'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.067 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.517 ns) 4.171 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[5\]~7 9 COMB LCCOMB_X26_Y22_N18 2 " "Info: 9: + IC(0.841 ns) + CELL(0.517 ns) = 4.171 ns; Loc. = LCCOMB_X26_Y22_N18; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.358 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.251 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[6\]~9 10 COMB LCCOMB_X26_Y22_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.251 ns; Loc. = LCCOMB_X26_Y22_N20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.331 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11 11 COMB LCCOMB_X26_Y22_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.331 ns; Loc. = LCCOMB_X26_Y22_N22; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.789 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12 12 COMB LCCOMB_X26_Y22_N24 20 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 4.789 ns; Loc. = LCCOMB_X26_Y22_N24; Fanout = 20; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 75 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.178 ns) 6.200 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[90\]~188 13 COMB LCCOMB_X24_Y20_N20 3 " "Info: 13: + IC(1.233 ns) + CELL(0.178 ns) = 6.200 ns; Loc. = LCCOMB_X24_Y20_N20; Fanout = 3; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[90\]~188'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.411 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.596 ns) 7.684 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[7\]~11 14 COMB LCCOMB_X25_Y22_N14 2 " "Info: 14: + IC(0.888 ns) + CELL(0.596 ns) = 7.684 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.484 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.764 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13 15 COMB LCCOMB_X25_Y22_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.764 ns; Loc. = LCCOMB_X25_Y22_N16; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.222 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14 16 COMB LCCOMB_X25_Y22_N18 23 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 8.222 ns; Loc. = LCCOMB_X25_Y22_N18; Fanout = 23; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 80 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.178 ns) 9.350 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[99\]~192 17 COMB LCCOMB_X24_Y20_N6 3 " "Info: 17: + IC(0.950 ns) + CELL(0.178 ns) = 9.350 ns; Loc. = LCCOMB_X24_Y20_N6; Fanout = 3; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[99\]~192'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.128 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.495 ns) 10.728 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5 18 COMB LCCOMB_X23_Y22_N6 2 " "Info: 18: + IC(0.883 ns) + CELL(0.495 ns) = 10.728 ns; Loc. = LCCOMB_X23_Y22_N6; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.378 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.808 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7 19 COMB LCCOMB_X23_Y22_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.808 ns; Loc. = LCCOMB_X23_Y22_N8; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.888 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9 20 COMB LCCOMB_X23_Y22_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.888 ns; Loc. = LCCOMB_X23_Y22_N10; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.968 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11 21 COMB LCCOMB_X23_Y22_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.968 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 11.142 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13 22 COMB LCCOMB_X23_Y22_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.174 ns) = 11.142 ns; Loc. = LCCOMB_X23_Y22_N14; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.174 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.222 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15 23 COMB LCCOMB_X23_Y22_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.222 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.680 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16 24 COMB LCCOMB_X23_Y22_N18 28 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 11.680 ns; Loc. = LCCOMB_X23_Y22_N18; Fanout = 28; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 85 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.178 ns) 13.069 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[110\]~194 25 COMB LCCOMB_X26_Y20_N4 2 " "Info: 25: + IC(1.211 ns) + CELL(0.178 ns) = 13.069 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[110\]~194'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.389 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~194 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.620 ns) 14.249 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3 26 COMB LCCOMB_X25_Y20_N14 2 " "Info: 26: + IC(0.560 ns) + CELL(0.620 ns) = 14.249 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.180 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~194 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.329 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5 27 COMB LCCOMB_X25_Y20_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 14.329 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.409 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7 28 COMB LCCOMB_X25_Y20_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 14.409 ns; Loc. = LCCOMB_X25_Y20_N18; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.489 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9 29 COMB LCCOMB_X25_Y20_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 14.489 ns; Loc. = LCCOMB_X25_Y20_N20; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.569 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11 30 COMB LCCOMB_X25_Y20_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 14.569 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.649 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13 31 COMB LCCOMB_X25_Y20_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 14.649 ns; Loc. = LCCOMB_X25_Y20_N24; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.729 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15 32 COMB LCCOMB_X25_Y20_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 14.729 ns; Loc. = LCCOMB_X25_Y20_N26; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.809 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17 33 COMB LCCOMB_X25_Y20_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 14.809 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.267 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18 34 COMB LCCOMB_X25_Y20_N30 23 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 15.267 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 23; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 40 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.322 ns) 16.467 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[123\]~163 35 COMB LCCOMB_X29_Y20_N4 2 " "Info: 35: + IC(0.878 ns) + CELL(0.322 ns) = 16.467 ns; Loc. = LCCOMB_X29_Y20_N4; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|StageOut\[123\]~163'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.200 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 102 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.521 ns) 17.788 ns g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4 36 COMB LCCOMB_X27_Y20_N14 1 " "Info: 36: + IC(0.800 ns) + CELL(0.521 ns) = 17.788 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_e6f:divider\|add_sub_11_result_int\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.321 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_e6f.tdf" "" { Text "P:/DSDLabs/Lab4/db/alt_u_div_e6f.tdf" 45 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.278 ns) 18.942 ns g01_YMD_Counter:ymd\|leap_year~10 37 COMB LCCOMB_X27_Y21_N26 1 " "Info: 37: + IC(0.876 ns) + CELL(0.278 ns) = 18.942 ns; Loc. = LCCOMB_X27_Y21_N26; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.154 ns" { g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 g01_YMD_Counter:ymd|leap_year~10 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.178 ns) 19.986 ns g01_YMD_Counter:ymd\|leap_year~11 38 COMB LCCOMB_X27_Y20_N4 1 " "Info: 38: + IC(0.866 ns) + CELL(0.178 ns) = 19.986 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.044 ns" { g01_YMD_Counter:ymd|leap_year~10 g01_YMD_Counter:ymd|leap_year~11 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.322 ns) 20.600 ns g01_YMD_Counter:ymd\|leap_year~12 39 COMB LCCOMB_X27_Y20_N6 1 " "Info: 39: + IC(0.292 ns) + CELL(0.322 ns) = 20.600 ns; Loc. = LCCOMB_X27_Y20_N6; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.614 ns" { g01_YMD_Counter:ymd|leap_year~11 g01_YMD_Counter:ymd|leap_year~12 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 21.063 ns g01_YMD_Counter:ymd\|leap_year~13 40 COMB LCCOMB_X27_Y20_N8 2 " "Info: 40: + IC(0.285 ns) + CELL(0.178 ns) = 21.063 ns; Loc. = LCCOMB_X27_Y20_N8; Fanout = 2; COMB Node = 'g01_YMD_Counter:ymd\|leap_year~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.463 ns" { g01_YMD_Counter:ymd|leap_year~12 g01_YMD_Counter:ymd|leap_year~13 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.178 ns) 22.108 ns g01_YMD_Counter:ymd\|last_day_of_month~3 41 COMB LCCOMB_X26_Y18_N22 6 " "Info: 41: + IC(0.867 ns) + CELL(0.178 ns) = 22.108 ns; Loc. = LCCOMB_X26_Y18_N22; Fanout = 6; COMB Node = 'g01_YMD_Counter:ymd\|last_day_of_month~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.045 ns" { g01_YMD_Counter:ymd|leap_year~13 g01_YMD_Counter:ymd|last_day_of_month~3 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.178 ns) 22.618 ns g01_YMD_Counter:ymd\|int_days~4 42 COMB LCCOMB_X26_Y18_N0 1 " "Info: 42: + IC(0.332 ns) + CELL(0.178 ns) = 22.618 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 1; COMB Node = 'g01_YMD_Counter:ymd\|int_days~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.510 ns" { g01_YMD_Counter:ymd|last_day_of_month~3 g01_YMD_Counter:ymd|int_days~4 } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 22.714 ns g01_YMD_Counter:ymd\|int_days\[1\] 43 REG LCFF_X26_Y18_N1 5 " "Info: 43: + IC(0.000 ns) + CELL(0.096 ns) = 22.714 ns; Loc. = LCFF_X26_Y18_N1; Fanout = 5; REG Node = 'g01_YMD_Counter:ymd\|int_days\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g01_YMD_Counter:ymd|int_days~4 g01_YMD_Counter:ymd|int_days[1] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.684 ns ( 42.63 % ) " "Info: Total cell delay = 9.684 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.030 ns ( 57.37 % ) " "Info: Total interconnect delay = 13.030 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "22.714 ns" { g01_YMD_Counter:ymd|int_years[7] g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~194 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 g01_YMD_Counter:ymd|leap_year~10 g01_YMD_Counter:ymd|leap_year~11 g01_YMD_Counter:ymd|leap_year~12 g01_YMD_Counter:ymd|leap_year~13 g01_YMD_Counter:ymd|last_day_of_month~3 g01_YMD_Counter:ymd|int_days~4 g01_YMD_Counter:ymd|int_days[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "22.714 ns" { g01_YMD_Counter:ymd|int_years[7] {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~194 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 {} g01_YMD_Counter:ymd|leap_year~10 {} g01_YMD_Counter:ymd|leap_year~11 {} g01_YMD_Counter:ymd|leap_year~12 {} g01_YMD_Counter:ymd|leap_year~13 {} g01_YMD_Counter:ymd|last_day_of_month~3 {} g01_YMD_Counter:ymd|int_days~4 {} g01_YMD_Counter:ymd|int_days[1] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.841ns 0.000ns 0.000ns 0.000ns 1.233ns 0.888ns 0.000ns 0.000ns 0.950ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.211ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.878ns 0.800ns 0.876ns 0.866ns 0.292ns 0.285ns 0.867ns 0.332ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.178ns 0.596ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.521ns 0.278ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns g01_YMD_Counter:ymd\|int_days\[1\] 3 REG LCFF_X26_Y18_N1 5 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X26_Y18_N1; Fanout = 5; REG Node = 'g01_YMD_Counter:ymd\|int_days\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl g01_YMD_Counter:ymd|int_days[1] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_days[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_days[1] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns g01_YMD_Counter:ymd\|int_years\[7\] 3 REG LCFF_X27_Y22_N29 12 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X27_Y22_N29; Fanout = 12; REG Node = 'g01_YMD_Counter:ymd\|int_years\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl g01_YMD_Counter:ymd|int_years[7] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_years[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_years[7] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_days[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_days[1] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_years[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_years[7] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "22.714 ns" { g01_YMD_Counter:ymd|int_years[7] g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~194 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 g01_YMD_Counter:ymd|leap_year~10 g01_YMD_Counter:ymd|leap_year~11 g01_YMD_Counter:ymd|leap_year~12 g01_YMD_Counter:ymd|leap_year~13 g01_YMD_Counter:ymd|last_day_of_month~3 g01_YMD_Counter:ymd|int_days~4 g01_YMD_Counter:ymd|int_days[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "22.714 ns" { g01_YMD_Counter:ymd|int_years[7] {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[2]~1 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[3]~3 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[4]~5 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_6_result_int[7]~10 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[76]~120 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_7_result_int[8]~12 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[90]~188 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[8]~13 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_8_result_int[9]~14 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[99]~192 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[4]~5 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[8]~13 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[9]~15 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_9_result_int[10]~16 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[110]~194 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[3]~3 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[4]~5 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[5]~7 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[6]~9 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[7]~11 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[8]~13 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[9]~15 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[10]~17 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_10_result_int[11]~18 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|StageOut[123]~163 {} g01_YMD_Counter:ymd|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_e6f:divider|add_sub_11_result_int[4]~4 {} g01_YMD_Counter:ymd|leap_year~10 {} g01_YMD_Counter:ymd|leap_year~11 {} g01_YMD_Counter:ymd|leap_year~12 {} g01_YMD_Counter:ymd|leap_year~13 {} g01_YMD_Counter:ymd|last_day_of_month~3 {} g01_YMD_Counter:ymd|int_days~4 {} g01_YMD_Counter:ymd|int_days[1] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.889ns 0.841ns 0.000ns 0.000ns 0.000ns 1.233ns 0.888ns 0.000ns 0.000ns 0.950ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.211ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.878ns 0.800ns 0.876ns 0.866ns 0.292ns 0.285ns 0.867ns 0.332ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.178ns 0.596ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.521ns 0.278ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_days[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_days[1] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_years[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_years[7] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] enable clock 6.342 ns register " "Info: tsu for register \"g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" (data pin = \"enable\", clock pin = \"clock\") is 6.342 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.240 ns + Longest pin register " "Info: + Longest pin to register delay is 9.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 PIN PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.166 ns) + CELL(0.545 ns) 7.575 ns g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0 2 COMB LCCOMB_X15_Y11_N22 40 " "Info: 2: + IC(6.166 ns) + CELL(0.545 ns) = 7.575 ns; Loc. = LCCOMB_X15_Y11_N22; Fanout = 40; COMB Node = 'g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.711 ns" { enable g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.758 ns) 9.240 ns g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] 3 REG LCFF_X14_Y9_N13 3 " "Info: 3: + IC(0.907 ns) + CELL(0.758 ns) = 9.240 ns; Loc. = LCFF_X14_Y9_N13; Fanout = 3; REG Node = 'g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.665 ns" { g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "P:/DSDLabs/Lab4/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 23.45 % ) " "Info: Total cell delay = 2.167 ns ( 23.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.073 ns ( 76.55 % ) " "Info: Total interconnect delay = 7.073 ns ( 76.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.240 ns" { enable g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.240 ns" { enable {} enable~combout {} g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 {} g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 6.166ns 0.907ns } { 0.000ns 0.864ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "P:/DSDLabs/Lab4/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] 3 REG LCFF_X14_Y9_N13 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X14_Y9_N13; Fanout = 3; REG Node = 'g01_Earth_Mars_Timer:timer\|g01_Basic_Timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { clock~clkctrl g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "P:/DSDLabs/Lab4/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.240 ns" { enable g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.240 ns" { enable {} enable~combout {} g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 {} g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 6.166ns 0.907ns } { 0.000ns 0.864ns 0.545ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} g01_Earth_Mars_Timer:timer|g01_Basic_Timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led1\[5\] g01_YMD_Counter:ymd\|int_years\[9\] 23.128 ns register " "Info: tco from clock \"clock\" to destination pin \"led1\[5\]\" through register \"g01_YMD_Counter:ymd\|int_years\[9\]\" is 23.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns g01_YMD_Counter:ymd\|int_years\[9\] 3 REG LCFF_X27_Y22_N3 15 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X27_Y22_N3; Fanout = 15; REG Node = 'g01_YMD_Counter:ymd\|int_years\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl g01_YMD_Counter:ymd|int_years[9] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_years[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_years[9] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.004 ns + Longest register pin " "Info: + Longest register to pin delay is 20.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g01_YMD_Counter:ymd\|int_years\[9\] 1 REG LCFF_X27_Y22_N3 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N3; Fanout = 15; REG Node = 'g01_YMD_Counter:ymd\|int_years\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_YMD_Counter:ymd|int_years[9] } "NODE_NAME" } } { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_Counter.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.491 ns) 1.740 ns bcd~2 2 COMB LCCOMB_X29_Y21_N28 4 " "Info: 2: + IC(1.249 ns) + CELL(0.491 ns) = 1.740 ns; Loc. = LCCOMB_X29_Y21_N28; Fanout = 4; COMB Node = 'bcd~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.740 ns" { g01_YMD_Counter:ymd|int_years[9] bcd~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.516 ns) 2.586 ns bcd~3 3 COMB LCCOMB_X29_Y21_N16 4 " "Info: 3: + IC(0.330 ns) + CELL(0.516 ns) = 2.586 ns; Loc. = LCCOMB_X29_Y21_N16; Fanout = 4; COMB Node = 'bcd~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.846 ns" { bcd~2 bcd~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.521 ns) 3.658 ns bcd~8 4 COMB LCCOMB_X30_Y21_N28 4 " "Info: 4: + IC(0.551 ns) + CELL(0.521 ns) = 3.658 ns; Loc. = LCCOMB_X30_Y21_N28; Fanout = 4; COMB Node = 'bcd~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.072 ns" { bcd~3 bcd~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.541 ns) 4.770 ns bcd~11 5 COMB LCCOMB_X30_Y21_N12 4 " "Info: 5: + IC(0.571 ns) + CELL(0.541 ns) = 4.770 ns; Loc. = LCCOMB_X30_Y21_N12; Fanout = 4; COMB Node = 'bcd~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { bcd~8 bcd~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.541 ns) 5.664 ns bcd~14 6 COMB LCCOMB_X30_Y21_N20 4 " "Info: 6: + IC(0.353 ns) + CELL(0.541 ns) = 5.664 ns; Loc. = LCCOMB_X30_Y21_N20; Fanout = 4; COMB Node = 'bcd~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.894 ns" { bcd~11 bcd~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.541 ns) 7.546 ns bcd~17 7 COMB LCCOMB_X25_Y19_N16 4 " "Info: 7: + IC(1.341 ns) + CELL(0.541 ns) = 7.546 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 4; COMB Node = 'bcd~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.882 ns" { bcd~14 bcd~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.516 ns) 9.137 ns bcd~20 8 COMB LCCOMB_X25_Y21_N18 4 " "Info: 8: + IC(1.075 ns) + CELL(0.516 ns) = 9.137 ns; Loc. = LCCOMB_X25_Y21_N18; Fanout = 4; COMB Node = 'bcd~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.591 ns" { bcd~17 bcd~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.521 ns) 11.429 ns bcd~39 9 COMB LCCOMB_X14_Y19_N4 6 " "Info: 9: + IC(1.771 ns) + CELL(0.521 ns) = 11.429 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 6; COMB Node = 'bcd~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.292 ns" { bcd~20 bcd~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.322 ns) 13.477 ns bcd_out\[8\]~10 10 COMB LCCOMB_X5_Y21_N14 10 " "Info: 10: + IC(1.726 ns) + CELL(0.322 ns) = 13.477 ns; Loc. = LCCOMB_X5_Y21_N14; Fanout = 10; COMB Node = 'bcd_out\[8\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.048 ns" { bcd~39 bcd_out[8]~10 } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.513 ns) 14.555 ns g01_7_segment_decoder:led2_decoder\|Mux0~1 11 COMB LCCOMB_X6_Y21_N24 6 " "Info: 11: + IC(0.565 ns) + CELL(0.513 ns) = 14.555 ns; Loc. = LCCOMB_X6_Y21_N24; Fanout = 6; COMB Node = 'g01_7_segment_decoder:led2_decoder\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.078 ns" { bcd_out[8]~10 g01_7_segment_decoder:led2_decoder|Mux0~1 } "NODE_NAME" } } { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.178 ns) 15.305 ns g01_7_segment_decoder:led1_decoder\|Mux2~0 12 COMB LCCOMB_X5_Y21_N22 1 " "Info: 12: + IC(0.572 ns) + CELL(0.178 ns) = 15.305 ns; Loc. = LCCOMB_X5_Y21_N22; Fanout = 1; COMB Node = 'g01_7_segment_decoder:led1_decoder\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.750 ns" { g01_7_segment_decoder:led2_decoder|Mux0~1 g01_7_segment_decoder:led1_decoder|Mux2~0 } "NODE_NAME" } } { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 16.117 ns g01_7_segment_decoder:led1_decoder\|Mux2~1 13 COMB LCCOMB_X5_Y21_N0 1 " "Info: 13: + IC(0.291 ns) + CELL(0.521 ns) = 16.117 ns; Loc. = LCCOMB_X5_Y21_N0; Fanout = 1; COMB Node = 'g01_7_segment_decoder:led1_decoder\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { g01_7_segment_decoder:led1_decoder|Mux2~0 g01_7_segment_decoder:led1_decoder|Mux2~1 } "NODE_NAME" } } { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(2.860 ns) 20.004 ns led1\[5\] 14 PIN PIN_D2 0 " "Info: 14: + IC(1.027 ns) + CELL(2.860 ns) = 20.004 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'led1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { g01_7_segment_decoder:led1_decoder|Mux2~1 led1[5] } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.582 ns ( 42.90 % ) " "Info: Total cell delay = 8.582 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.422 ns ( 57.10 % ) " "Info: Total interconnect delay = 11.422 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "20.004 ns" { g01_YMD_Counter:ymd|int_years[9] bcd~2 bcd~3 bcd~8 bcd~11 bcd~14 bcd~17 bcd~20 bcd~39 bcd_out[8]~10 g01_7_segment_decoder:led2_decoder|Mux0~1 g01_7_segment_decoder:led1_decoder|Mux2~0 g01_7_segment_decoder:led1_decoder|Mux2~1 led1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "20.004 ns" { g01_YMD_Counter:ymd|int_years[9] {} bcd~2 {} bcd~3 {} bcd~8 {} bcd~11 {} bcd~14 {} bcd~17 {} bcd~20 {} bcd~39 {} bcd_out[8]~10 {} g01_7_segment_decoder:led2_decoder|Mux0~1 {} g01_7_segment_decoder:led1_decoder|Mux2~0 {} g01_7_segment_decoder:led1_decoder|Mux2~1 {} led1[5] {} } { 0.000ns 1.249ns 0.330ns 0.551ns 0.571ns 0.353ns 1.341ns 1.075ns 1.771ns 1.726ns 0.565ns 0.572ns 0.291ns 1.027ns } { 0.000ns 0.491ns 0.516ns 0.521ns 0.541ns 0.541ns 0.541ns 0.516ns 0.521ns 0.322ns 0.513ns 0.178ns 0.521ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl g01_YMD_Counter:ymd|int_years[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} g01_YMD_Counter:ymd|int_years[9] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "20.004 ns" { g01_YMD_Counter:ymd|int_years[9] bcd~2 bcd~3 bcd~8 bcd~11 bcd~14 bcd~17 bcd~20 bcd~39 bcd_out[8]~10 g01_7_segment_decoder:led2_decoder|Mux0~1 g01_7_segment_decoder:led1_decoder|Mux2~0 g01_7_segment_decoder:led1_decoder|Mux2~1 led1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "20.004 ns" { g01_YMD_Counter:ymd|int_years[9] {} bcd~2 {} bcd~3 {} bcd~8 {} bcd~11 {} bcd~14 {} bcd~17 {} bcd~20 {} bcd~39 {} bcd_out[8]~10 {} g01_7_segment_decoder:led2_decoder|Mux0~1 {} g01_7_segment_decoder:led1_decoder|Mux2~0 {} g01_7_segment_decoder:led1_decoder|Mux2~1 {} led1[5] {} } { 0.000ns 1.249ns 0.330ns 0.551ns 0.571ns 0.353ns 1.341ns 1.075ns 1.771ns 1.726ns 0.565ns 0.572ns 0.291ns 1.027ns } { 0.000ns 0.491ns 0.516ns 0.521ns 0.541ns 0.541ns 0.541ns 0.516ns 0.521ns 0.322ns 0.513ns 0.178ns 0.521ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s1 led1\[5\] 22.228 ns Longest " "Info: Longest tpd from source pin \"s1\" to destination pin \"led1\[5\]\" is 22.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns s1 1 CLK PIN_V12 22 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 22; CLK Node = 's1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.513 ns) 3.918 ns bcd_in\[8\] 2 COMB LCCOMB_X29_Y21_N6 4 " "Info: 2: + IC(2.399 ns) + CELL(0.513 ns) = 3.918 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 4; COMB Node = 'bcd_in\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { s1 bcd_in[8] } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.545 ns) 4.810 ns bcd~3 3 COMB LCCOMB_X29_Y21_N16 4 " "Info: 3: + IC(0.347 ns) + CELL(0.545 ns) = 4.810 ns; Loc. = LCCOMB_X29_Y21_N16; Fanout = 4; COMB Node = 'bcd~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.892 ns" { bcd_in[8] bcd~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.521 ns) 5.882 ns bcd~8 4 COMB LCCOMB_X30_Y21_N28 4 " "Info: 4: + IC(0.551 ns) + CELL(0.521 ns) = 5.882 ns; Loc. = LCCOMB_X30_Y21_N28; Fanout = 4; COMB Node = 'bcd~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.072 ns" { bcd~3 bcd~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.541 ns) 6.994 ns bcd~11 5 COMB LCCOMB_X30_Y21_N12 4 " "Info: 5: + IC(0.571 ns) + CELL(0.541 ns) = 6.994 ns; Loc. = LCCOMB_X30_Y21_N12; Fanout = 4; COMB Node = 'bcd~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { bcd~8 bcd~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.541 ns) 7.888 ns bcd~14 6 COMB LCCOMB_X30_Y21_N20 4 " "Info: 6: + IC(0.353 ns) + CELL(0.541 ns) = 7.888 ns; Loc. = LCCOMB_X30_Y21_N20; Fanout = 4; COMB Node = 'bcd~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.894 ns" { bcd~11 bcd~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.541 ns) 9.770 ns bcd~17 7 COMB LCCOMB_X25_Y19_N16 4 " "Info: 7: + IC(1.341 ns) + CELL(0.541 ns) = 9.770 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 4; COMB Node = 'bcd~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.882 ns" { bcd~14 bcd~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.516 ns) 11.361 ns bcd~20 8 COMB LCCOMB_X25_Y21_N18 4 " "Info: 8: + IC(1.075 ns) + CELL(0.516 ns) = 11.361 ns; Loc. = LCCOMB_X25_Y21_N18; Fanout = 4; COMB Node = 'bcd~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.591 ns" { bcd~17 bcd~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.521 ns) 13.653 ns bcd~39 9 COMB LCCOMB_X14_Y19_N4 6 " "Info: 9: + IC(1.771 ns) + CELL(0.521 ns) = 13.653 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 6; COMB Node = 'bcd~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.292 ns" { bcd~20 bcd~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.322 ns) 15.701 ns bcd_out\[8\]~10 10 COMB LCCOMB_X5_Y21_N14 10 " "Info: 10: + IC(1.726 ns) + CELL(0.322 ns) = 15.701 ns; Loc. = LCCOMB_X5_Y21_N14; Fanout = 10; COMB Node = 'bcd_out\[8\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.048 ns" { bcd~39 bcd_out[8]~10 } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.513 ns) 16.779 ns g01_7_segment_decoder:led2_decoder\|Mux0~1 11 COMB LCCOMB_X6_Y21_N24 6 " "Info: 11: + IC(0.565 ns) + CELL(0.513 ns) = 16.779 ns; Loc. = LCCOMB_X6_Y21_N24; Fanout = 6; COMB Node = 'g01_7_segment_decoder:led2_decoder\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.078 ns" { bcd_out[8]~10 g01_7_segment_decoder:led2_decoder|Mux0~1 } "NODE_NAME" } } { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.178 ns) 17.529 ns g01_7_segment_decoder:led1_decoder\|Mux2~0 12 COMB LCCOMB_X5_Y21_N22 1 " "Info: 12: + IC(0.572 ns) + CELL(0.178 ns) = 17.529 ns; Loc. = LCCOMB_X5_Y21_N22; Fanout = 1; COMB Node = 'g01_7_segment_decoder:led1_decoder\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.750 ns" { g01_7_segment_decoder:led2_decoder|Mux0~1 g01_7_segment_decoder:led1_decoder|Mux2~0 } "NODE_NAME" } } { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 18.341 ns g01_7_segment_decoder:led1_decoder\|Mux2~1 13 COMB LCCOMB_X5_Y21_N0 1 " "Info: 13: + IC(0.291 ns) + CELL(0.521 ns) = 18.341 ns; Loc. = LCCOMB_X5_Y21_N0; Fanout = 1; COMB Node = 'g01_7_segment_decoder:led1_decoder\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { g01_7_segment_decoder:led1_decoder|Mux2~0 g01_7_segment_decoder:led1_decoder|Mux2~1 } "NODE_NAME" } } { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab4/g01_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(2.860 ns) 22.228 ns led1\[5\] 14 PIN PIN_D2 0 " "Info: 14: + IC(1.027 ns) + CELL(2.860 ns) = 22.228 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'led1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { g01_7_segment_decoder:led1_decoder|Mux2~1 led1[5] } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.639 ns ( 43.36 % ) " "Info: Total cell delay = 9.639 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.589 ns ( 56.64 % ) " "Info: Total interconnect delay = 12.589 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "22.228 ns" { s1 bcd_in[8] bcd~3 bcd~8 bcd~11 bcd~14 bcd~17 bcd~20 bcd~39 bcd_out[8]~10 g01_7_segment_decoder:led2_decoder|Mux0~1 g01_7_segment_decoder:led1_decoder|Mux2~0 g01_7_segment_decoder:led1_decoder|Mux2~1 led1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "22.228 ns" { s1 {} s1~combout {} bcd_in[8] {} bcd~3 {} bcd~8 {} bcd~11 {} bcd~14 {} bcd~17 {} bcd~20 {} bcd~39 {} bcd_out[8]~10 {} g01_7_segment_decoder:led2_decoder|Mux0~1 {} g01_7_segment_decoder:led1_decoder|Mux2~0 {} g01_7_segment_decoder:led1_decoder|Mux2~1 {} led1[5] {} } { 0.000ns 0.000ns 2.399ns 0.347ns 0.551ns 0.571ns 0.353ns 1.341ns 1.075ns 1.771ns 1.726ns 0.565ns 0.572ns 0.291ns 1.027ns } { 0.000ns 1.006ns 0.513ns 0.545ns 0.521ns 0.541ns 0.541ns 0.541ns 0.516ns 0.521ns 0.322ns 0.513ns 0.178ns 0.521ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "month_set\[1\] input\[1\] s0 3.487 ns register " "Info: th for register \"month_set\[1\]\" (data pin = \"input\[1\]\", clock pin = \"s0\") is 3.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s0 destination 6.152 ns + Longest register " "Info: + Longest clock path from clock \"s0\" to destination register is 6.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns s0 1 CLK PIN_M22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 9; CLK Node = 's0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.178 ns) 3.360 ns demux~1 2 COMB LCCOMB_X25_Y19_N2 1 " "Info: 2: + IC(2.146 ns) + CELL(0.178 ns) = 3.360 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 1; COMB Node = 'demux~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.324 ns" { s0 demux~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.000 ns) 4.614 ns demux~1clkctrl 3 COMB CLKCTRL_G9 4 " "Info: 3: + IC(1.254 ns) + CELL(0.000 ns) = 4.614 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'demux~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.254 ns" { demux~1 demux~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.178 ns) 6.152 ns month_set\[1\] 4 REG LCCOMB_X27_Y17_N2 1 " "Info: 4: + IC(1.360 ns) + CELL(0.178 ns) = 6.152 ns; Loc. = LCCOMB_X27_Y17_N2; Fanout = 1; REG Node = 'month_set\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.538 ns" { demux~1clkctrl month_set[1] } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.392 ns ( 22.63 % ) " "Info: Total cell delay = 1.392 ns ( 22.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.760 ns ( 77.37 % ) " "Info: Total interconnect delay = 4.760 ns ( 77.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.152 ns" { s0 demux~1 demux~1clkctrl month_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.152 ns" { s0 {} s0~combout {} demux~1 {} demux~1clkctrl {} month_set[1] {} } { 0.000ns 0.000ns 2.146ns 1.254ns 1.360ns } { 0.000ns 1.036ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.665 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns input\[1\] 1 PIN PIN_U12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 4; PIN Node = 'input\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.319 ns) 2.665 ns month_set\[1\] 2 REG LCCOMB_X27_Y17_N2 1 " "Info: 2: + IC(1.340 ns) + CELL(0.319 ns) = 2.665 ns; Loc. = LCCOMB_X27_Y17_N2; Fanout = 1; REG Node = 'month_set\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.659 ns" { input[1] month_set[1] } "NODE_NAME" } } { "g01_YMD_TestBed.vhd" "" { Text "P:/DSDLabs/Lab4/g01_YMD_TestBed.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 49.72 % ) " "Info: Total cell delay = 1.325 ns ( 49.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 50.28 % ) " "Info: Total interconnect delay = 1.340 ns ( 50.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.665 ns" { input[1] month_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.665 ns" { input[1] {} input[1]~combout {} month_set[1] {} } { 0.000ns 0.000ns 1.340ns } { 0.000ns 1.006ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.152 ns" { s0 demux~1 demux~1clkctrl month_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.152 ns" { s0 {} s0~combout {} demux~1 {} demux~1clkctrl {} month_set[1] {} } { 0.000ns 0.000ns 2.146ns 1.254ns 1.360ns } { 0.000ns 1.036ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.665 ns" { input[1] month_set[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.665 ns" { input[1] {} input[1]~combout {} month_set[1] {} } { 0.000ns 0.000ns 1.340ns } { 0.000ns 1.006ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 16:58:13 2014 " "Info: Processing ended: Wed Mar 26 16:58:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Info: Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
