---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: C:\Users\Mustafa\Desktop\DDVY\classes\Class_Assignment
simulations:
  - name: sim1
    options: '-top work.class_assignment'
source_files:
  - language: verilog
    path: classes\Class_Assignment\class_assignment.sv
library_search_paths:
  - $STD_LIBS\ieee93
