================================================================================ 
Commit: 2f2a5d7952cfaa85a6a57aae15eea8b22570a63e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 21:43:00 2025 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License file for PTL 3182_01 label.

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PantherLake_FSP_Integration_Guide.chm
Doxygen/PantherLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
Features/UsbC/UsbCCapsuleFeaturePkg/UsbCCapsuleFeaturePkg.dec
LICENSE.txt
OneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1fa7ad4590712b3594efe8ac1a806a10e8a3b63c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:33:18 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3182_01

Hsd-es-id: N/A"
Original commit date: Tue May 6 02:40:35 2025 -0700
Original commit hash: f31486d60b97725f8d0bbe67e80aface064d65dc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64dab1ba36fdd1cf759d6652f52e1abbad17a589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:33:14 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.80.3

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 18042181366
Original commit date: Tue May 6 09:43:18 2025 +0200
Change-Id: I91bd941b306b3d13ad5d87aa16e6e5cdd1b27fb7
Original commit hash: 94241aade530ce4998129f57e3f23783c446d66a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/IncludePrivate/Ptl/MrcVersion.h

================================================================================ 
Commit: f4dafb68856c95f6b9fda92dadbb5a9324f20bc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:33:10 2025 +0530 
-------------------------------------------------------------------------------- 
PD Bridge version is not updated after updating firmware

[Issue Description]
After update completed, BIOS will send the EC command to get its
version, but always get the version before update.
The reason is the PD FW will reload after initiating EC reset, but BIOS
send the command before initiating.
Then PD Bridge version is not updated after upgrade or downgrade firmware
in BIOS setup.

[Resolution]
BIOS will clean the variable of pd version after update completed
Once OS initiate the EC reset, BIOS will read the PD version in the
next boot.

Package/Module:
FmpDeviceLibPdBridge

[Impacted Platform]
PTL.

Hsd-es-id: 15017766370
Original commit date: Fri May 2 13:00:10 2025 +0800
Change-Id: I33d63ed37e1b2e91cdad5e5c82fa3a6cadb080d7
Original commit hash: 08dd5143a6cfc7abe31deb85b4643e561ec2cc47

-------------------------------------------------------------------------------- 
[Changed Files]
Features/UsbC/UsbCCapsuleFeaturePkg/Library/FmpDeviceLib/PdBridge/FmpDeviceLibPdBridge.c
Features/UsbC/UsbCCapsuleFeaturePkg/Library/FmpDeviceLib/PdBridge/FmpDeviceLibPdBridge.inf

================================================================================ 
Commit: de03ef08014b7fa9027567bb1625f4b80b4c330b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:33:06 2025 +0530 
-------------------------------------------------------------------------------- 
Increase LP5 POR frequency to 8533

[Feature Description]
Update the default LP5 POR frequencies to increase
the maximum frequency to 8533.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 18042172036
Original commit date: Mon May 5 15:27:02 2025 +0200
Change-Id: Idf2a9e970b5812e64284d831d0703c77f9904874
Original commit hash: 7a8942c9214072359c85c61c4491292d160779f2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/PmaLib/Ptl/BluePmMessageApiPtl.c

================================================================================ 
Commit: 4bd2e34ce283c3ee6cd9a656f03b8446ac046a50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:33:02 2025 +0530 
-------------------------------------------------------------------------------- 
SUT Hang at 1096PC for SpecialPool FspSigned Bios

[Issue Description]
Observed SUT Hang for OS restart at 1096PC for
FSP_Wrapper_SpecialPool_FspSigned_X64 package

[Resolution]
Initialize data pointer

Package/Module:
Features/XmlCliFeaturePkg

[Impacted Platform]
PTL

Hsd-es-id: 16027312396
Original commit date: Mon May 5 07:07:24 2025 -0700
Change-Id: I2a2178c4d6086c0917dd98fa8442a7929e0e603b
Original commit hash: 410a5750a90a06b68cb647a07d83eca7e58fc771

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c

================================================================================ 
Commit: 3427a3ef71d0eaef03b56f42994db245db786e96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:58 2025 +0530 
-------------------------------------------------------------------------------- 
Modify MIPI ACPI OP code for overflow issue

[Issue Description]
SpecialPool found exception error with MIPI camera ACPI code

[Resolution]
Modify the OP code for loop conditions

Package/Module:
MipiCamFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16027322638
Original commit date: Tue Apr 29 17:22:39 2025 +0800
Change-Id: Ice73c5ecd5cc52836738f9ce35c7b2a565fd6788
Original commit hash: 6c81080d61e42b341e378161b1fb9c3ed7065ac1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Camera/MipiCamFeaturePkg/MipiCamInstallTableDxe/MipiCamDxe.c

================================================================================ 
Commit: 7b3f96be86fb06eb3bd1a2dd715178e061decc3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:53 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3182_00

Hsd-es-id: N/A"
Original commit date: Tue Apr 29 22:57:44 2025 -0700
Original commit hash: 3718715f78fb9b2768dc8082d21ff2148ba11460

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 32d8b3df45ae87dbfda94d5c8cb157731831f15c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:50 2025 +0530 
-------------------------------------------------------------------------------- 
Revert "BSPM structure mismatch"

[Issue Description]
Observed boot-up issues with FSP backward
compatibility builds, which are critical for
GC release.

[Resolution]
Reverting the commit which caused the regression

Package/Module:
PantherLakeBoardPkg,PantherLakeOpenBoardPkg

[Impacted Platform]
PTL

Hsd-es-id: 16027357484
Original commit date: Tue Apr 29 06:23:32 2025 -0700
Change-Id: Ib1a618c957cb202e39f8aae9b544366929cf6169
Original commit hash: 76a6d211db38f663c62f144b24aa4a406884a180

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/BoardSupport/Tools/BsssGen/BsssGen.py
PantherLakeBoardPkg/BuildIafw.sh
PantherLakeBoardPkg/PostBuild.sh
PantherLakeBoardPkg/postbuild.bat
PantherLakeFspPkg/Include/BspmDef.h
PantherLakeOpenBoardPkg/BoardSupport/Tools/BsssGen/BsssGen.py

================================================================================ 
Commit: c59904d25644309d0b96a30150a6a48b1b390c14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:47 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.80.2

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018552565
Original commit date: Tue Apr 29 18:08:00 2025 +0000
Change-Id: Iff69542afaf914fb55525644c0f75d0ab2143098
Original commit hash: c15e3823b91d4c30f0c91e01a082408993e9f2a7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/IncludePrivate/Ptl/MrcVersion.h

================================================================================ 
Commit: 814a3f76226285f2eb11207dba0d6456776c0c84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:43 2025 +0530 
-------------------------------------------------------------------------------- 
Update PTL VccIog

[Feature Description]
VccIog should be adjusted for PTL based on frequency.
Frequency < 4800: VccIog = 780
Frequency >= 4800 && Frequency <= 7467: VccIog = 800
Frequency > 7467: VccIog = 850

These changes should only impact LP5. DDR5 will continue to
use VccIog = 800.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 18042129638
Original commit date: Tue Apr 29 16:49:48 2025 +0200
Change-Id: I7b4550dbc956aea9b600b823bd0c7bd21aff9047
Original commit hash: aaf7491cbde1b3321e33246f0d043c010788da1d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/DdrIoLib/Ptl/MrcDdrIoLvrPtl.c

================================================================================ 
Commit: 7229f0bded6db845d21955796f01de4d42d5f8d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:39 2025 +0530 
-------------------------------------------------------------------------------- 
Non FSP fv size adjustment.

[Feature Description]
Few of the Fvs are having less
space .So adjusted the size to
manage for upcoming milestones.

Package/Module:BinPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16027235440
Original commit date: Thu Apr 17 09:30:39 2025 +0530
Change-Id: I74f4970057bb1226c8839a920eec32b756635c56
Original commit hash: 2805af890d2a5f6c1843fef8a6230c3230b23ef5

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/BoardInitAdvanced/BoardInitAdvancedPei/BoardInitAdvancedPostMem.inf
PantherLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: d13c7c06404f19484983d647bb097f80cd068626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:35 2025 +0530 
-------------------------------------------------------------------------------- 
Add Whp tag to Whp Build image

[Issue Description]
Whp tag is not getting included, so its difficult to differentiate build images from other build targets

[Resolution]
Add Whp tag to WhpBuild image to differentiate the build images

Package/Module: BoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 22021202774
Original commit date: Tue Apr 29 11:03:10 2025 +0530
Change-Id: Ic3e702b4cc6e851630ef1ce2b39f50c17945ed7e
Original commit hash: dea2d86e7720892c213478f2b6332aa618375b65

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/prep.bat

================================================================================ 
Commit: 1112bfd377b868996e52e764dc3f9a95c021c70c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:31 2025 +0530 
-------------------------------------------------------------------------------- 
Implement Fv exclusion list for signed FSP

[Issue Description]
"FSP-T,O,M and BSP Pre-memory" FV measurement from
platform are not skipped in signed FSP flow.

[Resolution]
Add exclusion in platform FV measurement to
skip "FSP-T,O,M and BSP Pre-memory" FV measurement.

Package/Module:
BoardPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16027334464
Original commit date: Thu Apr 24 22:46:52 2025 +0530
Change-Id: Id67b6e9ce45a65bab29c659dc4c1fb4d3e4c5f53
Original commit hash: 5ed4bb384a2eb8259f065b728952eeeb09ba272e

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/BoardSupport/BiosInfo/BiosInfo.c
PantherLakeBoardPkg/BoardSupport/BiosInfo/BiosInfo.inf

================================================================================ 
Commit: a521e701cd063534b838ec51a69b206a54de3a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:26 2025 +0530 
-------------------------------------------------------------------------------- 
Clear unused entries in discovery table

[Feature Description]
BIOS will need to clear any entry in the [perfmon] discovery table where
when it reads the Unit control and that unit control returns "all 1's"

Package/Module:
OneSiliconPkg/IPBlock

[Impacted Platform]
ALL

Hsd-es-id: 16027324834
Original commit date: Thu Apr 24 21:51:04 2025 +0530
Change-Id: Idc2c71903f1dd63c57af9baafa5ccb0b5364f425
Original commit hash: 99ea37e99b6135563f6ba45c01da4cd91fe7ebc5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Pmon/LibraryPrivate/PmonLib/PmonLib.c

================================================================================ 
Commit: 44c749a4eea3ad13480830209cdb569bba8718cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:22 2025 +0530 
-------------------------------------------------------------------------------- 
Add and update IP Perf Markers.

[Feature Description]
Add and update IP Perf Markers.

Package/Module:
OneSiliconPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16022054680
Original commit date: Wed Apr 2 21:52:55 2025 +0530
Change-Id: Ic56b0ed3673e7bac794c0f1e77bb7a2378865bd7
Original commit hash: 2f667125cd3176e07bda82d702d17fd7b18dbf30

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPeiInitLib/PtlPcdEndOfPei.c
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPeiInitLib/PtlPcdInit.c
OneSiliconPkg/Fru/PtlPcd/SocInit/Dxe/PchInitFsp.c
OneSiliconPkg/Fru/PtlPcd/SocInit/Dxe/PtlPcdPchInitFsp.inf
OneSiliconPkg/Fru/PtlPcd/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
OneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
OneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
OneSiliconPkg/Fsp/FspRsc2PostCodeMapInit/Pei/FspRsc2PostCodeMapServicePei.c
OneSiliconPkg/Fsp/FspRsc2PostCodeMapInit/Pei/FspRsc2PostCodeMapServicePei.inf
OneSiliconPkg/IpBlock/DomainPcie/Ver1/Library/DomainPcieInitLib/DomainPcieInit.c
OneSiliconPkg/IpBlock/DomainPcie/Ver1/Library/DomainPcieInitLib/DomainPcieLib.inf
OneSiliconPkg/IpBlock/Me/Heci/HeciAccess/Pei/HeciAccessPei.c
OneSiliconPkg/IpBlock/Me/Heci/HeciControl/Pei/HeciControlPei.c
OneSiliconPkg/IpBlock/Me/Heci/HeciTransport/Pei/HeciTransportPei.c
OneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.c
OneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
OneSiliconPkg/IpBlock/Txt/Dxe/TxtDxe.inf
OneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.c
OneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer3.c
OneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer3.inf
OneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.c
OneSiliconPkg/Product/PantherLake/EarlyDevices/EarlyDevices.c
OneSiliconPkg/Product/PantherLake/EarlyDevices/EarlyDevices.inf
OneSiliconPkg/Product/PantherLake/EarlyDevices/EarlyDevicesFsp.inf
OneSiliconPkg/Product/PantherLake/SiInit/Dxe/SiInitDxeFsp.c
OneSiliconPkg/Product/PantherLake/SiInit/Dxe/SiInitDxeFsp.inf
OneSiliconPkg/Product/PantherLake/SiInit/Pei/SiInit.c
OneSiliconPkg/Product/PantherLake/SiInit/Pei/SiInitPreMem.c
OneSiliconPkg/Product/PantherLake/SiInit/Pei/TempRamExit.c

================================================================================ 
Commit: 6c5657d5299f96a92395a0b96c5fba2a07de7517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:17 2025 +0530 
-------------------------------------------------------------------------------- 
Support Whp as a separate build

[Feature Description]
Support Whp as a separate build.

Package/Module:OneSiliconPkg

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Apr 21 22:57:44 2025 +0530
Change-Id: Id06fd21517be162a2b03d5f369bd963c29bd0195
Original commit hash: a736dbad73e3f587918cbb865dc0fa3bcdfdb84f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/prep.bat

================================================================================ 
Commit: f014715c1ffba95e59fef9faa3d1141c6c0b325d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:13 2025 +0530 
-------------------------------------------------------------------------------- 
PprRecoveryStatusEnable is set when AMT is enabled

[Issue Description]
PPR was run in some corner cases even though the PPR was not
actually enabled.

[Resolution]
Set PprRecoveryStatusEnable only when any tests is enabled.

Package/Module: Intel\OneSiliconPkg\IpBlock\MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 18042085853
Original commit date: Fri Apr 25 12:06:03 2025 +0200
Change-Id: I88eb777d336318cbb3a173ef45ba5c34e9f6b259
Original commit hash: 1daeb0e71be56761b1ab34d941c546542f92ad9f

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: f5c1f8ade10bcd285e08e749bafac0a2c566d741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:08 2025 +0530 
-------------------------------------------------------------------------------- 
BSPM structure mismatch

[Issue Description]
BSPM structure mismatch is causing issues in TXTBTGINFO log.

[Resolution]
Add reserved bits in BSPM structure so that it can be expanded
without causing any issues with TXTBTGINFO tool

Package/Module:
FspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16027307449
Original commit date: Wed Apr 23 07:04:03 2025 +0530
Change-Id: I7d19b9449f7929c6cd3a2e4488785de1ada142d7
Original commit hash: 1ee7bfac11f458355b5dad7f859ab685ec361320

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/BoardSupport/Tools/BsssGen/BsssGen.py
PantherLakeBoardPkg/BuildIafw.sh
PantherLakeBoardPkg/PostBuild.sh
PantherLakeBoardPkg/postbuild.bat
PantherLakeFspPkg/Include/BspmDef.h
PantherLakeOpenBoardPkg/BoardSupport/Tools/BsssGen/BsssGen.py

================================================================================ 
Commit: 81f1929b3fa2ea653a580c63bac060ddbe37f6e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:05 2025 +0530 
-------------------------------------------------------------------------------- 
Fix FspSign Verification and Measurement for FspSigned Build

[Issue Description]
FspSign Verification and measurement are not happening for the FspSigned build

[Resolution]
Add fspsigned flag as a argument while calling BuildFsp.cmd to avoid the build flag dependency

Package/Module: BoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16027337066
Original commit date: Fri Apr 25 17:24:19 2025 +0530
Change-Id: I96b20113e83fd77d21d2006e8be87f8030580462
Original commit hash: e1d0a06fad48b64cdafd4231318b1e20cad969e8

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/bld.bat

================================================================================ 
Commit: f2d7a2f031bc710a44944742b85bf5e8cd913de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:32:01 2025 +0530 
-------------------------------------------------------------------------------- 
Add right build tags for fspsigned builds

[Issue Description]
Openboard Fspsigned image do not have proper name tagging

[Resolution]
Made relevant changes in .bat file

Package/Module: OpenBoardPkg

[Impacted Platform]
Default

Hsd-es-id: 16027290696
Original commit date: Tue Apr 22 12:08:02 2025 +0530
Change-Id: Id5a9e88472233339d1a85fb4ead45d5976f77616
Original commit hash: dc7e37e7afdbee06c39ac04d1f225bf4e33dee32

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeOpenBoardPkg/postbuild.bat

================================================================================ 
Commit: 77f863e495e425a308fa73f3fbe9e3336d516f40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:57 2025 +0530 
-------------------------------------------------------------------------------- 
BIOS shall support 25W as TDP

[Feature Description]
BIOS shall support 25W as TDP

Package/Module:
OneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15017746938
Original commit date: Mon Apr 28 14:21:16 2025 +0800
Change-Id: I7a737ff7678bc995e15d2a3b6b13bc38119f2a5f
Original commit hash: a9ea830745c2cc3cca4982a1d255407111bc07e9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlCDie/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 06d867d48418fd900d137c432ed0f8baad131bce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:54 2025 +0530 
-------------------------------------------------------------------------------- 
Fixes for Pen testing issues

[Feature Description]
Fixes for Pen testing issues

Package/Module: Intel\Features\BluetoothPkg

[Impacted Platform]
PantherLake

Hsd-es-id: 16027328268
Original commit date: Fri Apr 25 12:29:48 2025 +0530
Change-Id: Ia8c458bd835d2677983aa7b36a63aae610dd4266
Original commit hash: 67ae4f9c4f8bbe4525effcd34e6a289bf3328766

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetRemoteData.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
Features/BluetoothPkg/HidKbDxe/KeyBoard.c
Features/BluetoothPkg/HidMouseDxe/EfiMouse.c

================================================================================ 
Commit: e54bd2faf9df22f7b60ca68acdf098317a7e0aa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:49 2025 +0530 
-------------------------------------------------------------------------------- 
Disable GbeFwupdate as default.

[Issue Description]
GbeFwupdate is adding around 60ms to boot time in BDS phase.

[Resolution]
Disable GbeFwupdate as default.

Package/Module:
BoardPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16027221209
Original commit date: Thu Apr 24 16:54:45 2025 +0530
Change-Id: Ia05a7bd6d95974054523598956856b6c10dce91c
Original commit hash: c81cba017eda23e33f3122365764928717ae2174

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/BoardPkg.dec
PantherLakeBoardPkg/BoardPkgPcdInit.dsc
PantherLakeBoardPkg/BoardPkgPcdUpdate.dsc
PantherLakeBoardPkg/Include/Dsc/HiiStructurePcd.dsc
PantherLakePlatSamplePkg/Setup/PlatformSetup.hfr
PantherLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 926c7f4940fdbef6d977e7d8a8d4cafa97218e6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:45 2025 +0530 
-------------------------------------------------------------------------------- 
Fixed the issue of repeatedly printing the same error message.

[Issue Description]
The same error message is repeatedly printed when
the USBC protocol fails to be located.

[Resolution]
Resolve the issue of repeated FAIL messages
after locating Capsule Debug Protocol FAIL
by distinguishing print messages
between release build and debug build.

Package/Module:
UsbCCapsuleFeaturePkg

[Impacted Platform]
PTL

Hsd-es-id: 15017733507
Original commit date: Fri Apr 18 17:46:09 2025 +0800
Change-Id: I7094ea0169def2e6d4675a64b4a8a76b6f7b4aa5
Original commit hash: 9da7da69a808c308f818e3c035f4c8e3d6a2a9e1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/UsbC/UsbCCapsuleFeaturePkg/Include/Library/UsbcCapsuleDebugLib.h
Features/UsbC/UsbCCapsuleFeaturePkg/Library/UsbcCapsuleDebugLib/UsbCCapsuleLogMappingTable.c
Features/UsbC/UsbCCapsuleFeaturePkg/Library/UsbcCapsuleDebugLib/UsbcCapsuleDebugLib.c
Features/UsbC/UsbCCapsuleFeaturePkg/Library/UsbcCapsuleDebugLib/UsbcCapsuleDebugLib.inf
Features/UsbC/UsbCCapsuleFeaturePkg/UsbCRetimerDxe/UsbCRetimerDxe.c

================================================================================ 
Commit: 434367621d7179fd6eca1eefe905345a2f4979e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:41 2025 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix function parameters in SerialIoSpiPrivateLib

[Issue Description]
Parameters in SerialIoSpiControllerBusInit are swapped.

[Resolution]
Fixed function call.

Package/Module: OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16027309477
Original commit date: Wed Apr 23 10:22:48 2025 +0530
Change-Id: I51ed409885ce6ddfe766bbec3bf79ec249c7751f
Original commit hash: f7e286b20e108d8297c272c431f4589fffd23fb3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiPrivateLib.c

================================================================================ 
Commit: 15ae0dc34755922827c8b50cb47f0f6cf96b025b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:37 2025 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Update LPSS uart device path structure alignment

[Issue Description]
Hot key prompt is not shown in LPSS uart.
Because LPSS uart is not added in ConIn/ConOut due to
the device path size mismatched in LpssUartDriverSupported.

[Resolution]
Make the LPSS_UART_ACPI_EXTENDED_DEVICE_PATH structure with
1 byte alignment, align with the definition in EarlyDxeDevices.c

Package/Module:
OneSiliconPkg/LpssUart

[Impacted Platform]
all

Hsd-es-id: 15017722393
Original commit date: Fri Apr 25 06:14:51 2025 +0000
Change-Id: Ie7a33d85d6d58b32cbe17602bcad242b44f092ce
Original commit hash: eab3d881c1e609ee605843a99adeff36bade452e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartDriver.h
OneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.c

================================================================================ 
Commit: f126682a7f03f002e7be688c9cda428b4f2b9b6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:33 2025 +0530 
-------------------------------------------------------------------------------- 
Board ID is shown as 0x0 in BIOS Page for ADK Platform.

[Issue Description]
In platform information menu Board ID should be shown as
0x15 or 0x16 as per the schematic

[Resolution]
Added Board Name in BoardIdIndex for ADK

Package/Module: BoardPkg

[Impacted Platform]
ADK

Hsd-es-id: 16027284780
Original commit date: Wed Apr 23 10:53:12 2025 +0530
Change-Id: Icf320c2cd8b2637d9abcd3d8c3f496ac5522dfaf
Original commit hash: 2143d4780ae586d76624a28704bf91742b87bf3c

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
PantherLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: ad9178ee05c591dd9405ed451dddc409d13684c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:11 2025 +0530 
-------------------------------------------------------------------------------- 
PCIe PXPD\E Rootport are greyed out in setup menu

[Issue Description]
PXPD is 1x8 and RPC is 5
LOS check is not correct to expose PXPE

[Resolution]
Added RPC check in Platform code
Add correct LOS check to expose PXPE

Package/Module:
PlatSamplePkg

[Impacted Platform]
H

Hsd-es-id: 15017718282
Original commit date: Thu Apr 17 09:25:43 2025 +0530
Change-Id: I0105b4e3dcd5573429d39e8d401c78b96005d28e
Original commit hash: 2bbdc2a359491c09911351496b62ad59980f3fb1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlPcd/IncludePrivate/Library/PtlPcdFiaSocLib.h
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdFiaLib/FiaSocLibPtl.c
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPeiInitLib/PtlPcdRootPorts.c
OneSiliconPkg/Include/Library/Ptl/PchInfoHob/PchInfoHobProduct.h
OneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
PantherLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 77cff023f5fabbb651262821f6620babc676afb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:07 2025 +0530 
-------------------------------------------------------------------------------- 
[PTL-H] register mismatched for PXPD/PXPE

[Issue Description]
BIOS Mis-programming (dcap.mps<512B& dcgen2.pxpsuldcgen<0x0)

[Resolution]
programmed MPS=512B and pxpsuldcgen=0

Package/Module:
OneSiliconPkg

[Impacted Platform]
H

Hsd-es-id: 14024903311
Original commit date: Thu Apr 17 10:10:54 2025 +0530
Change-Id: I9720a3157f9f23c4f446c99d2e43b58d550ff6e0
Original commit hash: 7b5a8acadb9230fe4b3ea874af87a1633c5e8aba

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPcieRpLib/PcieRpPcdLib.c
OneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcieSipInitLib.c

================================================================================ 
Commit: 60bd0918bf41333ecc3152e0e442cee679ed3498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:31:03 2025 +0530 
-------------------------------------------------------------------------------- 
Scan matrix KB is not working at LPE sanitization report generation page

[Issue Description]
Scan matrix keyboard is working under BIOS setup page.
After enable LPE and restart system, scan matrix keyboard is
not working at sanitization report generation page but USB keyboard is still working.

[Resolution]
Found that scan matrix keyboard was not ready when LPE is notified.
Add code to connect/initial the "ConIn" devices while creating LPE UI.

Package/Module:
Manageability/PlatformSanitizeFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16027145254
Original commit date: Thu Apr 24 19:51:00 2025 +0800
Change-Id: I2afed360294c6430987ecee2bf90bbfbb78f16c0
Original commit hash: d5eb8807511b8e483c142f9669785f35a7407ca3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PlatformSanitizeFeaturePkg/Library/SanitizeUiLib/SanitizeUi.c
Features/Manageability/PlatformSanitizeFeaturePkg/Library/SanitizeUiLib/SanitizeUiLib.inf
Features/Manageability/PlatformSanitizeFeaturePkg/PlatformSanitizeFeaturePkg.dsc

================================================================================ 
Commit: 9d4cc6bc2ce953f305b497b0b40fe1c73f83ccc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:59 2025 +0530 
-------------------------------------------------------------------------------- 
Clean-up Unused Define ACM_ALIGNMENT_ON_FV_BASE in Flash Map

[Feature Description]
- The define "ACM_ALIGNMENT_ON_FV_BASE" is no longer needed and
  there do not have usage on this define.

[Changes]
- Remove the define "ACM_ALIGNMENT_ON_FV_BASE" in flash map

Package/Module:
BoardPkg/Include/Fdf

[Impacted Platform]
ALL

Hsd-es-id: 15017732019
Original commit date: Thu Apr 24 13:31:56 2025 +0800
Change-Id: I7e3503249afa322e773341f0b287d7b597281d53
Original commit hash: a4070926e97693db58f2ce881f4e913a72a38e3d

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended.fdf.template
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended_autogen.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeMultiIbb.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeResWcl.fdf

================================================================================ 
Commit: 875f9cf385f323c81e55108e190fe62232f6a6cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:53 2025 +0530 
-------------------------------------------------------------------------------- 
Duplicate BIOS knob setup under Memory Configuration Menu

[Issue Description]
Duplicate BIOS knob (MrcFailureOnUnsupportedDimm MRC Knob)
setup under Memory Configuration Menu.

[Resolution]
Update Use1p5ReadPostamble knob with proper strings.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 18042082031
Original commit date: Thu Apr 24 11:27:16 2025 +0200
Change-Id: I841039970fd81a8af182dd0076ef29c17932b387
Original commit hash: dfa8ac079e32408a0380547b2530d93937e4196d

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7aaaf8c003f1475594d3312faf426c7df1f6e84e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:49 2025 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Correct the input parameters of "LpssSpiControllerBusInit" function

[Issue Description]
The input parameters of "LpssSpiControllerBusInit" function are passed
incorrectly.

[Resolution]
Correct the input parameters of "LpssSpiControllerBusInit" function.

Package/Module:
OneSiliconPkg/IpBlock/LpssSpi/LibraryPrivate/LpssSpiPrivateLib

[Impacted Platform]
New platform

Hsd-es-id: 15017731366
Original commit date: Thu Apr 24 14:38:56 2025 +0800
Change-Id: Icd11ba53fb22b7607161b7ff57acc60d28282bf2
Original commit hash: e173bbb35de8b2206b4830581b85baad1a1eb930

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/LpssSpi/LibraryPrivate/LpssSpiPrivateLib/LpssSpiPrivateLib.c

================================================================================ 
Commit: 7cb46cbeb5e072f9ebacae122a05a50ee1f552ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:45 2025 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Split LpssSpiBaseLib into new LpssSpiBaseLib and LpssSpiPrivatelib

[Feature Description]
Split:
  IpBlock/LpssSpi/LibraryPrivate/LpssSpiBaseLib/LpssSpiBaseLib.inf
into following 2 libraries, so the new LpssSpiBaseLib can be consumed
by the platform code.

1.LpssSpiBaseLib
Location:
  IpBlock/LpssSpi/Library/LpssSpiBaseLib/LpssSpiBaseLib.inf
Files:
  IpBlock/LpssSpi/LibraryPrivate/LpssSpiBaseLib/LpssSpiLib.c
Move
  IpBlock/LpssSpi/IncludePrivate/Library/LpssSpiLib.h
to
  IpBlock/LpssSpi/Include/Library/LpssSpiBaseLib.h

2.LpssSpiPrivatelib
Location:
  IpBlock/LpssSpi/LibraryPrivate/LpssSpiPrivateLib/LpssSpiPrivateLib.inf
Files:
  IpBlock/LpssSpi/LibraryPrivate/LpssSpiBaseLib/LpssSpiPrivateLib.c
Move
  IpBlock/LpssSpi/LibraryPrivate/LpssSpiBaseLib/LpssSpiPrivateLib.h
to
  IncludePrivate/Library/LpssSpiPrivateLib.h

Package/Module:
OneSiliconPkg/IncludePrivate/Library
OneSiliconPkg/IpBlock/LpssSpi/Include/Library
OneSiliconPkg/IpBlock/LpssSpi/Library/LpssSpiBaseLib
OneSiliconPkg/IpBlock/LpssSpi/LibraryPrivate/LpssSpiPrivateLib

[Impacted Platform]
New platform

Hsd-es-id: 15017731366
Original commit date: Thu Apr 24 11:55:22 2025 +0800
Change-Id: Ieb0a8d6fe00ce9b2dd5499c4064050fabb30e4f3
Original commit hash: 26b09652d47d3002ab7b7ff3384603bce5bbaca8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlPcd/CommonLib.dsc
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/SecLpssInitLib/SecLpssSpiInitLib.c
OneSiliconPkg/IncludePrivate/Library/LpssSpiPrivateLib.h
OneSiliconPkg/IpBlock/LpssSpi/Include/Library/LpssSpiBaseLib.h
OneSiliconPkg/IpBlock/LpssSpi/Library/LpssSpiBaseLib/LpssSpiBaseLib.inf
OneSiliconPkg/IpBlock/LpssSpi/Library/LpssSpiBaseLib/LpssSpiLib.c
OneSiliconPkg/IpBlock/LpssSpi/LibraryPrivate/LpssSpiPrivateLib/LpssSpiPrivateLib.c
OneSiliconPkg/IpBlock/LpssSpi/LibraryPrivate/LpssSpiPrivateLib/LpssSpiPrivateLib.inf
OneSiliconPkg/IpBlock/LpssSpi/LibraryPrivate/PeiLpssSpiInitLib/PeiLpssSpiInitLib.c

================================================================================ 
Commit: 42e52d4618defa4ae02225f1522baf71dccbb316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:42 2025 +0530 
-------------------------------------------------------------------------------- 
Fix for string termination for uGOP Perf markers

[Issue Description]
uGOP Perf markers getting junk values in module
name in FPDT log. Input string is exactly equal
to the maximum size and null termination is
truncated and not added.

[Resolution]
Increase the string size to include null termination

Package/Module:
OneSiliconPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16027149004
Original commit date: Wed Apr 16 10:59:55 2025 +0530
Change-Id: I832a85daf250f753c0b25da455969ce8d4434d23
Original commit hash: a52f3b455e7363e0ae8c9df4740b664091530fb5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/FspPerformance.h
OneSiliconPkg/IncludePrivate/Library/FspPerformanceLib.h
OneSiliconPkg/LibraryPrivate/FspPerformanceLib/FspPerformanceLib.c

================================================================================ 
Commit: afd56a9395623f50cbe989b097914febe6cc9f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:38 2025 +0530 
-------------------------------------------------------------------------------- 
BIOS shall update PL2 to 65W

[Feature Description]
BIOS shall update PL2 to 65W

Package/Module:
OneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
ALL

Hsd-es-id: 15017726504
Original commit date: Wed Apr 23 11:26:06 2025 +0800
Change-Id: I5d7b2c1e4155fac39e9d4df1833eb22e680c15ee
Original commit hash: e8459ad809c9617134e4d88bf89744257e580d09

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlCDie/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e6d53c6aee4bd985fe7a883cf52674cc089944c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:31 2025 +0530 
-------------------------------------------------------------------------------- 
Extend the BtGACM Slot Size into 288K

[Feature Description]
- BtGACM would re-claim the space for 256K alignment purpose and use
  it for changing the slot size of ACM into 288K.

[Changes]
- Set the BTG_ACM_SLOT_SIZE from 256K into 288K

- Update the BtGACM offset and size information for capsule update

Package/Module:
BoardPkg/Features/CapsuleUpdate/Config
BoardPkg/bld.bat
BoardPkg/PreBuild.sh

[Impacted Platform]
ALL

Hsd-es-id: 14024908179
Original commit date: Fri Apr 18 11:58:11 2025 +0800
Change-Id: Id52983c604791c006bb8a2b4a85c21919cd13274
Original commit hash: 0dce7e4d560e77f95f20a116ec0086774a3d0e34

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/Features/CapsuleUpdate/Config/PTL_P.toml
PantherLakeBoardPkg/Features/CapsuleUpdate/Config/WCL.toml
PantherLakeBoardPkg/PriBuild.sh
PantherLakeBoardPkg/bld.bat

================================================================================ 
Commit: 5186891bfbad945123f6b32cb8e30ebd524f287e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:27 2025 +0530 
-------------------------------------------------------------------------------- 
Dummy change

[Feature Description]


Package/Module:
BoardPkg/BoardPkg.fdf

[Impacted Platform]
ALL

Hsd-es-id: 14024908179
Original commit date: Fri Apr 18 11:53:08 2025 +0800
Change-Id: I956a44c727a450077f5ea52c0304958fcf09204d
Original commit hash: bc3f1d980daa5ee3e0a52d0d91274df0e99711df

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f65aa3ccd98586c154c01a91c627cb7d7993e985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:24 2025 +0530 
-------------------------------------------------------------------------------- 
Change the Definition of ACM_ALIGNMENT_ON_FV_BASE into 4K

[Feature Description]
- Change the alignment of BtGACM image into 4K.

- Remove the FV alignment checking of BtGACM.

Package/Module:
BoardPkg/Include/Fdf
BoardPkg/Tools/FvAlignment
BoardPkg/bld.bat

[Impacted Platform]
ALL

Hsd-es-id: 14024908179
Original commit date: Fri Apr 18 11:50:40 2025 +0800
Change-Id: I16922f1a6919c62ff7b04be4010498032bdd9fb6
Original commit hash: 59c84108a16bfbe9edf2b963e4a95a55f05e0faa

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended.fdf.template
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended_autogen.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeMultiIbb.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeResWcl.fdf
PantherLakeBoardPkg/Tools/FvAlignment/FvAlignment.py
PantherLakeBoardPkg/bld.bat

================================================================================ 
Commit: c1a32affea0b89a05c06401051b4cd247efdc3d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:20 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.80.1

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018552565
Original commit date: Wed Apr 23 03:25:27 2025 +0000
Original commit hash: 3dcaab0d9fd23d54dcfb5f9c3dbb70186001b269

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/src/IncludePrivate/Ptl/MrcVersion.h

================================================================================ 
Commit: 51d70a0fac75251f0f7d24a5018e1a2d4934ae6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:16 2025 +0530 
-------------------------------------------------------------------------------- 
Fix boot hang when TxtImplemented policy == 1

[Issue Description]
There was a logic issue in the code if TxtImplemented policy is set to 1.

[Resolution]
Removed TxtImplemented policy check from MemoryInit.

Package/Module:
OneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
PTL

Hsd-es-id: 22021149869
Original commit date: Fri Apr 18 11:10:54 2025 -0700
Change-Id: I0cd11499d77cc2c987ce6778af589bb514bf6d09
Original commit hash: 7d94f89f6caef549e69757274ce0a5573ef7c047

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/LibraryPrivate/MemoryInitPtl.c

================================================================================ 
Commit: fa2c28a9e8adeca505f7474efcd362da88177011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:12 2025 +0530 
-------------------------------------------------------------------------------- 
Remove 256kB-align ACM Checks

[Feature Description]
Remove the 256kB ACM checks. No longer needed. Since LKF, UCODE is
changed so ACM can float within a MTRR window

Package/Module: SiPkg, BoardPkg

[Impacted Platform]
all

Hsd-es-id: 14024908155
Original commit date: Sat Jan 25 15:52:45 2025 -0800
Change-Id: I98f30cb88fc09c26fc9960dd57494571fc516193
Original commit hash: af4573d99c7e763af77057a87287b58481c8cb46

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
PantherLakeBoardPkg/BoardSupport/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c

================================================================================ 
Commit: ea12152048e3c8e39f98d8bd5ec7cf0c3cdc2a0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:30:09 2025 +0530 
-------------------------------------------------------------------------------- 
New platform support MIPI Camera PPR configuration

[Feature Description]
For each camera:
1. PPR Value for the deserializer CSI MIPI lane count
2. PPR Unit for the count of camera modules connected with this
deserializer

Package/Module:
New platform Board Pkg and Sample Pkg

[Impacted Platform]
New platform

Hsd-es-id: 15017715350
Original commit date: Mon Apr 21 15:14:36 2025 +0800
Change-Id: Iefe7e767fcafe156dbc7feac86ae7d9f8f312f43
Original commit hash: 2888a61bef754a9c72c5cb6c79eb159e49f48d2b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Camera/MipiCamFeaturePkg/AcpiTables/MipiCamSensors.asl

================================================================================ 
Commit: 5efd63b3b7633059f676ad2ba3cbc91d9c47ede8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:29:21 2025 +0530 
-------------------------------------------------------------------------------- 
Adjust Resiliency Debug build flashmap

[Feature Description]
Enlarge Resiliency Debug PreMemoryFv size for accommodating
incoming code changes.

Package/Module:PantherLakeBoardPkg

[Impacted Platform]
PTL

Hsd-es-id: 15017679826
Original commit date: Sun Apr 13 05:15:14 2025 +0800
Change-Id: I5591823053c659f3e517faf241d448ad5f7aec19
Original commit hash: b4770d751df5658e8f63258ea251b7f91ee14184

-------------------------------------------------------------------------------- 
[Changed Files]
PantherLakeBoardPkg/Features/CapsuleUpdate/Config/PTL_P.toml
PantherLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 7d12a077663629adafa38d1258dc5ae97b67d294 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:29:09 2025 +0530 
-------------------------------------------------------------------------------- 
Initiate EC Reset after executing PD Bridge capsule update

[Feature Description]
1. Sending the command for initiating EC reset if the update is
successful. This is required to ensure EC initialize the PD and
PD will load the new firmware
2. Adjust the error handling in UsbCPdBridgeUpdateLib
3. Complete the missing part for UsbC Diagnostic Tool
4. CleanUp unused code and batch file.

Package/Module:
FmpDeviceLibPdBridge
UsbCPdBridgeUpdateLib

[Impacted Platform]
PTL

Hsd-es-id: 15017693452
Original commit date: Tue Apr 1 14:04:55 2025 +0800
Change-Id: If9c05bd7d0a4d8c8f230ea59d3367f7c56482bb7
Original commit hash: 82fed21e0e2878717d17b40ba1f94ec1705a9805

-------------------------------------------------------------------------------- 
[Changed Files]
Features/UsbC/UsbCCapsuleFeaturePkg/Include/Library/UsbCPdBridgeUpdateLib.h
Features/UsbC/UsbCCapsuleFeaturePkg/Include/Protocol/UsbCPdBridgeProtocol.h
Features/UsbC/UsbCCapsuleFeaturePkg/Include/UsbCCapsuleDebug/TbtRetimerNvmUpdateLibLog.h
Features/UsbC/UsbCCapsuleFeaturePkg/Include/UsbCCapsuleDebug/UsbCCapsuleLogEventsId.h
Features/UsbC/UsbCCapsuleFeaturePkg/Include/UsbCCapsuleDebug/UsbCCapsuleLogMappingTable.h
Features/UsbC/UsbCCapsuleFeaturePkg/Include/UsbCCapsuleDebug/UsbCPdBridgeUpdateLibLog.h
Features/UsbC/UsbCCapsuleFeaturePkg/Library/FmpDeviceLib/PdBridge/FmpDeviceLibPdBridge.c
Features/UsbC/UsbCCapsuleFeaturePkg/Library/TbtNvmRetimerUpdateLib/TbtNvmDrvDma.c
Features/UsbC/UsbCCapsuleFeaturePkg/Library/TbtNvmRetimerUpdateLib/TbtNvmDrvHr.c
Features/UsbC/UsbCCapsuleFeaturePkg/Library/UsbCPdBridgeUpdateLib/UsbCPdBridgeUpdateLib.c
Features/UsbC/UsbCCapsuleFeaturePkg/UsbCCapsuleFileBuildSample/UsbCCapsuleBuild.bat
PantherLakeBoardPkg/Features/Tcss/UsbCPdBridgeSupport/UsbCPdBridgeSupport.c

================================================================================ 
Commit: b29ca509bcaa7f8ef6e8993d01c6ea386055f152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:29:02 2025 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] USB Programming Guide Updated

[Feature Description]
Set new span time for engine in idle before enabling PLL shutdown.

Fixing the configured P2SbMemory register space for the
 side band access in xDCI initialization instead of PrivateConfig.

Package/Module:
OneSiliconPkg/PtlPcdPeiInitLib
OneSiliconPkg/PtlPcdTcssInitLib
OneSiliconPkg/IpUsb3

[Impacted Platform]
PTL

Hsd-es-id: 18042033911
Original commit date: Mon Apr 7 23:18:51 2025 +0200
Change-Id: Icbcd7ae793cd8a5343a4eff59a8378e8f0472de8
Original commit hash: afbcefd3d26bbf92dab23a9522a76bcbae681826

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/PtlPcd/LibraryPrivate/PtlPcdPeiInitLib/PtlPcdUsb.c
OneSiliconPkg/Fru/PtlPcd/Tcss/LibraryPrivate/PtlPcdTcssInitLib/PtlPcdTcssInitPostMem.c
OneSiliconPkg/Include/Register/UsbHostRegs.h
OneSiliconPkg/IpBlock/Usb/IncludePrivate/IpUsb3.h
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/IpUsb3/IpUsb3CsiSpecific.c
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/IpUsb3/IpUsb3Version.h

================================================================================ 
Commit: c8ad57d7567975bea6894252ad7ae25755586bf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:28:52 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3174_00

Hsd-es-id: N/A"
Original commit date: Thu Apr 24 06:34:26 2025 -0700
Original commit hash: 5d7dc406d2284e61f942544e0de73857621942a3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/PantherLake/SiPkgPcdInit.dsc
PantherLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59ad58f59be29970ae9ccf3caf6bd8f89d2f4c5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 13 17:28:39 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] PTL PantherLake_pantherlake_program_platform_Daily Daily Updating Version/ID: PantherLake_3171_00

Hsd-es-id: N/A"
Original commit date: Mon Apr 21 20:57:10 2025 -0700
Original commit hash: c9192e3a93f280e29ab9cfc7672caa2225ecbbfe

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PantherLake_FSP_Integration_Guide.chm
Doxygen/PantherLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
Features/PowerManagement/LpitFeaturePkg/Readme.md
Features/UsbC/UsbCCapsuleFeaturePkg/UsbCCapsuleFeaturePkg.dec
LICENSE.txt
