{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@91:124@HdlStmProcess", "      up_status_latency <= core_status_latency;\n    end\n  end\nend\n\nalways @(*) begin\n  if (up_raddr[2] == 1'b1) begin\n    if (up_ilas_ready == 1'b1) begin\n      up_rdata <= up_ilas_rdata;\n    end else begin\n      up_rdata <= 'h00;\n    end\n  end else begin\n    case (up_raddr[1:0])\n    2'b00: up_rdata <= {\n      /* 06-31 */ 28'h00, /* Reserved for future use */\n      /*    05 */ up_ilas_ready,\n      /*    04 */ up_status_ifs_ready,\n      /* 02-03 */ 2'b00, /* Reserved for future extensions of cgs_state */\n      /* 00-01 */ up_status_cgs_state\n    };\n    2'b01: up_rdata <= {\n      /* 14-31 */ 18'h00, /* Reserved for future use */\n      /* 00-13 */ up_status_latency\n    };\n    default: up_rdata <= 'h00;\n    endcase\n  end\nend\n\njesd204_up_ilas_mem i_ilas_mem (\n  .up_clk(up_clk),\n\n  .up_raddr(up_raddr[1:0]),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[106, "      /* 06-31 */ 28'h00, /* Reserved for future use */\n"]], "Add": [[106, "      /* 06-31 */ 26'h00, /* Reserved for future use */\n"]]}}