-a "iCE40UP"
-p iCE40UP5K
-t SG48
-sp "High-Performance_1.2V"
-frequency 200
-optimization_goal Area
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1

-max_fanout 1000
-fsm_encoding_style Auto

-fix_gated_clocks 1
-loop_limit 1950






-use_io_reg auto








-drc_cfg 35103300 20
-use_io_insertion 1

-resolve_mixed_drivers 0
-sdc "proj_fft_fft_cpe.ldc"
-path "C:/Users/jgong/my_designs/proj_fft/ramdq"
-path "C:/Users/jgong/my_designs/proj_fft/ramdualpt"
-path "C:/lscc/radiant/2024.2/ispfpga/ice40tp/data" "C:/Users/jgong/my_designs/proj_fft/fft" "C:/Users/jgong/my_designs/proj_fft"
-ver "C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v"
-lib pmi -vhd "C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd"
-sver "C:/Users/jgong/my_designs/proj_fft/source/fft/fft.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/addgen.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/addctrl.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/bitrev.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/butterfly.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/cmplxmult.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/ram2p.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/twiddleLUT.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/multiply.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/freqLUT.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/fftdec.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/fftfull.sv"
"C:/Users/jgong/my_designs/proj_fft/source/fft/ram1p.sv"
-ver "C:/Users/jgong/my_designs/proj_fft/ramdualpt/rtl/ramdualpt.v"
"C:/Users/jgong/my_designs/proj_fft/ramdq/rtl/ramdq.v"


-path "C:/Users/jgong/my_designs/proj_fft"
-top fftfull
-udb "proj_fft_fft_rtl.udb"
-output_hdl "proj_fft_fft.vm"

