Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 37c03ee8b8dd4e96afc28d99756c196c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_uart_test_behav xil_defaultlib.vtf_uart_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/AX7325/demo/04_uart_test/uart_test/src/uart_test.v" Line 30. Module uart_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AX7325/demo/04_uart_test/uart_test/src/uart_rx.v" Line 29. Module uart_rx(CLK_FRE=200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/AX7325/demo/04_uart_test/uart_test/src/uart_tx.v" Line 29. Module uart_tx(CLK_FRE=200) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFGDS(IBUF_LOW_PWR="FALSE")
Compiling module xil_defaultlib.uart_rx(CLK_FRE=200)
Compiling module xil_defaultlib.uart_tx(CLK_FRE=200)
Compiling module xil_defaultlib.uart_test
Compiling module xil_defaultlib.vtf_uart_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_uart_test_behav
