

================================================================
== Vivado HLS Report for 'SCIG_1'
================================================================
* Date:           Sat Aug  1 10:34:06 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     11|       0|   1017|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    281|
|Register         |        0|      -|     800|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     11|     800|   1330|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      5|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |inputBuf_V_U  |SCIG_1_inputBuf_V  |        8|  0|   0|  10500|    8|     1|        84000|
    +--------------+-------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                   |        8|  0|   0|  10500|    8|     1|        84000|
    +--------------+-------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_288_p2                 |     *    |      3|  0|  20|          32|          32|
    |tmp4_fu_255_p2                      |     *    |      3|  0|  20|          32|          32|
    |tmp5_fu_259_p2                      |     *    |      3|  0|  20|          32|          32|
    |tmp_68_fu_268_p2                    |     *    |      2|  0|  20|          32|          14|
    |i_5_fu_297_p2                       |     +    |      0|  0|  39|          32|           1|
    |i_6_fu_308_p2                       |     +    |      0|  0|  39|          32|           1|
    |inp_2_fu_377_p2                     |     +    |      0|  0|  39|          32|           1|
    |inp_i_1_fu_396_p2                   |     +    |      0|  0|  39|          32|           1|
    |inp_j_2_fu_384_p2                   |     +    |      0|  0|  39|          32|           1|
    |kx_1_fu_466_p2                      |     +    |      0|  0|  39|           1|          32|
    |ky_1_fu_483_p2                      |     +    |      0|  0|  39|          32|           1|
    |ox_1_fu_503_p2                      |     +    |      0|  0|  39|          32|           1|
    |oy_1_fu_523_p2                      |     +    |      0|  0|  39|          32|           1|
    |tmp3_fu_583_p2                      |     +    |      0|  0|  18|          32|          32|
    |tmp_79_fu_588_p2                    |     +    |      0|  0|  18|          32|          32|
    |tmp_fu_460_p2                       |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_577_p2                      |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp1_stage0_iter3   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_250                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_393                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_437                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state14_pp1_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state15_pp1_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state16_pp1_iter3_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op145_read_state14     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op151_store_state14    |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_303_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_292_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_70_fu_321_p2                    |   icmp   |      0|  0|  18|          32|          10|
    |tmp_73_fu_347_p2                    |   icmp   |      0|  0|  18|          32|           5|
    |tmp_74_fu_353_p2                    |   icmp   |      0|  0|  18|          32|           5|
    |tmp_76_fu_390_p2                    |   icmp   |      0|  0|  18|          32|           5|
    |tmp_77_fu_402_p2                    |   icmp   |      0|  0|  18|          32|           5|
    |tmp_78_fu_442_p2                    |   icmp   |      0|  0|  18|          32|           8|
    |tmp_83_fu_472_p2                    |   icmp   |      0|  0|  18|          32|           3|
    |tmp_84_fu_489_p2                    |   icmp   |      0|  0|  18|          32|           3|
    |tmp_85_fu_509_p2                    |   icmp   |      0|  0|  18|          32|           5|
    |tmp_86_fu_529_p2                    |   icmp   |      0|  0|  18|          32|           5|
    |tmp_s_fu_249_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp1_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_365_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_359_p2                      |    or    |      0|  0|   2|           1|           1|
    |tmp_72_fu_333_p2                    |    or    |      0|  0|  32|          32|          32|
    |inp_i_2_fu_416_p3                   |  select  |      0|  0|  32|           1|          32|
    |inp_j_1_fu_424_p3                   |  select  |      0|  0|  32|           1|           1|
    |p_2_fu_544_p3                       |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_fu_535_p3                   |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_408_p3                       |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     11|  0|1017|         991|         490|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         14|    1|         14|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_inp_1_phi_fu_194_p4           |  15|          3|   32|         96|
    |ap_phi_mux_inp_phi_fu_172_p4             |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_phi_fu_226_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp1_iter1_storemerge_reg_222  |   9|          2|    8|         16|
    |i6_reg_157                               |   9|          2|   32|         64|
    |i_reg_180                                |   9|          2|   32|         64|
    |in_V_V_blk_n                             |   9|          2|    1|          2|
    |inp_6_reg_201                            |  15|          3|   32|         96|
    |inp_i_fu_112                             |   9|          2|   32|         64|
    |inp_j_fu_108                             |   9|          2|   32|         64|
    |inp_reg_168                              |   9|          2|   32|         64|
    |kx_fu_116                                |   9|          2|   32|         64|
    |ky_fu_104                                |   9|          2|   32|         64|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    |out_V_V_din                              |  15|          3|   32|         96|
    |ox_fu_100                                |   9|          2|   32|         64|
    |oy_fu_96                                 |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 281|         62|  440|        989|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |KER_bound_reg_694                        |  32|   0|   32|          0|
    |ap_CS_fsm                                |  13|   0|   13|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                  |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_storemerge_reg_222  |   8|   0|    8|          0|
    |exitcond1_reg_708                        |   1|   0|    1|          0|
    |exitcond_reg_699                         |   1|   0|    1|          0|
    |i6_reg_157                               |  32|   0|   32|          0|
    |i_reg_180                                |  32|   0|   32|          0|
    |inp_6_reg_201                            |  32|   0|   32|          0|
    |inp_i_fu_112                             |  32|   0|   32|          0|
    |inp_j_fu_108                             |  32|   0|   32|          0|
    |inp_reg_168                              |  32|   0|   32|          0|
    |kx_fu_116                                |  32|   0|   32|          0|
    |kx_load_reg_734                          |  32|   0|   32|          0|
    |ky_fu_104                                |  32|   0|   32|          0|
    |or_cond2_reg_721                         |   1|   0|    1|          0|
    |ox_fu_100                                |  32|   0|   32|          0|
    |ox_load_1_reg_729                        |  32|   0|   32|          0|
    |oy_fu_96                                 |  32|   0|   32|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |tmp4_reg_633                             |  32|   0|   32|          0|
    |tmp5_reg_638                             |  32|   0|   32|          0|
    |tmp_68_reg_689                           |  29|   0|   32|          3|
    |tmp_70_reg_717                           |   1|   0|    1|          0|
    |tmp_78_reg_725                           |   1|   0|    1|          0|
    |tmp_79_reg_757                           |  32|   0|   32|          0|
    |tmp_V_84_reg_612                         |  32|   0|   32|          0|
    |tmp_V_86_reg_617                         |  32|   0|   32|          0|
    |tmp_V_88_reg_623                         |  32|   0|   32|          0|
    |tmp_V_92_reg_628                         |  32|   0|   32|          0|
    |tmp_reg_739                              |  32|   0|   32|          0|
    |tmp_s_reg_608                            |   1|   0|    1|          0|
    |tmp_78_reg_725                           |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 800|  32|  740|          3|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    SCIG.1    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    SCIG.1    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    SCIG.1    | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |    SCIG.1    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    SCIG.1    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    SCIG.1    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    SCIG.1    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    SCIG.1    | return value |
|start_out       | out |    1| ap_ctrl_hs |    SCIG.1    | return value |
|start_write     | out |    1| ap_ctrl_hs |    SCIG.1    | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

