**4-stage pipelined RISC processor based on design from Mano & Kime book**
