000	WR001	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRA TO ALL_INS **	
001			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
002			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
003	WR001_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
004			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
005			0xDFFE	BNZ	WR001_1			LOOP BACK IF STILL BUSY	
006			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
007			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
008			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
009	WR001_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
00a			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
00b			0xDFFE	BNZ	WR001_2			LOOP BACK IF STILL BUSY	
00c			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
00d			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
00e			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
00f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
010	WR001_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
011			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
012			0xDFFE	BNZ	WR001_3			LOOP BACK IF STILL BUSY	
013	WR002	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRB TO ALL_OUTS **	
014			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
015			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
016	WR002_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
017			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
018			0xDFFE	BNZ	WR002_1			LOOP BACK IF STILL BUSY	
019			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
01a			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
01b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
01c	WR002_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
01d			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
01e			0xDFFE	BNZ	WR002_2			LOOP BACK IF STILL BUSY	
01f			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
020			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
021			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
022			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
023	WR002_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
024			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
025			0xDFFE	BNZ	WR002_3			LOOP BACK IF STILL BUSY	
026	WR003	0x7905	IOW	#0x01	I2C_CTL	** SET IPOLA TO INVERTED **	
027			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
028			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
029	WR003_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
02a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
02b			0xDFFE	BNZ	WR003_1			LOOP BACK IF STILL BUSY	
02c			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
02d			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
02e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
02f	WR003_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
030			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
031			0xDFFE	BNZ	WR003_2			LOOP BACK IF STILL BUSY	
032			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
033			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
034			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
035			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
036	WR003_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
037			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
038			0xDFFE	BNZ	WR003_3			LOOP BACK IF STILL BUSY	
039	WR004	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENA TO ENABLED **	
03a			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
03b			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
03c	WR004_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
03d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
03e			0xDFFE	BNZ	WR004_1			LOOP BACK IF STILL BUSY	
03f			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
040			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
041			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
042	WR004_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
043			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
044			0xDFFE	BNZ	WR004_2			LOOP BACK IF STILL BUSY	
045			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
046			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
047			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
048			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
049	WR004_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
04a			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
04b			0xDFFE	BNZ	WR004_3			LOOP BACK IF STILL BUSY	
04c	WR005	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENB TO DISABLED **	
04d			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
04e			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
04f	WR005_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
050			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
051			0xDFFE	BNZ	WR005_1			LOOP BACK IF STILL BUSY	
052			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
053			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
054			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
055	WR005_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
056			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
057			0xDFFE	BNZ	WR005_2			LOOP BACK IF STILL BUSY	
058			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
059			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
05a			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
05b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
05c	WR005_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
05d			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
05e			0xDFFE	BNZ	WR005_3			LOOP BACK IF STILL BUSY	
05f	WR006	0x7905	IOW	#0x01	I2C_CTL	** SET DEFVALA TO 0X00 **	
060			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
061			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
062	WR006_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
063			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
064			0xDFFE	BNZ	WR006_1			LOOP BACK IF STILL BUSY	
065			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
066			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
067			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
068	WR006_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
069			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
06a			0xDFFE	BNZ	WR006_2			LOOP BACK IF STILL BUSY	
06b			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
06c			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
06d			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
06e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
06f	WR006_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
070			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
071			0xDFFE	BNZ	WR006_3			LOOP BACK IF STILL BUSY	
072	WR007	0x7905	IOW	#0x01	I2C_CTL	** SET INTCONA TO INTCON_PREVPIN **	
073			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
074			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
075	WR007_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
076			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
077			0xDFFE	BNZ	WR007_1			LOOP BACK IF STILL BUSY	
078			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
079			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
07a			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
07b	WR007_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
07c			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
07d			0xDFFE	BNZ	WR007_2			LOOP BACK IF STILL BUSY	
07e			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
07f			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
080			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
081			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
082	WR007_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
083			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
084			0xDFFE	BNZ	WR007_3			LOOP BACK IF STILL BUSY	
085	WR008	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONA TO DISABLE SEQ **	
086			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
087			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
088	WR008_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
089			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
08a			0xDFFE	BNZ	WR008_1			LOOP BACK IF STILL BUSY	
08b			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
08c			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
08d			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
08e	WR008_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
08f			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
090			0xDFFE	BNZ	WR008_2			LOOP BACK IF STILL BUSY	
091			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
092			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
093			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
094			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
095	WR008_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
096			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
097			0xDFFE	BNZ	WR008_3			LOOP BACK IF STILL BUSY	
098	WR009	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONB TO DISABLE SEQ **	
099			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
09a			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
09b	WR009_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
09c			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
09d			0xDFFE	BNZ	WR009_1			LOOP BACK IF STILL BUSY	
09e			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
09f			0x210B	LRI	Reg1	0x0B	LOAD MCP REGISTER NUMBER TO CPU REG1	
0a0			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0a1	WR009_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0a2			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0a3			0xDFFE	BNZ	WR009_2			LOOP BACK IF STILL BUSY	
0a4			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0a5			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0a6			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
0a7			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0a8	WR009_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0a9			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0aa			0xDFFE	BNZ	WR009_3			LOOP BACK IF STILL BUSY	
0ab	WR010	0x7905	IOW	#0x01	I2C_CTL	** SET GPPUA TO PULLUPS **	
0ac			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0ad			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0ae	WR010_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0af			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0b0			0xDFFE	BNZ	WR010_1			LOOP BACK IF STILL BUSY	
0b1			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0b2			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
0b3			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0b4	WR010_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0b5			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0b6			0xDFFE	BNZ	WR010_2			LOOP BACK IF STILL BUSY	
0b7			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0b8			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0b9			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
0ba			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0bb	WR010_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0bc			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0bd			0xDFFE	BNZ	WR010_3			LOOP BACK IF STILL BUSY	
0be	WR011	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB TO 0X55 **	
0bf			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0c0			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0c1	WR011_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0c2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0c3			0xDFFE	BNZ	WR011_1			LOOP BACK IF STILL BUSY	
0c4			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0c5			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
0c6			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0c7	WR011_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0c8			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0c9			0xDFFE	BNZ	WR011_2			LOOP BACK IF STILL BUSY	
0ca			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0cb			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0cc			0x2155	LRI	Reg1	0X55	WRITE DATA TO REG	
0cd			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0ce	WR011_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0cf			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0d0			0xDFFE	BNZ	WR011_3			LOOP BACK IF STILL BUSY	
0d1	WR101	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRA TO ALL_INS **	
0d2			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0d3			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0d4	WR101_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0d5			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0d6			0xDFFE	BNZ	WR101_1			LOOP BACK IF STILL BUSY	
0d7			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0d8			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
0d9			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0da	WR101_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0db			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0dc			0xDFFE	BNZ	WR101_2			LOOP BACK IF STILL BUSY	
0dd			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0de			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0df			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
0e0			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0e1	WR101_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0e2			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0e3			0xDFFE	BNZ	WR101_3			LOOP BACK IF STILL BUSY	
0e4	WR102	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRB TO ALL_OUTS **	
0e5			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0e6			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0e7	WR102_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0e8			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0e9			0xDFFE	BNZ	WR102_1			LOOP BACK IF STILL BUSY	
0ea			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0eb			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
0ec			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0ed	WR102_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0ee			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0ef			0xDFFE	BNZ	WR102_2			LOOP BACK IF STILL BUSY	
0f0			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
0f1			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
0f2			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
0f3			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
0f4	WR102_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0f5			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
0f6			0xDFFE	BNZ	WR102_3			LOOP BACK IF STILL BUSY	
0f7	WR103	0x7905	IOW	#0x01	I2C_CTL	** SET IPOLA TO INVERTED **	
0f8			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
0f9			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
0fa	WR103_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
0fb			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
0fc			0xDFFE	BNZ	WR103_1			LOOP BACK IF STILL BUSY	
0fd			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
0fe			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
0ff			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
100	WR103_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
101			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
102			0xDFFE	BNZ	WR103_2			LOOP BACK IF STILL BUSY	
103			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
104			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
105			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
106			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
107	WR103_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
108			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
109			0xDFFE	BNZ	WR103_3			LOOP BACK IF STILL BUSY	
10a	WR104	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENA TO ENABLED **	
10b			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
10c			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
10d	WR104_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
10e			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
10f			0xDFFE	BNZ	WR104_1			LOOP BACK IF STILL BUSY	
110			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
111			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
112			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
113	WR104_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
114			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
115			0xDFFE	BNZ	WR104_2			LOOP BACK IF STILL BUSY	
116			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
117			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
118			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
119			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
11a	WR104_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
11b			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
11c			0xDFFE	BNZ	WR104_3			LOOP BACK IF STILL BUSY	
11d	WR105	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENB TO DISABLED **	
11e			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
11f			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
120	WR105_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
121			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
122			0xDFFE	BNZ	WR105_1			LOOP BACK IF STILL BUSY	
123			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
124			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
125			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
126	WR105_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
127			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
128			0xDFFE	BNZ	WR105_2			LOOP BACK IF STILL BUSY	
129			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
12a			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
12b			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
12c			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
12d	WR105_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
12e			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
12f			0xDFFE	BNZ	WR105_3			LOOP BACK IF STILL BUSY	
130	WR106	0x7905	IOW	#0x01	I2C_CTL	** SET DEFVALA TO 0X00 **	
131			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
132			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
133	WR106_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
134			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
135			0xDFFE	BNZ	WR106_1			LOOP BACK IF STILL BUSY	
136			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
137			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
138			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
139	WR106_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
13a			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
13b			0xDFFE	BNZ	WR106_2			LOOP BACK IF STILL BUSY	
13c			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
13d			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
13e			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
13f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
140	WR106_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
141			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
142			0xDFFE	BNZ	WR106_3			LOOP BACK IF STILL BUSY	
143	WR107	0x7905	IOW	#0x01	I2C_CTL	** SET INTCONA TO INTCON_PREVPIN **	
144			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
145			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
146	WR107_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
147			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
148			0xDFFE	BNZ	WR107_1			LOOP BACK IF STILL BUSY	
149			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
14a			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
14b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
14c	WR107_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
14d			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
14e			0xDFFE	BNZ	WR107_2			LOOP BACK IF STILL BUSY	
14f			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
150			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
151			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
152			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
153	WR107_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
154			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
155			0xDFFE	BNZ	WR107_3			LOOP BACK IF STILL BUSY	
156	WR108	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONA TO DISABLE SEQ **	
157			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
158			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
159	WR108_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
15a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
15b			0xDFFE	BNZ	WR108_1			LOOP BACK IF STILL BUSY	
15c			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
15d			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
15e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
15f	WR108_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
160			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
161			0xDFFE	BNZ	WR108_2			LOOP BACK IF STILL BUSY	
162			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
163			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
164			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
165			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
166	WR108_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
167			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
168			0xDFFE	BNZ	WR108_3			LOOP BACK IF STILL BUSY	
169	WR109	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONB TO DISABLE SEQ **	
16a			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
16b			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
16c	WR109_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
16d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
16e			0xDFFE	BNZ	WR109_1			LOOP BACK IF STILL BUSY	
16f			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
170			0x210B	LRI	Reg1	0x0B	LOAD MCP REGISTER NUMBER TO CPU REG1	
171			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
172	WR109_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
173			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
174			0xDFFE	BNZ	WR109_2			LOOP BACK IF STILL BUSY	
175			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
176			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
177			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
178			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
179	WR109_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
17a			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
17b			0xDFFE	BNZ	WR109_3			LOOP BACK IF STILL BUSY	
17c	WR110	0x7905	IOW	#0x01	I2C_CTL	** SET GPPUA TO PULLUPS **	
17d			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
17e			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
17f	WR110_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
180			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
181			0xDFFE	BNZ	WR110_1			LOOP BACK IF STILL BUSY	
182			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
183			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
184			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
185	WR110_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
186			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
187			0xDFFE	BNZ	WR110_2			LOOP BACK IF STILL BUSY	
188			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
189			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
18a			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
18b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
18c	WR110_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
18d			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
18e			0xDFFE	BNZ	WR110_3			LOOP BACK IF STILL BUSY	
18f	WR111	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB TO 0X55 **	
190			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
191			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
192	WR111_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
193			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
194			0xDFFE	BNZ	WR111_1			LOOP BACK IF STILL BUSY	
195			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
196			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
197			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
198	WR111_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
199			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
19a			0xDFFE	BNZ	WR111_2			LOOP BACK IF STILL BUSY	
19b			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
19c			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
19d			0x21AA	LRI	Reg1	0XAA	WRITE DATA TO REG	
19e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
19f	WR111_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1a0			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1a1			0xDFFE	BNZ	WR111_3			LOOP BACK IF STILL BUSY	
1a2	WR201	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRA TO ALL_INS **	
1a3			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1a4			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1a5	WR201_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1a6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1a7			0xDFFE	BNZ	WR201_1			LOOP BACK IF STILL BUSY	
1a8			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1a9			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
1aa			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1ab	WR201_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1ac			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1ad			0xDFFE	BNZ	WR201_2			LOOP BACK IF STILL BUSY	
1ae			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1af			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1b0			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
1b1			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1b2	WR201_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1b3			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1b4			0xDFFE	BNZ	WR201_3			LOOP BACK IF STILL BUSY	
1b5	WR202	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRB TO ALL_OUTS **	
1b6			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1b7			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1b8	WR202_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1b9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1ba			0xDFFE	BNZ	WR202_1			LOOP BACK IF STILL BUSY	
1bb			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1bc			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
1bd			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1be	WR202_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1bf			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1c0			0xDFFE	BNZ	WR202_2			LOOP BACK IF STILL BUSY	
1c1			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1c2			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1c3			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
1c4			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1c5	WR202_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1c6			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1c7			0xDFFE	BNZ	WR202_3			LOOP BACK IF STILL BUSY	
1c8	WR203	0x7905	IOW	#0x01	I2C_CTL	** SET IPOLA TO INVERTED **	
1c9			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1ca			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1cb	WR203_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1cc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1cd			0xDFFE	BNZ	WR203_1			LOOP BACK IF STILL BUSY	
1ce			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1cf			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
1d0			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1d1	WR203_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1d2			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1d3			0xDFFE	BNZ	WR203_2			LOOP BACK IF STILL BUSY	
1d4			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1d5			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1d6			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
1d7			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1d8	WR203_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1d9			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1da			0xDFFE	BNZ	WR203_3			LOOP BACK IF STILL BUSY	
1db	WR204	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENA TO ENABLED **	
1dc			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1dd			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1de	WR204_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1df			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1e0			0xDFFE	BNZ	WR204_1			LOOP BACK IF STILL BUSY	
1e1			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1e2			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
1e3			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1e4	WR204_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1e5			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1e6			0xDFFE	BNZ	WR204_2			LOOP BACK IF STILL BUSY	
1e7			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1e8			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1e9			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
1ea			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1eb	WR204_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1ec			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1ed			0xDFFE	BNZ	WR204_3			LOOP BACK IF STILL BUSY	
1ee	WR205	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENB TO DISABLED **	
1ef			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
1f0			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
1f1	WR205_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1f2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
1f3			0xDFFE	BNZ	WR205_1			LOOP BACK IF STILL BUSY	
1f4			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
1f5			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
1f6			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1f7	WR205_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1f8			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
1f9			0xDFFE	BNZ	WR205_2			LOOP BACK IF STILL BUSY	
1fa			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
1fb			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
1fc			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
1fd			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
1fe	WR205_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
1ff			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
200			0xDFFE	BNZ	WR205_3			LOOP BACK IF STILL BUSY	
201	WR206	0x7905	IOW	#0x01	I2C_CTL	** SET DEFVALA TO 0X00 **	
202			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
203			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
204	WR206_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
205			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
206			0xDFFE	BNZ	WR206_1			LOOP BACK IF STILL BUSY	
207			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
208			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
209			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
20a	WR206_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
20b			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
20c			0xDFFE	BNZ	WR206_2			LOOP BACK IF STILL BUSY	
20d			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
20e			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
20f			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
210			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
211	WR206_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
212			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
213			0xDFFE	BNZ	WR206_3			LOOP BACK IF STILL BUSY	
214	WR207	0x7905	IOW	#0x01	I2C_CTL	** SET INTCONA TO INTCON_PREVPIN **	
215			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
216			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
217	WR207_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
218			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
219			0xDFFE	BNZ	WR207_1			LOOP BACK IF STILL BUSY	
21a			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
21b			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
21c			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
21d	WR207_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
21e			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
21f			0xDFFE	BNZ	WR207_2			LOOP BACK IF STILL BUSY	
220			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
221			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
222			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
223			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
224	WR207_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
225			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
226			0xDFFE	BNZ	WR207_3			LOOP BACK IF STILL BUSY	
227	WR208	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONA TO DISABLE SEQ **	
228			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
229			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
22a	WR208_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
22b			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
22c			0xDFFE	BNZ	WR208_1			LOOP BACK IF STILL BUSY	
22d			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
22e			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
22f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
230	WR208_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
231			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
232			0xDFFE	BNZ	WR208_2			LOOP BACK IF STILL BUSY	
233			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
234			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
235			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
236			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
237	WR208_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
238			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
239			0xDFFE	BNZ	WR208_3			LOOP BACK IF STILL BUSY	
23a	WR209	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONB TO DISABLE SEQ **	
23b			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
23c			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
23d	WR209_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
23e			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
23f			0xDFFE	BNZ	WR209_1			LOOP BACK IF STILL BUSY	
240			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
241			0x210B	LRI	Reg1	0x0B	LOAD MCP REGISTER NUMBER TO CPU REG1	
242			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
243	WR209_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
244			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
245			0xDFFE	BNZ	WR209_2			LOOP BACK IF STILL BUSY	
246			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
247			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
248			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
249			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
24a	WR209_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
24b			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
24c			0xDFFE	BNZ	WR209_3			LOOP BACK IF STILL BUSY	
24d	WR210	0x7905	IOW	#0x01	I2C_CTL	** SET GPPUA TO PULLUPS **	
24e			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
24f			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
250	WR210_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
251			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
252			0xDFFE	BNZ	WR210_1			LOOP BACK IF STILL BUSY	
253			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
254			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
255			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
256	WR210_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
257			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
258			0xDFFE	BNZ	WR210_2			LOOP BACK IF STILL BUSY	
259			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
25a			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
25b			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
25c			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
25d	WR210_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
25e			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
25f			0xDFFE	BNZ	WR210_3			LOOP BACK IF STILL BUSY	
260	WR211	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB TO 0X0F **	
261			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
262			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
263	WR211_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
264			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
265			0xDFFE	BNZ	WR211_1			LOOP BACK IF STILL BUSY	
266			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
267			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
268			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
269	WR211_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
26a			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
26b			0xDFFE	BNZ	WR211_2			LOOP BACK IF STILL BUSY	
26c			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
26d			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
26e			0x210F	LRI	Reg1	0X0F	WRITE DATA TO REG	
26f			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
270	WR211_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
271			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
272			0xDFFE	BNZ	WR211_3			LOOP BACK IF STILL BUSY	
273	WR301	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRA TO ALL_INS **	
274			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
275			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
276	WR301_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
277			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
278			0xDFFE	BNZ	WR301_1			LOOP BACK IF STILL BUSY	
279			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
27a			0x2100	LRI	Reg1	0X00	LOAD MCP REGISTER NUMBER TO CPU REG1	
27b			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
27c	WR301_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
27d			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
27e			0xDFFE	BNZ	WR301_2			LOOP BACK IF STILL BUSY	
27f			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
280			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
281			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
282			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
283	WR301_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
284			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
285			0xDFFE	BNZ	WR301_3			LOOP BACK IF STILL BUSY	
286	WR302	0x7905	IOW	#0x01	I2C_CTL	** SET IODIRB TO ALL_OUTS **	
287			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
288			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
289	WR302_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
28a			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
28b			0xDFFE	BNZ	WR302_1			LOOP BACK IF STILL BUSY	
28c			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
28d			0x2101	LRI	Reg1	0X01	LOAD MCP REGISTER NUMBER TO CPU REG1	
28e			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
28f	WR302_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
290			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
291			0xDFFE	BNZ	WR302_2			LOOP BACK IF STILL BUSY	
292			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
293			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
294			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
295			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
296	WR302_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
297			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
298			0xDFFE	BNZ	WR302_3			LOOP BACK IF STILL BUSY	
299	WR303	0x7905	IOW	#0x01	I2C_CTL	** SET IPOLA TO INVERTED **	
29a			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
29b			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
29c	WR303_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
29d			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
29e			0xDFFE	BNZ	WR303_1			LOOP BACK IF STILL BUSY	
29f			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2a0			0x2102	LRI	Reg1	0X02	LOAD MCP REGISTER NUMBER TO CPU REG1	
2a1			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2a2	WR303_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2a3			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2a4			0xDFFE	BNZ	WR303_2			LOOP BACK IF STILL BUSY	
2a5			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2a6			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2a7			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
2a8			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2a9	WR303_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2aa			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2ab			0xDFFE	BNZ	WR303_3			LOOP BACK IF STILL BUSY	
2ac	WR304	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENA TO ENABLED **	
2ad			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2ae			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2af	WR304_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2b0			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2b1			0xDFFE	BNZ	WR304_1			LOOP BACK IF STILL BUSY	
2b2			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2b3			0x2104	LRI	Reg1	0x04	LOAD MCP REGISTER NUMBER TO CPU REG1	
2b4			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2b5	WR304_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2b6			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2b7			0xDFFE	BNZ	WR304_2			LOOP BACK IF STILL BUSY	
2b8			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2b9			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2ba			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
2bb			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2bc	WR304_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2bd			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2be			0xDFFE	BNZ	WR304_3			LOOP BACK IF STILL BUSY	
2bf	WR305	0x7905	IOW	#0x01	I2C_CTL	** SET GPINTENB TO DISABLED **	
2c0			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2c1			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2c2	WR305_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2c3			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2c4			0xDFFE	BNZ	WR305_1			LOOP BACK IF STILL BUSY	
2c5			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2c6			0x2105	LRI	Reg1	0x05	LOAD MCP REGISTER NUMBER TO CPU REG1	
2c7			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2c8	WR305_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2c9			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2ca			0xDFFE	BNZ	WR305_2			LOOP BACK IF STILL BUSY	
2cb			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2cc			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2cd			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
2ce			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2cf	WR305_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2d0			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2d1			0xDFFE	BNZ	WR305_3			LOOP BACK IF STILL BUSY	
2d2	WR306	0x7905	IOW	#0x01	I2C_CTL	** SET DEFVALA TO 0X00 **	
2d3			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2d4			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2d5	WR306_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2d6			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2d7			0xDFFE	BNZ	WR306_1			LOOP BACK IF STILL BUSY	
2d8			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2d9			0x2106	LRI	Reg1	0X06	LOAD MCP REGISTER NUMBER TO CPU REG1	
2da			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2db	WR306_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2dc			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2dd			0xDFFE	BNZ	WR306_2			LOOP BACK IF STILL BUSY	
2de			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2df			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2e0			0x2100	LRI	Reg1	0X00	WRITE DATA TO REG	
2e1			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2e2	WR306_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2e3			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2e4			0xDFFE	BNZ	WR306_3			LOOP BACK IF STILL BUSY	
2e5	WR307	0x7905	IOW	#0x01	I2C_CTL	** SET INTCONA TO INTCON_PREVPIN **	
2e6			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2e7			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2e8	WR307_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2e9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2ea			0xDFFE	BNZ	WR307_1			LOOP BACK IF STILL BUSY	
2eb			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2ec			0x2108	LRI	Reg1	0x08	LOAD MCP REGISTER NUMBER TO CPU REG1	
2ed			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2ee	WR307_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2ef			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2f0			0xDFFE	BNZ	WR307_2			LOOP BACK IF STILL BUSY	
2f1			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
2f2			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
2f3			0x2100	LRI	Reg1	0x00	WRITE DATA TO REG	
2f4			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
2f5	WR307_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2f6			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
2f7			0xDFFE	BNZ	WR307_3			LOOP BACK IF STILL BUSY	
2f8	WR308	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONA TO DISABLE SEQ **	
2f9			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
2fa			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
2fb	WR308_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
2fc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
2fd			0xDFFE	BNZ	WR308_1			LOOP BACK IF STILL BUSY	
2fe			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
2ff			0x210A	LRI	Reg1	0x0A	LOAD MCP REGISTER NUMBER TO CPU REG1	
300			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
301	WR308_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
302			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
303			0xDFFE	BNZ	WR308_2			LOOP BACK IF STILL BUSY	
304			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
305			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
306			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
307			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
308	WR308_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
309			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
30a			0xDFFE	BNZ	WR308_3			LOOP BACK IF STILL BUSY	
30b	WR309	0x7905	IOW	#0x01	I2C_CTL	** SET IOCONB TO DISABLE SEQ **	
30c			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
30d			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
30e	WR309_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
30f			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
310			0xDFFE	BNZ	WR309_1			LOOP BACK IF STILL BUSY	
311			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
312			0x210B	LRI	Reg1	0x0B	LOAD MCP REGISTER NUMBER TO CPU REG1	
313			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
314	WR309_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
315			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
316			0xDFFE	BNZ	WR309_2			LOOP BACK IF STILL BUSY	
317			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
318			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
319			0x2104	LRI	Reg1	0x04	WRITE DATA TO REG	
31a			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
31b	WR309_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
31c			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
31d			0xDFFE	BNZ	WR309_3			LOOP BACK IF STILL BUSY	
31e	WR310	0x7905	IOW	#0x01	I2C_CTL	** SET GPPUA TO PULLUPS **	
31f			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
320			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
321	WR310_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
322			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
323			0xDFFE	BNZ	WR310_1			LOOP BACK IF STILL BUSY	
324			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
325			0x210C	LRI	Reg1	0X0C	LOAD MCP REGISTER NUMBER TO CPU REG1	
326			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
327	WR310_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
328			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
329			0xDFFE	BNZ	WR310_2			LOOP BACK IF STILL BUSY	
32a			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
32b			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
32c			0x21FF	LRI	Reg1	0XFF	WRITE DATA TO REG	
32d			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
32e	WR310_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
32f			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
330			0xDFFE	BNZ	WR310_3			LOOP BACK IF STILL BUSY	
331	WR311	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB TO 0XF0 **	
332			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
333			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
334	WR311_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
335			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
336			0xDFFE	BNZ	WR311_1			LOOP BACK IF STILL BUSY	
337			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
338			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
339			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
33a	WR311_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
33b			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
33c			0xDFFE	BNZ	WR311_2			LOOP BACK IF STILL BUSY	
33d			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
33e			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
33f			0x21F0	LRI	Reg1	0XF0	WRITE DATA TO REG	
340			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
341	WR311_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
342			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
343			0xDFFE	BNZ	WR311_3			LOOP BACK IF STILL BUSY	
344	RD400	0x7905	IOW	#0x01	I2C_CTL	** READ GPIOA INTO R6 **	
345			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
346			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
347	RD400_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
348			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
349			0xDFFE	BNZ	RD400_1			LOOP BACK IF STILL BUSY	
34a			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
34b			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
34c			0x2112	LRI	Reg1	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
34d			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
34e	RD400_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
34f			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
350			0xDFFE	BNZ	RD400_2			LOOP BACK IF STILL BUSY	
351			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
352			0x2049	LRI	Reg0	0X49	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
353			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
354	RD400_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
355			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
356			0xDFFE	BNZ	RD400_3			LOOP BACK IF STILL BUSY	
357			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
358	RD400_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
359			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
35a			0xDFFE	BNZ	RD400_4			LOOP BACK IF STILL BUSY	
35b			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO MCP	
35c			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
35d			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
35e	WR401	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB FROM R6 **	
35f			0x2048	LRI	Reg0	0X48	LOAD I2C SLAVE ADDRESS TO CPU REG0	
360			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
361	WR401_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
362			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
363			0xDFFE	BNZ	WR401_1			LOOP BACK IF STILL BUSY	
364			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
365			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
366			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
367	WR401_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
368			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
369			0xDFFE	BNZ	WR401_2			LOOP BACK IF STILL BUSY	
36a			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
36b			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
36c			0x2106	LRI	Reg1	0X06	WRITE DATA TO REG	
36d			0x7604	IOW	Reg6	I2C_DAT	WRITE MCP REGISTER TO MCP	
36e	WR401_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
36f			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
370			0xDFFE	BNZ	WR401_3			LOOP BACK IF STILL BUSY	
371	RD410	0x7905	IOW	#0x01	I2C_CTL	** READ GPIOA INTO R6 **	
372			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
373			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
374	RD410_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
375			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
376			0xDFFE	BNZ	RD410_1			LOOP BACK IF STILL BUSY	
377			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
378			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
379			0x2112	LRI	Reg1	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
37a			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
37b	RD410_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
37c			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
37d			0xDFFE	BNZ	RD410_2			LOOP BACK IF STILL BUSY	
37e			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
37f			0x204B	LRI	Reg0	0X4B	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
380			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
381	RD410_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
382			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
383			0xDFFE	BNZ	RD410_3			LOOP BACK IF STILL BUSY	
384			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
385	RD410_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
386			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
387			0xDFFE	BNZ	RD410_4			LOOP BACK IF STILL BUSY	
388			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO MCP	
389			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
38a			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
38b	WR411	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB FROM R6 **	
38c			0x204A	LRI	Reg0	0X4A	LOAD I2C SLAVE ADDRESS TO CPU REG0	
38d			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
38e	WR411_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
38f			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
390			0xDFFE	BNZ	WR411_1			LOOP BACK IF STILL BUSY	
391			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
392			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
393			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
394	WR411_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
395			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
396			0xDFFE	BNZ	WR411_2			LOOP BACK IF STILL BUSY	
397			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
398			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
399			0x2106	LRI	Reg1	0X06	WRITE DATA TO REG	
39a			0x7604	IOW	Reg6	I2C_DAT	WRITE MCP REGISTER TO MCP	
39b	WR411_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
39c			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
39d			0xDFFE	BNZ	WR411_3			LOOP BACK IF STILL BUSY	
39e	RD420	0x7905	IOW	#0x01	I2C_CTL	** READ GPIOA INTO R6 **	
39f			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3a0			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3a1	RD420_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3a2			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3a3			0xDFFE	BNZ	RD420_1			LOOP BACK IF STILL BUSY	
3a4			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3a5			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
3a6			0x2112	LRI	Reg1	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
3a7			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
3a8	RD420_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3a9			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
3aa			0xDFFE	BNZ	RD420_2			LOOP BACK IF STILL BUSY	
3ab			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
3ac			0x204D	LRI	Reg0	0X4D	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
3ad			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3ae	RD420_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3af			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3b0			0xDFFE	BNZ	RD420_3			LOOP BACK IF STILL BUSY	
3b1			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
3b2	RD420_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3b3			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3b4			0xDFFE	BNZ	RD420_4			LOOP BACK IF STILL BUSY	
3b5			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO MCP	
3b6			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3b7			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
3b8	WR421	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB FROM R6 **	
3b9			0x204C	LRI	Reg0	0X4C	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3ba			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3bb	WR421_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3bc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3bd			0xDFFE	BNZ	WR421_1			LOOP BACK IF STILL BUSY	
3be			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
3bf			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
3c0			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
3c1	WR421_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3c2			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
3c3			0xDFFE	BNZ	WR421_2			LOOP BACK IF STILL BUSY	
3c4			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
3c5			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
3c6			0x2106	LRI	Reg1	0X06	WRITE DATA TO REG	
3c7			0x7604	IOW	Reg6	I2C_DAT	WRITE MCP REGISTER TO MCP	
3c8	WR421_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3c9			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
3ca			0xDFFE	BNZ	WR421_3			LOOP BACK IF STILL BUSY	
3cb	RD430	0x7905	IOW	#0x01	I2C_CTL	** READ GPIOA INTO R6 **	
3cc			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3cd			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3ce	RD430_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3cf			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3d0			0xDFFE	BNZ	RD430_1			LOOP BACK IF STILL BUSY	
3d1			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3d2			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
3d3			0x2112	LRI	Reg1	0X12	LOAD MCP REGISTER NUMBER TO CPU REG1	
3d4			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
3d5	RD430_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3d6			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
3d7			0xDFFE	BNZ	RD430_2			LOOP BACK IF STILL BUSY	
3d8			0x7905	IOW	#0x01	I2C_CTL	ISSUE START COMMAND	
3d9			0x204F	LRI	Reg0	0X4F	LOAD I2C READ SLAVE ADDRESS TO CPU REG0	
3da			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3db	RD430_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3dc			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3dd			0xDFFE	BNZ	RD430_3			LOOP BACK IF STILL BUSY	
3de			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
3df	RD430_4	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3e0			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3e1			0xDFFE	BNZ	RD430_4			LOOP BACK IF STILL BUSY	
3e2			0x6604	IOR	Reg6	I2C_DAT	READ MCP REGISTER TO MCP	
3e3			0x2003	LRI	Reg0	0X03	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3e4			0x7005	IOW	Reg0	I2C_CTL	ISSUE STOP COMMAND	
3e5	WR431	0x7905	IOW	#0x01	I2C_CTL	** SET OLATB FROM R6 **	
3e6			0x204E	LRI	Reg0	0X4E	LOAD I2C SLAVE ADDRESS TO CPU REG0	
3e7			0x7004	IOW	Reg0	I2C_DAT	WRITE SLAVE ADDRESS TO CMD REG	
3e8	WR431_1	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3e9			0x8701	ARI	Reg7	0X01	MASK BUSY BIT	
3ea			0xDFFE	BNZ	WR431_1			LOOP BACK IF STILL BUSY	
3eb			0x7805	IOW	#0x00	I2C_CTL	ISSUE IDLE COMMAND	
3ec			0x2115	LRI	Reg1	0X15	LOAD MCP REGISTER NUMBER TO CPU REG1	
3ed			0x7104	IOW	Reg1	I2C_DAT	WRITE MCP REGISTER TO MCP	
3ee	WR431_2	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3ef			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
3f0			0xDFFE	BNZ	WR431_2			LOOP BACK IF STILL BUSY	
3f1			0x2103	LRI	Reg1	0X03	STOP COMMAND VALUE	
3f2			0x7105	IOW	Reg1	I2C_CTL	ISSUE STOP COMMAND	
3f3			0x2106	LRI	Reg1	0X06	WRITE DATA TO REG	
3f4			0x7604	IOW	Reg6	I2C_DAT	WRITE MCP REGISTER TO MCP	
3f5	WR431_3	0x6705	IOR	Reg7	I2C_STA	POLL I2C STATUS BUSY	
3f6			0x8701	ARI	Reg7	0X01	MASK BUSY BUT	
3f7			0xDFFE	BNZ	WR431_3			LOOP BACK IF STILL BUSY	
3f8			0xE344	JMP	RD400					
