This constraint file corresponds to the Basys3 FPGA board. The timing constraints are also added for the complete Timing verification of the circuit.
