                                                                            Si8460/61/62/63
L O W P O W E R S I X - C H A N N E L D I G I TA L I S O L A T O R
Features
   High-speed operation                    Up to 2500 VRMS isolation
    DC    to 150 Mbps                60-year life at rated working
 No start-up initialization required   voltage
 Wide Operating Supply Voltage:  Precise timing (typical)
  2.70–5.5 V                            <10 ns worst case
 Wide Operating Supply Voltage:        1.5 ns pulse width distortion
  2.70–5.5V
  5 V Operation:  N
 Ultra low power (typical)
                    ot
  < 1.6 mA per channel at 1 Mbps
                                        0.5 ns channel-channel skew
                                        2 ns propagation delay skew
                                        6 ns minimum pulse width
                                       Transient Immunity 25 kV/µs                 Ordering Information:
  < 6 mA per channel at 100 Mbps  Wide temperature range
                fo R
                                                                                        See page 28.
  2.70 V Operation:                     –40 to 125 °C at 150 Mbps
  < 1.4 mA per channel at 1 Mbps     RoHS-compliant packages

    <
                  r N ec
          4 mA per channel at 100 Mbps
    High electromagnetic immunity
                                             SOIC-16   narrow body
                       e w om
Applications
 Industrial automation systems           Isolated ADC, DAC
 Hybrid electric vehicles
                              m
 Isolated switch mode supplies
                          D e
                                          Motor control
                                          Power inverters
                                          Communications systems
Safety Regulatory Approvals
   UL 1577 recognized
                           e s nd           VDE certification conformity
    Up
                              ig e
           to 2500 VRMS for 1 minute         IEC60747-5-2
                                ns d
   CSA component notice 5A                    (VDE0884 Part 2)
    approval
    IEC  60950-1, 61010-1
      (reinforced insulation)
Description
Silicon Lab's family of ultra-low-power digital isolators are CMOS
devices offering substantial data rate, propagation delay, power, size,
reliability, and external BOM advantages when compared to legacy
isolation technologies. The operating parameters of these products
remain stable across wide temperature ranges throughout their
service life. For ease of design, only VDD bypass capacitors are
required.
Data rates up to 150 Mbps are supported, and all devices achieve
worst-case propagation delays of less than 10 ns. All products are
safety certified by UL, CSA, and VDE and support withstand voltages
of up to 2.5 kVrms. These devices are available in a 16-pin narrow-
body SOIC package.
Rev. 1.6 4/18                            Copyright © 2018 by Silicon Laboratories                  Si8460/61/62/63


                                                                                             Si8460/61/62/63
TABLE O F C ONTENTS
Section                                                                                                                       Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
     2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
     2.2. Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
     2.3. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
     2.4. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
                  N
     2.5. Typical Performance Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3. Errata and Design Migration Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
                    ot
     3.1. Power Supply Bypass Capacitors (Revision A and Revision B) . . . . . . . . . . . . . . . . 26
     3.2. Latch Up Immunity (Revision A Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
                fo R
4. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
5. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
                  r N ec
6. Package Outline: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
7. Land Pattern: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
                       e w om
8. Top Marking: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
     8.1. 16-Pin Narrow Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
     8.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
                          D e m
                           e s nd
                              ig e
                                ns d
                                                               Rev. 1.6                                                               2


                                                                                 Si8460/61/62/63
1. Electrical Specifications
Table 1. Recommended Operating Conditions
                Parameter                 Symbol        Test Condition          Min        Typ         Max      Unit
Ambient Operating Temperature*               TA      150 Mbps, 15 pF, 5 V       –40         25         125       °C
Supply Voltage                              VDD1                               2.70         —          5.5        V
                                            VDD2                               2.70         —          5.5        V
*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels,
      and supply voltage.
               N
Table 2. Absolute Maximum Ratings1
                 ot    Parameter                               Symbol          Min         Typ        Max       Unit
                      2
Storage Temperature                                               TSTG         –65          —          150       °C
             fo R
Ambient Temperature Under Bias                                     TA          –40          —          125       °C
               r N ec
Supply Voltage (Revision A)
Supply Voltage (Revision B)3
                              3
                                                             VDD1, VDD2
                                                             VDD1, VDD2
                                                                               –0.5
                                                                               –0.5
                                                                                            —
                                                                                            —
                                                                                                      5.75
                                                                                                       6.0
                                                                                                                 V
                                                                                                                 V
Input Voltage
Output Voltage
                    e w om                                         VI
                                                                  VO
                                                                               –0.5
                                                                               –0.5
                                                                                            —
                                                                                            —
                                                                                                   VDD + 0.5
                                                                                                   VDD + 0.5
                                                                                                                 V
                                                                                                                 V
                       D e m
Output Current Drive Channel
Lead Solder Temperature (10 s)
Maximum Isolation Voltage (1 s)
                                                                   IO           —
                                                                                —
                                                                                —
                                                                                            —
                                                                                            —
                                                                                            —
                                                                                                       10
                                                                                                       260
                                                                                                      3600
                                                                                                                mA
                                                                                                                 °C
                                                                                                               VRMS
Notes:
                        e s nd
   1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be
                           ig e
       restricted to conditions as specified in the operational sections of this data sheet.
   2. VDE certifies storage temperature from –40 to 150 °C.
                             ns d
   3. See "5. Ordering Guide" on page 28 for more information.
                                                       Rev. 1.6                                                        3


Si8460/61/62/63
Table 3. Electrical Characteristics
(VDD1 = 5 V±10%, VDD2 = 5 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
           Parameter                  Symbol        Test Condition               Min              Typ          Max       Unit
High Level Input Voltage                VIH                                       2.0              —            —          V
Low Level Input Voltage                  VIL                                      —                —           0.8         V
High Level Output Voltage               VOH           loh = –4 mA         VDD1,VDD2 – 0.4          4.8          —          V
Low Level Output Voltage                VOL            lol = 4 mA                 —                0.2         0.4         V
Input Leakage Current                    IL                                       —                —           ±10        µA
Output Impedance     1
                                         ZO                                       —                85           —          
Si8460Ax, Bx
VDD1
VDD2
                N ot
                                    DC Supply Current (All inputs 0 V or at Supply)
                                                    All inputs 0 DC
                                                    All inputs 0 DC
                                                                                  —
                                                                                  —
                                                                                                   1.7
                                                                                                   3.3
                                                                                                               2.6
                                                                                                               5.0        mA
VDD1                                                All inputs 1 DC               —                7.7         11.6
VDD2
              fo R                                  All inputs 1 DC               —                3.5         5.3
                r N ec
Si8461Ax, Bx
VDD1                                                All inputs 0 DC               —                2.1          3.2
VDD2                                                All inputs 0 DC               —                3.4          5.1       mA
                     e w om
VDD1                                                All inputs 1 DC               —                7.1         10.7
VDD2                                                All inputs 1 DC               —                4.5          6.8
Si8462Ax, Bx
VDD1                                                All inputs 0 DC               —                2.5         3.8
VDD2
VDD1
VDD2
                        D e m                       All inputs 0 DC
                                                    All inputs 1 DC
                                                    All inputs 1 DC
                                                                                  —
                                                                                  —
                                                                                  —
                                                                                                   3.0
                                                                                                   6.5
                                                                                                   5.0
                                                                                                               4.5
                                                                                                               9.8
                                                                                                               8.3
                                                                                                                          mA
Si8463Ax, Bx
VDD1
VDD2
                         e s nd                     All inputs 0 DC
                                                    All inputs 0 DC
                                                                                  —
                                                                                  —
                                                                                                   2.8
                                                                                                   2.8
                                                                                                               4.2
                                                                                                               4.2        mA
VDD1
                            ig e                    All inputs 1 DC               —                6.0         9.0
                              ns d
VDD2                                                All inputs 1 DC               —                6.0         9.0
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
4                                                          Rev. 1.6


                                                                                       Si8460/61/62/63
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V±10%, VDD2 = 5 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
           Parameter                  Symbol        Test Condition               Min              Typ          Max       Unit
              1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
Si8460Ax, Bx
VDD1                                                                              —                4.7         7.1        mA
VDD2                                                                              —                4.0         6.0
Si8461Ax, Bx
VDD1                                                                              —                4.7         7.1        mA
VDD2                                                                              —                4.5         6.8
Si8462Ax, Bx
VDD1
VDD2
Si8463Ax, Bx
                N ot
                                                                                  —
                                                                                  —
                                                                                                   4.7
                                                                                                   4.3
                                                                                                               7.1
                                                                                                               6.5
                                                                                                                          mA
VDD1                                                                              —                4.7         7.1        mA
VDD2
              fo R                                                                —
               10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
                                                                                                   4.7         7.1
Si8460Bx
VDD1
                r N ec                                                            —                4.7         7.1        mA
                     e w om
VDD2                                                                              —                5.5         7.7
Si8461Bx
VDD1                                                                              —                5.0         7.2        mA
VDD2                                                                              —                5.7          8
Si8462Bx
VDD1
VDD2
                        D e m                                                     —
                                                                                  —
                                                                                                   5.2
                                                                                                   5.4
                                                                                                               7.3
                                                                                                               7.6
                                                                                                                          mA
Si8463Bx
VDD1                     e s nd                                                   —                5.5         7.7        mA
                            ig e
VDD2                                                                              —                5.5         7.7
Notes:
                              ns d
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
                                                           Rev. 1.6                                                               5


Si8460/61/62/63
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V±10%, VDD2 = 5 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
           Parameter                  Symbol        Test Condition               Min              Typ          Max       Unit
             100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
Si8460Bx
VDD1                                                                              —                5.0         7.5        mA
VDD2                                                                              —               28.8         36
Si8461Bx
VDD1                                                                              —                9.0         11.3       mA
VDD2                                                                              —                25           30
Si8462Bx
VDD1
VDD2
Si8463Bx
                N ot
                                                                                  —
                                                                                  —
                                                                                                  13.3
                                                                                                  20.8
                                                                                                               16.6
                                                                                                                26
                                                                                                                          mA
VDD1                                                                              —               17.2         21.5       mA
VDD2
              fo R                                Timing Characteristics
                                                                                  —               17.2         21.5
Si846xAx
                r N ec
Maximum Data Rate                                                                  0               —           1.0       Mbps
                     e w om
Minimum Pulse Width                                                               —                —           250        ns
Propagation Delay                    tPHL, tPLH      See Figure 1                 —                —            35        ns
Pulse Width Distortion                 PWD           See Figure 1                 —                —            25        ns
|tPLH - tPHL|
Propagation Delay Skew2
Channel-Channel Skew    D e m        tPSK(P-P)
                                        tPSK
                                                                                  —
                                                                                  —
                                                                                                   —
                                                                                                   —
                                                                                                                40
                                                                                                                35
                                                                                                                          ns
                                                                                                                          ns
Si846xBx
Maximum Data Rate        e s nd                                                    0               —           150       Mbps
Minimum Pulse Width
                            ig e                                                  —                —           6.0        ns
Propagation Delay
Pulse Width Distortion
|tPLH - tPHL|
Propagation Delay Skew2
                              ns d   tPHL, tPLH
                                       PWD
                                     tPSK(P-P)
                                                     See Figure 1
                                                     See Figure 1
                                                                                  3.0
                                                                                  —
                                                                                  —
                                                                                                   6.0
                                                                                                   1.5
                                                                                                   2.0
                                                                                                               9.5
                                                                                                               2.5
                                                                                                               3.0
                                                                                                                          ns
                                                                                                                          ns
                                                                                                                          ns
Channel-Channel Skew                    tPSK                                      —                0.5         1.8        ns
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
6                                                          Rev. 1.6


                                                                                       Si8460/61/62/63
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V±10%, VDD2 = 5 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
           Parameter                  Symbol        Test Condition               Min              Typ          Max       Unit
All Models
Output Rise Time                            tr        CL = 15 pF                  —                3.8         5.0        ns
                                                     See Figure 1
Output Fall Time                            tf        CL = 15 pF                  —                2.8         3.7        ns
                                                     See Figure 1
Common Mode Transient                  CMTI         VI = VDD or 0 V               —                25           —       kV/µs
Immunity
Start-up Time3
Notes:
                N ot
                                           tSU                                    —                15           40
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
                                                                                                                          µs
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
              fo R
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
                r N ec
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
                     e w om
             Typical
             Input
                       1.4 V
                        D e m      tPLH
                         e s nd                          tPHL
                       1.4 V
                            ig e     90%          90%
                              ns d
                                     10%          10%
            Typical
            Output
                                      tr                    tf
                                           Figure 1. Propagation Delay Timing
                                                           Rev. 1.6                                                               7


Si8460/61/62/63
Table 4. Electrical Characteristics
(VDD1 = 3.3 V±10%, VDD2 = 3.3 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
High Level Input Voltage                   VIH                                  2.0             —           —          V
Low Level Input Voltage                    VIL                                  —               —           0.8        V
High Level Output Voltage                 VOH          loh = –4 mA       VDD1,VDD2 – 0.4        3.1         —          V
Low Level Output Voltage                   VOL          lol = 4 mA              —               0.2         0.4        V
Input Leakage Current                       IL                                  —               —           ±10       µA
Output Impedance    1
                                           ZO                                   —               85          —          
Si8460Ax, Bx
VDD1
VDD2
                N ot
                                   DC Supply Current (All inputs 0 V or at supply)
                                                     All inputs 0 DC
                                                     All inputs 0 DC
                                                                                —
                                                                                —
                                                                                                1.7
                                                                                                3.3
                                                                                                            2.6
                                                                                                            5.0       mA
VDD1                                                 All inputs 1 DC            —               7.7        11.6
VDD2
              fo R                                   All inputs 1 DC            —               3.5         5.3
                r N ec
Si8461Ax, Bx
VDD1                                                 All inputs 0 DC            —               2.1        3.2
VDD2                                                 All inputs 0 DC            —               3.4        5.1        mA
                     e w om
VDD1                                                 All inputs 1 DC            —               7.1        10.7
VDD2                                                 All inputs 1 DC            —               4.5        6.8
Si8462Ax, Bx
VDD1                                                 All inputs 0 DC            —               2.5         3.8
VDD2
VDD1
VDD2
                        D e m                        All inputs 0 DC
                                                     All inputs 1 DC
                                                     All inputs 1 DC
                                                                                —
                                                                                —
                                                                                —
                                                                                                3.0
                                                                                                6.5
                                                                                                5.0
                                                                                                            4.5
                                                                                                            9.8
                                                                                                            8.3
                                                                                                                      mA
Si8463Ax, Bx
VDD1
VDD2
                         e s nd                      All inputs 0 DC
                                                     All inputs 0 DC
                                                                                —
                                                                                —
                                                                                                2.8
                                                                                                2.8
                                                                                                            4.2
                                                                                                            4.2       mA
VDD1
                            ig e                     All inputs 1 DC            —               6.0         9.0
                              ns d
VDD2                                                 All inputs 1 DC            —               6.0         9.0
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
8                                                        Rev. 1.6


                                                                                      Si8460/61/62/63
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V±10%, VDD2 = 3.3 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
              1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
Si8460Ax, Bx
VDD1                                                                            —               4.7         7.1       mA
VDD2                                                                            —               4.0         6.0
Si8461Ax, Bx
VDD1                                                                            —               4.7         7.1       mA
VDD2                                                                            —               4.5         6.8
Si8462Ax, Bx
VDD1
VDD2
Si8463Ax, Bx
                N ot
                                                                                —
                                                                                —
                                                                                                4.7
                                                                                                4.3
                                                                                                            7.1
                                                                                                            6.5
                                                                                                                      mA
VDD1                                                                            —               4.7         7.1       mA
VDD2
              fo R                                                              —
              10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
                                                                                                4.7         7.1
Si8460Bx
VDD1
                r N ec                                                          —               4.7         7.1       mA
                     e w om
VDD2                                                                            —               5.5         7.7
Si8461Bx
VDD1                                                                            —               5.0         7.2       mA
VDD2                                                                            —               5.7         8.0
Si8462Bx
VDD1
VDD2
                        D e m                                                   —
                                                                                —
                                                                                                5.2
                                                                                                5.4
                                                                                                            7.3
                                                                                                            7.6
                                                                                                                      mA
Si8463Bx
VDD1                     e s nd                                                 —               5.5         7.7       mA
                            ig e
VDD2                                                                            —               5.5         7.7
Notes:
                              ns d
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
                                                         Rev. 1.6                                                           9


Si8460/61/62/63
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V±10%, VDD2 = 3.3 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
             100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
Si8460Bx
VDD1                                                                            —               4.8         7.2       mA
VDD2                                                                            —               20          25
Si8461Bx
VDD1                                                                            —              7.4         9.3        mA
VDD2                                                                            —              17.7        22.1
Si8462Bx
VDD1
VDD2
Si8463Bx
                N ot
                                                                                —
                                                                                —
                                                                                               10.2
                                                                                                15
                                                                                                           12.8
                                                                                                           18.8
                                                                                                                      mA
VDD1                                                                            —              12.7        15.9       mA
VDD2
              fo R                               Timing Characteristics
                                                                                —              12.7        15.9
Si846xAx
                r N ec
Maximum Data Rate                                                                0              —           1.0      Mbps
                     e w om
Minimum Pulse Width                                                             —               —           250       ns
Propagation Delay                       tPHL,tPLH     See Figure 1              —               —           35        ns
Pulse Width Distortion                    PWD         See Figure 1              —               —           25        ns
|tPLH - tPHL|
Propagation Delay Skew2
Channel-Channel Skew
                        D e m           tPSK(P-P)
                                          tPSK
                                                                                —
                                                                                —
                                                                                                —
                                                                                                —
                                                                                                            40
                                                                                                            35
                                                                                                                      ns
                                                                                                                      ns
Si846xBx
Maximum Data Rate        e s nd                                                  0              —           150      Mbps
Minimum Pulse Width
                            ig e                                                —               —           6.0        ns
                              ns d
Propagation Delay                      tPHL, tPLH     See Figure 1              3.0             6.0         9.5       ns
Pulse Width Distortion                    PWD         See Figure 1              —               1.5         2.5       ns
|tPLH - tPHL|
Propagation Delay Skew2                 tPSK(P-P)                               —               2.0         3.0       ns
Channel-Channel Skew                      tPSK                                  —               0.5         1.8       ns
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
10                                                       Rev. 1.6


                                                                                      Si8460/61/62/63
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V±10%, VDD2 = 3.3 V±10%, TA = –40 to 125 °C; applies to narrow-body SOIC package)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
All Models
Output Rise Time                            tr         CL = 15 pF               —               4.3         6.1       ns
                                                      See Figure 1
Output Fall Time                            tf         CL = 15 pF               —               3.0         4.3       ns
                                                      See Figure 1
Common Mode Transient                     CMTI       VI = VDD or 0 V            —               25          —        kV/µs
Immunity
Start-up Time3                             tSU                                  —               15          40        µs
Notes:
                N
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
                  ot
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
              fo R
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
                r N ec
   3. Start-up time is the time period from the application of power to valid data at the output.
                     e w om
                        D e m
                         e s nd
                            ig e
                              ns d
                                                         Rev. 1.6                                                          11


Si8460/61/62/63
Table 5. Electrical Characteristics1
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C; applies to narrow-body SOIC package)
            Parameter                   Symbol        Test Condition              Min              Typ         Max       Unit
High Level Input Voltage                   VIH                                     2.0              —           —          V
Low Level Input Voltage                    VIL                                     —                —           0.8        V
High Level Output Voltage                 VOH           loh = –4 mA        VDD1,VDD2 – 0.4         2.3          —          V
Low Level Output Voltage                   VOL           lol = 4 mA                —               0.2          0.4        V
Input Leakage Current                       IL                                     —                —          ±10        µA
Output Impedance    2
                                           ZO                                      —               85           —          
Si8460Ax, Bx
VDD1
VDD2
                N ot
                                    DC Supply Current (All inputs 0 V or at supply)
                                                       All inputs 0 DC
                                                       All inputs 0 DC
                                                                                   —
                                                                                   —
                                                                                                   1.7
                                                                                                   3.3
                                                                                                                2.6
                                                                                                                5.0       mA
VDD1
VDD2
              fo R                                     All inputs 1 DC
                                                       All inputs 1 DC
                                                                                   —
                                                                                   —
                                                                                                   7.7
                                                                                                   3.5
                                                                                                               11.6
                                                                                                                5.3
Si8461Ax, Bx
VDD1
VDD2            r N ec                                 All inputs 0 DC
                                                       All inputs 0 DC
                                                                                   —
                                                                                   —
                                                                                                   2.1
                                                                                                   3.4
                                                                                                               3.2
                                                                                                               5.1        mA
                     e w om
VDD1                                                   All inputs 1 DC             —               7.1         10.7
VDD2                                                   All inputs 1 DC             —               4.5         6.8
Si8462Ax, Bx
VDD1
VDD2
VDD1
VDD2
                        D e m                          All inputs 0 DC
                                                       All inputs 0 DC
                                                       All inputs 1 DC
                                                       All inputs 1 DC
                                                                                   —
                                                                                   —
                                                                                   —
                                                                                   —
                                                                                                   2.5
                                                                                                   3.0
                                                                                                   6.5
                                                                                                   5.0
                                                                                                                3.8
                                                                                                                4.5
                                                                                                                9.8
                                                                                                                8.3
                                                                                                                          mA
Si8463Ax, Bx
VDD1                     e s nd                        All inputs 0 DC             —               2.8          4.2
VDD2
VDD1
                            ig e                       All inputs 0 DC
                                                       All inputs 1 DC
                                                                                   —
                                                                                   —
                                                                                                   2.8
                                                                                                   6.0
                                                                                                                4.2
                                                                                                                9.0
                                                                                                                          mA
VDD2
Notes:
                              ns d                     All inputs 1 DC             —               6.0          9.0
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the
       same supply voltages, load, and ambient temperature.
   4. Start-up time is the time period from the application of power to valid data at the output.
12                                                         Rev. 1.6


                                                                                        Si8460/61/62/63
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C; applies to narrow-body SOIC package)
            Parameter                   Symbol        Test Condition              Min              Typ         Max       Unit
               1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
Si8460Ax, Bx
VDD1                                                                               —               4.7          7.1       mA
VDD2                                                                               —               4.0          6.0
Si8461Ax, Bx
VDD1                                                                               —               4.7          7.1       mA
VDD2                                                                               —               4.5          6.8
Si8462Ax, Bx
VDD1
VDD2
Si8463Ax, Bx
                N ot
                                                                                   —
                                                                                   —
                                                                                                   4.7
                                                                                                   4.3
                                                                                                                7.1
                                                                                                                6.5
                                                                                                                          mA
VDD1                                                                               —               4.7          7.1       mA
VDD2
              fo R                                                                 —
               10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
                                                                                                   4.7          7.1
Si8460Bx
VDD1            r N ec                                                             —               4.7          7.1       mA
                     e w om
VDD2                                                                               —               5.5          7.7
Si8461Bx
VDD1                                                                               —               5.0          7.2       mA
VDD2                                                                               —               5.7          8.0
Si8462Bx
VDD1
VDD2                    D e m                                                      —
                                                                                   —
                                                                                                   5.2
                                                                                                   5.4
                                                                                                                7.3
                                                                                                                7.6
                                                                                                                          mA
Si8463Bx
VDD1                     e s nd                                                    —               5.5          7.7       mA
VDD2
Notes:
                            ig e                                                   —               5.5          7.7
                              ns d
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the
       same supply voltages, load, and ambient temperature.
   4. Start-up time is the time period from the application of power to valid data at the output.
                                                           Rev. 1.6                                                          13


Si8460/61/62/63
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C; applies to narrow-body SOIC package)
            Parameter                   Symbol         Test Condition             Min              Typ         Max       Unit
              100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
Si8460Bx
VDD1                                                                               —              4.8          7.2        mA
VDD2                                                                               —              15.8         19.8
Si8461Bx
VDD1                                                                               —              6.7          8.4        mA
VDD2                                                                               —              14.2         17.8
Si8462Bx
VDD1
VDD2
Si8463Bx
                N ot
                                                                                   —
                                                                                   —
                                                                                                  8.7
                                                                                                  12.2
                                                                                                               10.9
                                                                                                               15.3
                                                                                                                          mA
VDD1                                                                               —              10.5         13.1       mA
VDD2
              fo R                                  Timing Characteristics
                                                                                   —              10.5         13.1
Si846xAx
                r N ec
Maximum Data Rate                                                                   0               —           1.0      Mbps
                     e w om
Minimum Pulse Width                                                                —                —          250        ns
Propagation Delay                       tPHL,tPLH       See Figure 1               —                —           35        ns
Pulse Width Distortion                    PWD           See Figure 1               —                —           25        ns
|tPLH - tPHL|
Propagation Delay Skew3
Channel-Channel Skew    D e m           tPSK(P-P)
                                          tPSK
                                                                                   —
                                                                                   —
                                                                                                    —
                                                                                                    —
                                                                                                                40
                                                                                                                35
                                                                                                                          ns
                                                                                                                          ns
Si846xBx
Maximum Data Rate
                         e s nd                                                     0               —          150       Mbps
Minimum Pulse Width
                            ig e                                                   —                —           6.0       ns
Propagation Delay
Pulse Width Distortion
|tPLH - tPHL|
Propagation Delay Skew3
                              ns d     tPHL, tPLH
                                          PWD
                                        tPSK(P-P)
                                                        See Figure 1
                                                        See Figure 1
                                                                                   3.0
                                                                                   —
                                                                                   —
                                                                                                   6.0
                                                                                                   1.5
                                                                                                   2.0
                                                                                                                9.5
                                                                                                                2.5
                                                                                                                3.0
                                                                                                                          ns
                                                                                                                          ns
                                                                                                                          ns
Channel-Channel Skew                      tPSK                                     —               0.5          1.8       ns
Notes:
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the
       same supply voltages, load, and ambient temperature.
   4. Start-up time is the time period from the application of power to valid data at the output.
14                                                         Rev. 1.6


                                                                                        Si8460/61/62/63
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C; applies to narrow-body SOIC package)
            Parameter                   Symbol        Test Condition              Min              Typ         Max       Unit
All Models
Output Rise Time                            tr           CL = 15 pF                —               4.8          6.5       ns
                                                        See Figure 1
Output Fall Time                            tf           CL = 15 pF                —               3.2          4.6       ns
                                                        See Figure 1
Common Mode Transient                     CMTI        VI = VDD or 0 V              —               25           —        kV/µs
Immunity
Start-up Time4
Notes:
                 N ot
                                           tSU                                     —               15           40
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
                                                                                                                          µs
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
               fo R
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
                 r N ec
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the
       same supply voltages, load, and ambient temperature.
                      e w om
   4. Start-up time is the time period from the application of power to valid data at the output.
Table 6. Regulatory Information*
 CSA
                         D e m
 The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
 61010-1: Up to 300 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
                          e s nd
 60950-1: Up to 130 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
 VDE
                             ig e
 The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
 UL
                               ns d
 60747-5-2: Up to 560 Vpeak for basic insulation working voltage.
 The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.
 Rated up to 2500 VRMS isolation voltage for basic insulation.
 *Note: Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec.
       For more information, see "5. Ordering Guide" on page 28.
                                                           Rev. 1.6                                                          15


Si8460/61/62/63
Table 7. Insulation and Safety-Related Specifications
                                                                                                       Value
                       Parameter                              Symbol          Test Condition                            Unit
                                                                                                    NB SOIC-16
Nominal Air Gap (Clearance)1                                   L(IO1)                                 3.9 min           mm
Nominal External Tracking (Creepage)1                          L(IO2)                                 3.9 min           mm
Minimum Internal Gap (Internal Clearance)                                                              0.008            mm
Tracking Resistance                                             PTI              IEC60112                600            VRMS
(Proof Tracking Index)
                N
Erosion Depth                                                   ED                                     0.019            mm
Resistance   (Input-Output)2                                    RIO                                     1012             
Input
                  ot
Capacitance (Input-Output)2
        Capacitance3
                                                                CIO
                                                                 CI
                                                                                 f = 1 MHz               2.0
                                                                                                         4.0
                                                                                                                         pF
                                                                                                                         pF
Notes:
              fo R
                r N ec
   1. The values in this table correspond to the nominal creepage and clearance values as detailed in “6. Package Outline:
       16-Pin Narrow Body SOIC”. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16
       package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the
       clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package.
                     e w om
   2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted
       together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are
       then measured between these two terminals.
   3. Measured from input pin to ground.
                        D e m
Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings
                Parameter
Basic Isolation Group    e s nd               Material Group
                                                                 Test Condition                           Specification
                                                                                                                  I
                            ig e              Rated Mains Voltages < 150 VRMS                                   I-IV
Installation Classification
                              ns d            Rated Mains Voltages < 300 VRMS
                                              Rated Mains Voltages < 400 VRMS
                                              Rated Mains Voltages < 600 VRMS
                                                                                                                I-III
                                                                                                                I-II
                                                                                                                I-II
16                                                        Rev. 1.6


                                                                                       Si8460/61/62/63
Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*
                 Parameter                       Symbol               Test Condition               Characteristic          Unit
Maximum Working Insulation Voltage                VIORM                                                  560          V peak
Input to Output Test Voltage                                            Method b1                                     V peak
                                                   VPR        (VIORM x 1.875 = VPR, 100%
                                                                                                         1050
                                                               Production Test, tm = 1 sec,
                                                                Partial Discharge < 5 pC)
Transient Overvoltage                             VIOTM                  t = 60 sec                      4000         V peak
Pollution Degree (DIN VDE 0110, Table 1)                                                                   2
                N
Insulation Resistance at TS, VIO = 500 V
                  ot
                                                    RS                                                   >109
*Note: Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of
      40/125/21.
                                                                                                                            
              fo R
Table 10. IEC Safety Limiting Values1
                r N ec
         Parameter               Symbol                  Test Condition                 Min     Typ
                                                                                                           Max
                                                                                                       NB SOIC-16
                                                                                                                           Unit
                     e w om
Case Temperature                    TS                                                   —       —          150             °C
Safety input, output, or            IS          JA = 105 °C/W (NB SOIC-16),             —       —          215            mA
supply current                                VI = 5.5 V, TJ = 150 °C, TA = 25 °C
Device Power Dissipation2
Notes:
                        D e m       PD                                                   —       —
   1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 2.
                                                                                                            415            mW
                         e s nd
   2. The Si846x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 ºC, CL = 15 pF, input a 150 Mbps 50% duty cycle square
       wave.
                            ig e
                              ns d
                                                           Rev. 1.6                                                               17


Si8460/61/62/63
Table 11. Thermal Characteristics
                                                                                                                          Typ
         Parameter                                           Symbol                 Test Condition            Min                Max   Unit
                                                                                                                    NB SOIC-16
IC Junction-to-Air Thermal                                        JA                                         —           105    —     °C/W
Resistance
                                                            500
                                                                      430
                             Safety-Limiting Current (mA)
                                                                            VDD1, VDD2 = 2.70 V
                                                            400
              N ot                                          300
                                                                      360
                                                                      215
                                                                              VDD1, VDD2 = 3.6 V
                                                            200
            fo R                                                               VDD1, VDD2 = 5.5 V
              r N ec
                                                            100
                                                             0
                   e w om
                                                                  0            50         100           150         200
                                                                                     Temperature (ºC)
     Figure 2. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values
                      D e m
                         with Case Temperature per DIN EN 60747-5-2
                       e s nd
                          ig e
                            ns d
18                                                                                     Rev. 1.6


                                                                             Si8460/61/62/63
2. Functional Description
2.1. Theory of Operation
The operation of an Si846x channel is analogous to that of an opto coupler, except an RF carrier is modulated
instead of light. This simple architecture provides a robust isolated data path and requires no special
considerations or initialization at start-up. A simplified block diagram for a single Si846x channel is shown in
Figure 3.
                 Transmitter                                                     Receiver
                                     RF
                                 OSCILLATOR
      A
               N ot              MODULATOR
                                                 Semiconductor-
                                                 Based Isolation
                                                    Barrier
                                                                    DEMODULATOR                         B
             fo R
               r N ec
                    e w om
                                  Figure 3. Simplified Channel Diagram
A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier.
Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The
Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the
                       D e m
result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it
provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See
Figure 4 for more details.
                        e s nd
                           ig e                                              Input Signal
                             ns d                                           Modulation Signal
                                                                             Output Signal
                                       Figure 4. Modulation Scheme
                                                    Rev. 1.6                                                  19


Si8460/61/62/63
2.2. Eye Diagram
Figure 5 illustrates an eye-diagram taken on an Si8460. For the data source, the test used an Anritsu (MP1763C)
Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8460 were
captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of
150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        e s nd
                           ig e
                             ns d           Figure 5. Eye Diagram
20                                                    Rev. 1.6


                                                                                    Si8460/61/62/63
2.3. Device Operation
Device behavior during startup, normal operation, and shutdown is shown in Table 12.
                                      Table 12. Si846x Logic Operation Table
    VI          VDDI           VDDO
                                           VO Output1,2                              Comments
 Input1,2     State1,3,4      State1,3,4
    H             P               P               H
                                                            Normal operation.
    L             P               P               L
                                                            Upon transition of VDDI from unpowered to powered, VO
   X5             UP              P               L
   X5
Notes:
                N ot
                  P              UP        Undetermined
                                                            returns to the same state as VI in less than 1 µs.
                                                            Upon transition of VDDO from unpowered to powered, VO
                                                            returns to the same state as VI within 1 µs.
              fo R
   1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals.
   2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
   3. “Powered” state (P) is defined as 2.70 V < VDD < 5.5 V.
                r N ec
   4. “Unpowered” state (UP) is defined as VDD = 0 V.
   5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
                     e w om
                        D e m
                         e s nd
                            ig e
                              ns d
                                                         Rev. 1.6                                                         21


Si8460/61/62/63
2.4. Layout Recommendations
To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically
separated from the safety extra-low voltage circuits (SELV is a circuit with <30 VAC) by a certain distance
(creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those
creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating
(commonly referred to as working voltage protection). Table 6 on page 15 and Table 7 on page 16 detail the
working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component
standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for
end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.)
requirements before starting any design that uses a digital isolator.
The following sections detail the recommended bypass and decoupling components necessary to ensure robust
overall performance and reliability for systems using the Si84xx digital isolators.
                   N
2.4.1. Supply Bypass
                     ot
Digital integrated circuit components typically require 0.1 µF (100 nF) bypass capacitors when used in electrically
quiet environments. However, digital isolators are commonly used in hazardous environments with excessively
noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1 µF bypass
                 fo R
capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as
close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is
recommended that the designer add 50 to 100  resistors in series with the VDD supply voltage source and 50 to
                   r N ec
300  resistors in series with the digital inputs/outputs (see Figure 6). For more details, see "3. Errata and Design
Migration Guidelines" on page 26.
                        e w om
All components upstream or downstream of the isolator should be properly decoupled as well. If these components
are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing
damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to 300  resistors protect
the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are
                           D e m
exceeded). Functional operation should be restricted to the conditions specified in Table 1, “Recommended
Operating Conditions,” on page 3.
2.4.2. Pin Connections
                            e s nd
No connect pins are not internally connected. They can be left floating, tied to VDD, or tied to GND.
2.4.3. Output Pin Termination
                               ig e
The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination
of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving
                                 ns d
loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in
mind the recommendations described in “2.4.1. Supply Bypass” above.
 V Source 1                                                                                                          V Source 2
       R1 (50 – 100 )                                                                                    R2 (50 – 100 )
                                                    VDD1          VDD2
                    C1                                                                              C4
                                       50 – 300                           50 – 300 
                 0.1 F                             A1                B1                         0.1 F
                            C2                                                              C3
                                  Input/Output                               Input/Output
                          1 F                                                              1 F
                                                    Ax                Bx
                                       50 – 300                           50 – 300 
                                                    GND1          GND2
          Figure 6. Recommended Bypass Components for the Si84xx Digital Isolator Family
22                                                         Rev. 1.6


Si8460/61/62/63
2.5. Typical Performance Characteristics
The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer
to Tables 3, 4, and 5 for actual specification limits.
                 45                                                                               45
                 40                                                                               40
                                                                                                                                              5V
                 35                                                                               35
                                                                                   Current (mA)
                                                                    5V
 Current (mA)
                 30                                                                               30                                               3.3V
                 25                                                                               25
                                                                    3.3V
                 20                                                                               20                                                      2.70V
                 15                                                 2.70V                         15
                 10                                                                               10
                  5                                                                                5
                                N
                  0                                                                                0
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                           0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                                                                                                           Data Rate (Mbps)
                                  ot
                                          Data Rate (Mbps)
  Figure 7. Si8460 Typical VDD1 Supply Current                                    Figure 10. Si8460 Typical VDD2 Supply Current
                                                                                    vs. Data Rate 5, 3.3, and 2.70 V Operation
                              fo R
    vs. Data Rate 5, 3.3, and 2.70 V Operation
                                                                                                   (15 pF Load)
                 45
                 40
                                r N ec                                                            45
                                                                                                  40
                                     e w om
                 35
                                                                     5V
 Current (mA)
                 30                                                                               35                                          5V
                                                                                  Current (mA)
                 25                                                                               30
                                                                     3.3V                         25                                               3.3V
                 20
                 15                                                                               20
                                            m
                 10                                                                               15
                                                                                                                                                          2.70V
                  5                                                 2.70V                         10
                                        D e
                  0                                                                                5
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                       0
                                                                                                       0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                         e s nd
                                          Data Rate (Mbps)
                                                                                                                           Data Rate (Mbps)
  Figure 8. Si8461 Typical VDD1 Supply Current
                                                                                  Figure 11. Si8461 Typical VDD2 Supply Current
                  (15 pF Load)
                                            ig e
    vs. Data Rate 5, 3.3, and 2.70 V Operation
                                                                                    vs. Data Rate 5, 3.3, and 2.70 V Operation
                                              ns d
                                                                                                   (15 pF Load)
                 45
                 40                                                                               45
                 35                                                                               40
  Current (mA)
                 30                                                                               35                                                      5V
                                                                                  Current (mA)
                 25                                                 5V                            30
                 20                                                                               25                                                      3.3V
                                                                    3.3V                          20
                 15
                 10                                                                               15
                                                                    2.70V                                                                                  2.70V
                  5                                                                               10
                  0                                                                                5
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                       0
                                                                                                       0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                          Data Rate (Mbps)
                                                                                                                           Data Rate (Mbps)
  Figure 9. Si8462 Typical VDD1 Supply Current
                                                                                  Figure 12. Si8462 Typical VDD2 Supply Current
    vs. Data Rate 5, 3.3, and 2.70 V Operation
                                                                                    vs. Data Rate 5, 3.3, and 2.70 V Operation
                  (15 pF Load)
                                                                                                   (15 pF Load)
23                                                                          Rev. 1.6


                                                                                                Si8460/61/62/63
               45
               40
               35
Current (mA)
               30                                                            5V
               25
               20                                                            3.3V
               15
               10                                                            2.70V
                5
                0
                     0    10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                          Data Rate (Mbps)
Figure 13. Si8463 Typical VDD1 or VDD2 Supply
            Operation (15 pF Load)  N
   Current vs. Data Rate 5, 3.3, and 2.70 V
                                      ot
               10
               9
                                  fo R                Falling Edge
Delay (ns)
               8
               7                    r N ec
                                         e w om
                                                                  Rising Edge
               6
               5
                    -40     -20    0     20     40     60        80    100        120
Figure 14. Propagation Delay vs. Temperature
                                            D e m
                                       Temperature (Degrees C)
                                             e s nd
                                                ig e
                                                  ns d
                                                                                     Rev. 1.6                 24


                                             Si8460/61/62/63
  N ot
fo R
  r N ec
       e w om
  Figure 15. Si84xx Time-Dependent Dielectric Breakdown
          D e m
           e s nd
              ig e
                ns d
                         Rev. 1.6                          25


Si8460/61/62/63
3. Errata and Design Migration Guidelines
When using the new Si846x products, or when migrating from Silicon Labs' legacy isolators, designers must
consider and adhere to the following requirements.
3.1. Power Supply Bypass Capacitors (Revision A and Revision B)
When using the Si846x isolators with power supplies > 4.5 V, sufficient VDD bypass capacitors must be present on
both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a > 4.5 V
supply). Although rise time is power supply dependent, > 1 µF capacitors are required on both power supply pins
(VDD1, VDD2) of the isolator device.
3.1.1. Resolution
For recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 22. Additionally, refer to "5.
               N
Ordering Guide" on page 28 for current ordering information.
3.2. Latch Up Immunity (Revision A Only)
                 ot
Latch up immunity generally exceeds ± 200 mA per pin. Exceptions: Certain pins provide < 100 mA of latch-up
immunity. To increase latch-up immunity on these pins, 100  of equivalent resistance must be included in series
             fo R
with all of the pins listed in Table 13. The 100  equivalent resistance can be comprised of the source driver's
output resistance and a series termination resistor.
               r N ec
3.2.1. Resolution
This issue has been corrected with Revision B of the device. Refer to "5. Ordering Guide" on page 28 for more
                    e w om
information.
                     Table 13. Affected Ordering Part Numbers (Revision A Only)
                                                  Device
                       D e m
Affected Ordering Part Numbers*
                                                 Revision
                                                                    Pin#
                                                                     2
                                                                                 Name
                                                                                   A1
                                                                                                  Pin Type
                                                                                                    Input
                        e s nd
SI8460SV-A-IS/IS1, SI8461SV-A-IS/IS1,
SI8462SV-A-IS/IS1, SI8463SV-A-IS/IS1
                                                     A
                                                                     6
                                                                    10
                                                                                   A5
                                                                                   B6
                                                                                               Input or Output
                                                                                               Input or Output
                           ig e
*Note: SV = Speed Grade/Isolation Rating (AA, AB, BA, BB).
                                                                    14             B2              Output
                             ns d
26                                                       Rev. 1.6


                                                                                                                   Si8460/61/62/63
4. Pin Descriptions
 VDD1                           VDD2       VDD1                            VDD2    VDD1                             VDD2   VDD1                           VDD2
          RF            RF                         RF               RF                      RF               RF                    RF               RF
   A1                           B1          A1                             B1       A1                              B1       A1                           B1
         XMITR         RCVR                       XMITR            RCVR                    XMITR            RCVR                  XMITR            RCVR
                   I                                        I                                        I                                      I
          RF            RF                         RF               RF                      RF               RF                    RF               RF
   A2
         XMITR
                   s   RCVR
                                B2          A2
                                                  XMITR
                                                            s      RCVR
                                                                           B2       A2
                                                                                           XMITR
                                                                                                     s      RCVR
                                                                                                                    B2       A2
                                                                                                                                  XMITR
                                                                                                                                            s      RCVR
                                                                                                                                                          B2
                   o                                        o                                        o                                      o
          RF            RF                         RF               RF                      RF               RF                    RF               RF
   A3
         XMITR
                   l   RCVR
                                B3          A3
                                                  XMITR
                                                            l      RCVR
                                                                           B3       A3
                                                                                           XMITR
                                                                                                     l      RCVR
                                                                                                                    B3       A3
                                                                                                                                  XMITR
                                                                                                                                            l      RCVR
                                                                                                                                                          B3
                   a                                        a                                        a                                      a
          RF            RF                         RF               RF                      RF               RF                    RF            RF
   A4
         XMITR     t   RCVR     B4          A4
                                                  XMITR     t      RCVR
                                                                           B4       A4
                                                                                           XMITR     t      RCVR
                                                                                                                    B4       A4
                                                                                                                                  RCVR      t   XMITR
                                                                                                                                                          B4
                   i                                        i                                        i                                      i
          RF            RF                         RF               RF                      RF            RF                       RF            RF
   A5
         XMITR     o   RCVR
                                B5          A5
                                                  XMITR     o      RCVR    B5       A5
                                                                                           RCVR      o   XMITR
                                                                                                                    B5       A5
                                                                                                                                  RCVR      o   XMITR
                                                                                                                                                          B5
                   n                                        n                                        n                                      n
          RF            RF                         RF            RF                         RF            RF
                                                                                                          RF                       RF            RF
                                                                                                                                                 RF
   A6                           B6          A6                             B6       A6                              B6       A6                           B6
         XMITR         RCVR                       RCVR          XMITR                      RCVR          XMITR
                                                                                                         RCVR                     RCVR          XMITR
                                                                                                                                                RCVR
 GND1                           GND2    GND1                               GND2   GND1                              GND2   GND1                           GND2
                 Si8460                                   Si8461                                   Si8462                                 Si8463
        Name
        VDD1
                   N ot
                              SOIC-16 Pin#
                                       1
                                                                    Type
                                                                Supply
                                                                                  Description
                                                                                  Side 1 power supply.
         A1                            2                   Digital Input          Side 1 digital input.
         A2
                 fo R                  3                   Digital Input          Side 1 digital input.
         A3
         A4        r N ec              4
                                       5
                                                           Digital Input
                                                             Digital I/O
                                                                                  Side 1 digital input.
                                                                                  Side 1 digital input or output.
                        e w om
         A5                            6                     Digital I/O          Side 1 digital input or output.
         A6                            7                     Digital I/O          Side 1 digital input or output.
        GND1
        GND2
         B6                D e m       8
                                       9
                                       10
                                                                Ground
                                                                Ground
                                                             Digital I/O
                                                                                  Side 1 ground.
                                                                                  Side 2 ground.
                                                                                  Side 2 digital input or output.
         B5
                            e s nd     11                    Digital I/O          Side 2 digital input or output.
         B4
         B3                    ig e    12
                                       13
                                                             Digital I/O
                                                          Digital Output
                                                                                  Side 2 digital input or output.
                                                                                  Side 2 digital output.
         B2
         B1
                                 ns d  14
                                       15
                                                          Digital Output
                                                          Digital Output
                                                                                  Side 2 digital output.
                                                                                  Side 2 digital output.
        VDD2                           16                       Supply            Side 2 power supply.
                                                                           Rev. 1.6                                                                              27


Si8460/61/62/63
5. Ordering Guide
These devices are not recommended for new designs. Please see the Si866x data sheet for replacement options.
                                     Table 14. Ordering Guide for Valid OPNs1
     Ordering Part      Alternative Part     Number of   Number of            Maximum     Isolation   Package Type
       Number           Number (APN)        Inputs VDD1 Inputs VDD2           Data Rate    Rating
        (OPN)                                   Side        Side               (Mbps)
Revision B Devices2
     Si8460AA-B-IS1     Si8660BA-B-IS1             6                0            1
                N
     Si8460BA-B-IS1     Si8660BA-B-IS1             6                0           150
     Si8461AA-B-IS1     Si8661AB-B-IS1             5                1            1
                  ot
     Si8461BA-B-IS1
     Si8462AA-B-IS1
                        Si8661BB-B-IS1
                        Si8662AB-B-IS1
                                                   5
                                                   4
                                                                    1
                                                                    2
                                                                                150
                                                                                 1
                                                                                          1 kVrms     NB SOIC-16
              fo R
     Si8462BA-B-IS1     Si8662BB-B-IS1             4                2           150
                r N ec
     Si8463AA-B-IS1     Si8663AB-B-IS1             3                3            1
     Si8463BA-B-IS1     Si8663BB-B-IS1             3                3           150
                     e w om
     Si8460AB-B-IS1     Si8660AB-B-IS1             6                0            1
     Si8460BB-B-IS1     Si8660BB-B-IS1             6                0           150
     Si8461AB-B-IS1     Si8661AB-B-IS1             5                1            1
     Si8461BB-B-IS1
     Si8462AB-B-IS1
     Si8462BB-B-IS1     D e m
                        Si8661BB-B-IS1
                        Si8662AB-B-IS1
                        Si8662BB-B-IS1
                                                   5
                                                   4
                                                   4
                                                                    1
                                                                    2
                                                                    2
                                                                                150
                                                                                 1
                                                                                150
                                                                                          2.5 kVrms   NB SOIC-16
     Si8463AB-B-IS1
     Si8463BB-B-IS1
                         e s nd
                        Si8663AB-B-IS1
                        Si8663BB-B-IS1
                                                   3
                                                   3
                                                                    3
                                                                    3
                                                                                 1
                                                                                150
Notes:
                            ig e
                              ns d
   1. All packages are RoHS-compliant.
   2. Revision A and Revision B devices are supported for existing designs.
28                                                      Rev. 1.6


                                                                                 Si8460/61/62/63
                                     Table 14. Ordering Guide for Valid OPNs1
   Ordering Part        Alternative Part     Number of   Number of            Maximum     Isolation   Package Type
     Number             Number (APN)        Inputs VDD1 Inputs VDD2           Data Rate    Rating
      (OPN)                                     Side        Side               (Mbps)
Revision A Devices2
  Si8460AA-A-IS1        Si8660BA-B-IS1             6                0            1
  Si8460BA-A-IS1        Si8660BA-B-IS1             6                0           150
  Si8461AA-A-IS1        Si8661AB-B-IS1             5                1            1
  Si8461BA-A-IS1        Si8661BB-B-IS1             5                1           150
                                                                                          1 kVrms     NB SOIC-16
  Si8462AA-A-IS1
  Si8462BA-A-IS1
  Si8463AA-A-IS1
                N ot
                        Si8662AB-B-IS1
                        Si8662BB-B-IS1
                        Si8663AB-B-IS1
                                                   4
                                                   4
                                                   3
                                                                    2
                                                                    2
                                                                    3
                                                                                 1
                                                                                150
                                                                                 1
  Si8463BA-A-IS1        Si8663BB-B-IS1             3                3           150
              fo R
  Si8460AB-A-IS1        Si8660AB-B-IS1             6                0            1
  Si8460BB-A-IS1
  Si8461AB-A-IS1
                r N ec  Si8660BB-B-IS1
                        Si8661AB-B-IS1
                                                   6
                                                   5
                                                                    0
                                                                    1
                                                                                150
                                                                                 1
                     e w om
  Si8461BB-A-IS1        Si8661BB-B-IS1             5                1           150
                                                                                          2.5 kVrms   NB SOIC-16
  Si8462AB-A-IS1        Si8662AB-B-IS1             4                2            1
  Si8462BB-A-IS1        Si8662BB-B-IS1             4                2           150
  Si8463AB-A-IS1
  Si8463BB-A-IS1
                        D e m
                        Si8663AB-B-IS1
                        Si8663BB-B-IS1
                                                   3
                                                   3
                                                                    3
                                                                    3
                                                                                 1
                                                                                150
Notes:
                         e s nd
   1. All packages are RoHS-compliant.
   2. Revision A and Revision B devices are supported for existing designs.
                            ig e
                              ns d
                                                        Rev. 1.6                                             29


Si8460/61/62/63
6. Package Outline: 16-Pin Narrow Body SOIC
Figure 16 illustrates the package details for the Si846x in a 16-pin narrow-body SOIC (SO-16). Table 15 lists the
values for the dimensions shown in the illustration.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        e s nd
                  Figure 16. 16-pin Small Outline Integrated Circuit (SOIC) Package
                           ig e  Table 15. Package Diagram Dimensions
                             ns d
                            Dimension
                                A
                                A1
                                                        Min
                                                         —
                                                        0.10
                                                                               Max
                                                                               1.75
                                                                               0.25
                                A2                      1.25                    —
                                 b                      0.31                   0.51
                                 c                      0.17                   0.25
                                D                               9.90 BSC
                                E                               6.00 BSC
                                E1                              3.90 BSC
                                 e                              1.27 BSC
                                 L                      0.40                   1.27
                                L2                              0.25 BSC
30                                                  Rev. 1.6


                                                              Si8460/61/62/63
       Table 15. Package Diagram Dimensions (Continued)
         Dimension                     Min                      Max
              h                        0.25                     0.50
              θ                         0°                       8°
             aaa                                   0.10
             bbb                                   0.20
             ccc                                   0.10
             ddd                                   0.25
  N
  Notes:
     1. All dimensions shown are in millimeters (mm) unless otherwise noted.
    ot
     2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
     3. This drawing conforms to the JEDEC Solid State Outline MS-012,
         Variation AC.
fo R 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020
         specification for Small Body Components.
  r N ec
       e w om
          D e m
           e s nd
              ig e
                ns d
                                   Rev. 1.6                                    31


Si8460/61/62/63
7. Land Pattern: 16-Pin Narrow Body SOIC
Figure 17 illustrates the recommended land pattern details for the Si846x in a 16-pin narrow-body SOIC. Table 16
lists the values for the dimensions shown in the illustration.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        Figure 17. 16-Pin Narrow Body SOIC PCB Land Pattern
                        e s nd
                    Table 16. 16-Pin Narrow Body SOIC Land Pattern Dimensions
                  Dimension
                           ig e                        Feature                          (mm)
                       C1
                       E
                       X1
                             ns d               Pad Column Spacing
                                                   Pad Row Pitch
                                                      Pad Width
                                                                                         5.40
                                                                                         1.27
                                                                                         0.60
                       Y1                            Pad Length                          1.55
               Notes:
                  1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N
                      for Density Level B (Median Land Protrusion).
                  2. All feature sizes shown are at Maximum Material Condition (MMC) and a card
                      fabrication tolerance of 0.05 mm is assumed.
32                                                  Rev. 1.6


                                                                      Si8460/61/62/63
8. Top Marking: 16-Pin Narrow Body SOIC
8.1. 16-Pin Narrow Body SOIC Top Marking
                                             Si84XYSV
                                     e3   YYWWTTTTTT
8.2. Top Marking Explanation
             N
Line 1 Marking:
               ot
                  Base Part Number
                  Ordering Options
                                                  Si84 = Isolator product series
                                                  XY = Channel Configuration
                                                         X = # of data channels (6, 5, 4, 3, 2, 1)
                  (See Ordering Guide for more           Y = # of reverse channels (3, 2, 1, 0)
           fo R   information).                   S = Speed Grade
                                                         A = 1 Mbps; B = 150 Mbps
             r N ec                               V = Insulation rating
                                                         A = 1 kV; B = 2.5 kV
                  e w om
Line 2 Marking:   Circle = 1.2 mm Diameter        “e3” Pb-Free Symbol
                  YY = Year                       Assigned by the Assembly House. Corresponds to the
                  WW = Work Week                  year and work week of the mold date.
                     D e m
                  TTTTTT = Mfg code
                  Circle = 1.2 mm diameter
                                                  Manufacturing Code from Assembly Purchase Order
                                                  form.
                                                  “e3” Pb-Free Symbol.
                      e s nd
                         ig e
                           ns d
                                             Rev. 1.6                                                33


                                                                                         Si8460/61/62/63
DOCUMENT CHANGE LIST                                              Revision 1.3 to Revision 1.4
                                                                       Updated "4. Pin Descriptions" on page 27.
Revision 0.1 to Revision 0.2                                            Removed   note for narrow-body devices.
 Updated all specs to reflect latest silicon.                     Updated "2.4.1. Supply Bypass" on page 22.
 Added "3. Errata and Design Migration Guidelines"                Added Figure 6, “Recommended Bypass
  on page 26.                                                       Components for the Si84xx Digital Isolator Family,”
 Added "8. Top Marking: 16-Pin Narrow Body SOIC"                   on page 22.
  on page 33.                                                      Updated "3.1. Power Supply Bypass Capacitors
                                                                    (Revision A and Revision B)" on page 26.
Revision 0.2 to Revision 1.0
 Updated document to reflect availability of Revision            Revision 1.4 to Revision 1.5
  B silicon.                                                           Updated "5. Ordering Guide" on page 28 to include

    Updated
    Updated
                  N
 Updated Tables 3,4, and 5.
                    ot
                all supply currents and channel-channel skew.
    Updated Table 2.
                absolute maximum supply voltage.
                                                                        new title note and “ Alternative Part Number (APN)”
                                                                        column.
                                                                  Revision 1.5 to Revision 1.6
                                                                       Deleted references to MSL ratings throughout

    Updated
                fo R
    Updated Table 7.
                clearance and creepage dimensions.
                                                                        document to eliminate redundancy and maintain
                                                                        compliance with corporate data sheet format

  on page 26.
                  r N ec
  Updated "3. Errata and Design Migration Guidelines"
 Updated "5. Ordering Guide" on page 28.
                                                                        requirements. The MSL ratings are specified in the
                                                                        Qualification Report for the product.

                       e w om
Revision 1.0 to Revision 1.1
    Updated Tables 3, 4, and 5.
    Updated
      85 .
                          D e m
              notes in tables to reflect output impedance of
    Updated rise and fall time specifications.
    Updated CMTI value.

                           e s nd
Revision 1.1 to Revision 1.2
  Updated document throughout to include MSL
  improvements to MSL2A.
                              ig e
 Updated "5. Ordering Guide" on page 28.
    Updated
                                ns d
                 Note 1 in ordering guide table to reflect
      improvement and compliance to MSL2A moisture
      sensitivity level.
Revision 1.2 to Revision 1.3
 Updated " Features" on page 1.
 Moved Tables 1 and 2 to page 3.
 Updated Tables 6, 7, 8, and 9.
 Updated Table 12 footnotes.
 Added Figure 15, “Si84xx Time-Dependent
  Dielectric Breakdown,” on page 25.
                                                             Rev. 1.6                                                    34


      Smart.
      Connected.
      Energy-Friendly.
                           Products                                                          Quality                                          Support and Community
                    www.silabs.com/products                                          www.silabs.com/quality                                        community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant
personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered
trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other
products or brand names mentioned herein are trademarks of their respective holders.
                                                        Silicon Laboratories Inc.
                                                        400 West Cesar Chavez
                                                        Austin, TX 78701
                                                        USA
                                                        http://www.silabs.com


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
  SI8460AA-B-IS1R SI8460AB-B-IS1R SI8460BA-B-IS1R SI8460BB-B-IS1R SI8461AA-B-IS1R SI8461AB-B-IS1R
SI8461BA-B-IS1R SI8461BB-B-IS1R SI8462AA-B-IS1R SI8462AB-B-IS1R SI8462BA-B-IS1R SI8462BB-B-IS1R
SI8463AA-B-IS1R SI8463AB-B-IS1R SI8463BA-B-IS1R SI8463BB-B-IS1R SI8460AA-A-IS1R SI8460AB-A-IS1R
SI8461BA-B-IS1 SI8460AB-B-IS1 SI8463BB-A-IS1R SI8463BA-B-IS1 SI8461AA-A-IS1R SI8462AB-B-IS1
SI8463AB-A-IS1R SI8462BA-A-IS1R SI8462BB-B-IS1 SI8461BA-A-IS1R SI8461BB-A-IS1R SI8462AB-A-IS1R
SI8463BA-A-IS1R SI8460AA-B-IS1 SI8460BB-A-IS1R SI8461AA-B-IS1 SI8463BB-B-IS1 SI8463AB-B-IS1
SI8460BB-B-IS1 SI8461AB-B-IS1 SI8463AA-B-IS1 SI8462BB-A-IS1R SI8462AA-B-IS1 SI8461BB-B-IS1 SI8462BA-
B-IS1 SI8461AB-A-IS1R SI8460BA-B-IS1 SI8462BA-A-IS1 SI8462BB-A-IS1 SI8463AA-A-IS1 SI8463AB-A-IS1
SI8463BA-A-IS1 SI8463BB-A-IS1 SI8461AA-A-IS1 SI8461AB-A-IS1 SI8461BA-A-IS1 SI8461BB-A-IS1 SI8462AA-A-
IS1 SI8462AB-A-IS1 SI8460AA-A-IS1 SI8460AB-A-IS1 SI8460BA-A-IS1 SI8460BB-A-IS1 SI8460BA-A-IS1R
SI8462AA-A-IS1R SI8463AA-A-IS1R
