
FRTOS-Tareas-Medir-Pantalla.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052e8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080053f8  080053f8  000153f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005440  08005440  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08005440  08005440  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005440  08005440  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005440  08005440  00015440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005444  08005444  00015444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08005448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000080  080054c8  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  080054c8  00020308  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011dba  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a70  00000000  00000000  00031e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f30  00000000  00000000  000348d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000df8  00000000  00000000  00035808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019298  00000000  00000000  00036600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff2e  00000000  00000000  0004f898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090448  00000000  00000000  0005f7c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000efc0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004138  00000000  00000000  000efc64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	080053e0 	.word	0x080053e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	080053e0 	.word	0x080053e0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr
 800092c:	0000      	movs	r0, r0
	...

08000930 <Medir>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void Medir(void *pvParameters){
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
	uint32_t distancia = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
	while(1){
		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	2108      	movs	r1, #8
 8000940:	483b      	ldr	r0, [pc, #236]	; (8000a30 <Medir+0x100>)
 8000942:	f001 f86e 	bl	8001a22 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000946:	4b3b      	ldr	r3, [pc, #236]	; (8000a34 <Medir+0x104>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2200      	movs	r2, #0
 800094c:	625a      	str	r2, [r3, #36]	; 0x24
		while (__HAL_TIM_GET_COUNTER (&htim2) < 10);  // wait for 10 us
 800094e:	bf00      	nop
 8000950:	4b38      	ldr	r3, [pc, #224]	; (8000a34 <Medir+0x104>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000956:	2b09      	cmp	r3, #9
 8000958:	d9fa      	bls.n	8000950 <Medir+0x20>
		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2108      	movs	r1, #8
 800095e:	4834      	ldr	r0, [pc, #208]	; (8000a30 <Medir+0x100>)
 8000960:	f001 f85f 	bl	8001a22 <HAL_GPIO_WritePin>

		pMillis = HAL_GetTick();
 8000964:	f000 fdd8 	bl	8001518 <HAL_GetTick>
 8000968:	4603      	mov	r3, r0
 800096a:	4a33      	ldr	r2, [pc, #204]	; (8000a38 <Medir+0x108>)
 800096c:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin (ECHO_GPIO_Port, ECHO_Pin)) && pMillis + 10 >  HAL_GetTick());
 800096e:	bf00      	nop
 8000970:	2110      	movs	r1, #16
 8000972:	482f      	ldr	r0, [pc, #188]	; (8000a30 <Medir+0x100>)
 8000974:	f001 f83e 	bl	80019f4 <HAL_GPIO_ReadPin>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d108      	bne.n	8000990 <Medir+0x60>
 800097e:	4b2e      	ldr	r3, [pc, #184]	; (8000a38 <Medir+0x108>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f103 040a 	add.w	r4, r3, #10
 8000986:	f000 fdc7 	bl	8001518 <HAL_GetTick>
 800098a:	4603      	mov	r3, r0
 800098c:	429c      	cmp	r4, r3
 800098e:	d8ef      	bhi.n	8000970 <Medir+0x40>
		val1 = __HAL_TIM_GET_COUNTER (&htim2);
 8000990:	4b28      	ldr	r3, [pc, #160]	; (8000a34 <Medir+0x104>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000996:	4a29      	ldr	r2, [pc, #164]	; (8000a3c <Medir+0x10c>)
 8000998:	6013      	str	r3, [r2, #0]

		pMillis = HAL_GetTick();
 800099a:	f000 fdbd 	bl	8001518 <HAL_GetTick>
 800099e:	4603      	mov	r3, r0
 80009a0:	4a25      	ldr	r2, [pc, #148]	; (8000a38 <Medir+0x108>)
 80009a2:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin (ECHO_GPIO_Port, ECHO_Pin)) && pMillis + 50 > HAL_GetTick());
 80009a4:	bf00      	nop
 80009a6:	2110      	movs	r1, #16
 80009a8:	4821      	ldr	r0, [pc, #132]	; (8000a30 <Medir+0x100>)
 80009aa:	f001 f823 	bl	80019f4 <HAL_GPIO_ReadPin>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d008      	beq.n	80009c6 <Medir+0x96>
 80009b4:	4b20      	ldr	r3, [pc, #128]	; (8000a38 <Medir+0x108>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f103 0432 	add.w	r4, r3, #50	; 0x32
 80009bc:	f000 fdac 	bl	8001518 <HAL_GetTick>
 80009c0:	4603      	mov	r3, r0
 80009c2:	429c      	cmp	r4, r3
 80009c4:	d8ef      	bhi.n	80009a6 <Medir+0x76>
		val2 = __HAL_TIM_GET_COUNTER (&htim2);
 80009c6:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <Medir+0x104>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009cc:	4a1c      	ldr	r2, [pc, #112]	; (8000a40 <Medir+0x110>)
 80009ce:	6013      	str	r3, [r2, #0]
		//distance = (val2-val1)* 0.036/2;
		distancia = (val2-val1)* 0.036/2;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <Medir+0x110>)
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <Medir+0x10c>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff fcfa 	bl	80003d4 <__aeabi_ui2d>
 80009e0:	a311      	add	r3, pc, #68	; (adr r3, 8000a28 <Medir+0xf8>)
 80009e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009e6:	f7ff fd6f 	bl	80004c8 <__aeabi_dmul>
 80009ea:	4602      	mov	r2, r0
 80009ec:	460b      	mov	r3, r1
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	f04f 0200 	mov.w	r2, #0
 80009f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80009fa:	f7ff fe8f 	bl	800071c <__aeabi_ddiv>
 80009fe:	4602      	mov	r2, r0
 8000a00:	460b      	mov	r3, r1
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	f7ff ff71 	bl	80008ec <__aeabi_d2uiz>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	60fb      	str	r3, [r7, #12]
		xQueueSend(queue_AM, &distancia, portMAX_DELAY);
 8000a0e:	4b0d      	ldr	r3, [pc, #52]	; (8000a44 <Medir+0x114>)
 8000a10:	6818      	ldr	r0, [r3, #0]
 8000a12:	f107 010c 	add.w	r1, r7, #12
 8000a16:	2300      	movs	r3, #0
 8000a18:	f04f 32ff 	mov.w	r2, #4294967295
 8000a1c:	f002 f98e 	bl	8002d3c <xQueueGenericSend>
		vTaskDelay(60/portTICK_PERIOD_MS);
 8000a20:	203c      	movs	r0, #60	; 0x3c
 8000a22:	f002 fe67 	bl	80036f4 <vTaskDelay>
		HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 8000a26:	e789      	b.n	800093c <Medir+0xc>
 8000a28:	8d4fdf3b 	.word	0x8d4fdf3b
 8000a2c:	3fa26e97 	.word	0x3fa26e97
 8000a30:	40010800 	.word	0x40010800
 8000a34:	20000224 	.word	0x20000224
 8000a38:	20000204 	.word	0x20000204
 8000a3c:	2000009c 	.word	0x2000009c
 8000a40:	200000a0 	.word	0x200000a0
 8000a44:	2000021c 	.word	0x2000021c

08000a48 <Display>:
	}
}

static void Display(void *pvParameters){
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	uint32_t distancia = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
	while(1){
		xQueueReceive(queue_PA, &distancia, portMAX_DELAY);
 8000a54:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <Display+0x2c>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f107 010c 	add.w	r1, r7, #12
 8000a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a60:	4618      	mov	r0, r3
 8000a62:	f002 fa69 	bl	8002f38 <xQueueReceive>
		tm1637_ShowNumber(distancia);
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 fbee 	bl	800124c <tm1637_ShowNumber>
		xQueueReceive(queue_PA, &distancia, portMAX_DELAY);
 8000a70:	e7f0      	b.n	8000a54 <Display+0xc>
 8000a72:	bf00      	nop
 8000a74:	20000218 	.word	0x20000218

08000a78 <Alarm>:
	}
}

static void Alarm(void *pvParameters){
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	uint32_t distancia = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
	struct datConf config;
	while(1){
		xQueueReceive(queue_AM, &distancia, portMAX_DELAY);
 8000a84:	4b19      	ldr	r3, [pc, #100]	; (8000aec <Alarm+0x74>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f107 0114 	add.w	r1, r7, #20
 8000a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a90:	4618      	mov	r0, r3
 8000a92:	f002 fa51 	bl	8002f38 <xQueueReceive>
		xQueueSend(queue_PA, &distancia, portMAX_DELAY);
 8000a96:	4b16      	ldr	r3, [pc, #88]	; (8000af0 <Alarm+0x78>)
 8000a98:	6818      	ldr	r0, [r3, #0]
 8000a9a:	f107 0114 	add.w	r1, r7, #20
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8000aa4:	f002 f94a 	bl	8002d3c <xQueueGenericSend>
		xQueueReceive(queue_CA, &config, portMAX_DELAY);
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <Alarm+0x7c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f107 010c 	add.w	r1, r7, #12
 8000ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f002 fa3f 	bl	8002f38 <xQueueReceive>
		if((distancia > config.max)||(distancia < config.min)){HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);}
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	461a      	mov	r2, r3
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d304      	bcc.n	8000ace <Alarm+0x56>
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d906      	bls.n	8000adc <Alarm+0x64>
 8000ace:	2201      	movs	r2, #1
 8000ad0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ad4:	4808      	ldr	r0, [pc, #32]	; (8000af8 <Alarm+0x80>)
 8000ad6:	f000 ffa4 	bl	8001a22 <HAL_GPIO_WritePin>
 8000ada:	e005      	b.n	8000ae8 <Alarm+0x70>
		else {HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);}
 8000adc:	2200      	movs	r2, #0
 8000ade:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ae2:	4805      	ldr	r0, [pc, #20]	; (8000af8 <Alarm+0x80>)
 8000ae4:	f000 ff9d 	bl	8001a22 <HAL_GPIO_WritePin>
		xQueueReceive(queue_AM, &distancia, portMAX_DELAY);
 8000ae8:	e7cc      	b.n	8000a84 <Alarm+0xc>
 8000aea:	bf00      	nop
 8000aec:	2000021c 	.word	0x2000021c
 8000af0:	20000218 	.word	0x20000218
 8000af4:	20000220 	.word	0x20000220
 8000af8:	40011000 	.word	0x40011000

08000afc <Config>:
	}
}

static void Config(void *pvParameters){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
	struct datConf config;
	while(1){
		config.max = max;
 8000b04:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <Config+0x28>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	60bb      	str	r3, [r7, #8]
		config.min = min;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <Config+0x2c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	60fb      	str	r3, [r7, #12]
		xQueueSend(queue_CA, &config, portMAX_DELAY);
 8000b10:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <Config+0x30>)
 8000b12:	6818      	ldr	r0, [r3, #0]
 8000b14:	f107 0108 	add.w	r1, r7, #8
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8000b1e:	f002 f90d 	bl	8002d3c <xQueueGenericSend>
		config.max = max;
 8000b22:	e7ef      	b.n	8000b04 <Config+0x8>
 8000b24:	20000000 	.word	0x20000000
 8000b28:	20000004 	.word	0x20000004
 8000b2c:	20000220 	.word	0x20000220

08000b30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b36:	f000 fcc7 	bl	80014c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b3a:	f000 f86d 	bl	8000c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b3e:	f000 f8fd 	bl	8000d3c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000b42:	f000 f8af 	bl	8000ca4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000b46:	482a      	ldr	r0, [pc, #168]	; (8000bf0 <main+0xc0>)
 8000b48:	f001 fbfe 	bl	8002348 <HAL_TIM_Base_Start>
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2108      	movs	r1, #8
 8000b50:	4828      	ldr	r0, [pc, #160]	; (8000bf4 <main+0xc4>)
 8000b52:	f000 ff66 	bl	8001a22 <HAL_GPIO_WritePin>
  tm1637_SetBrightness(3);//Set max brightness
 8000b56:	2003      	movs	r0, #3
 8000b58:	f000 fa98 	bl	800108c <tm1637_SetBrightness>
  tm1637_DisplayUpdate(0,0,0,0);//Clear display (all segments off)
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2100      	movs	r1, #0
 8000b62:	2000      	movs	r0, #0
 8000b64:	f000 faa7 	bl	80010b6 <tm1637_DisplayUpdate>

  queue_PA = xQueueCreate(1,sizeof(uint32_t));
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2104      	movs	r1, #4
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f002 f873 	bl	8002c58 <xQueueGenericCreate>
 8000b72:	4603      	mov	r3, r0
 8000b74:	4a20      	ldr	r2, [pc, #128]	; (8000bf8 <main+0xc8>)
 8000b76:	6013      	str	r3, [r2, #0]
  queue_AM = xQueueCreate(1,sizeof(uint32_t));
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2104      	movs	r1, #4
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f002 f86b 	bl	8002c58 <xQueueGenericCreate>
 8000b82:	4603      	mov	r3, r0
 8000b84:	4a1d      	ldr	r2, [pc, #116]	; (8000bfc <main+0xcc>)
 8000b86:	6013      	str	r3, [r2, #0]
  queue_CA = xQueueCreate(1,sizeof(struct datConf));
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2108      	movs	r1, #8
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	f002 f863 	bl	8002c58 <xQueueGenericCreate>
 8000b92:	4603      	mov	r3, r0
 8000b94:	4a1a      	ldr	r2, [pc, #104]	; (8000c00 <main+0xd0>)
 8000b96:	6013      	str	r3, [r2, #0]

  xTaskCreate(Medir, "", 100, NULL, 1, NULL);
 8000b98:	2300      	movs	r3, #0
 8000b9a:	9301      	str	r3, [sp, #4]
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	2264      	movs	r2, #100	; 0x64
 8000ba4:	4917      	ldr	r1, [pc, #92]	; (8000c04 <main+0xd4>)
 8000ba6:	4818      	ldr	r0, [pc, #96]	; (8000c08 <main+0xd8>)
 8000ba8:	f002 fc38 	bl	800341c <xTaskCreate>
  xTaskCreate(Display, "", 100, NULL, 1, NULL);
 8000bac:	2300      	movs	r3, #0
 8000bae:	9301      	str	r3, [sp, #4]
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	2264      	movs	r2, #100	; 0x64
 8000bb8:	4912      	ldr	r1, [pc, #72]	; (8000c04 <main+0xd4>)
 8000bba:	4814      	ldr	r0, [pc, #80]	; (8000c0c <main+0xdc>)
 8000bbc:	f002 fc2e 	bl	800341c <xTaskCreate>
  xTaskCreate(Alarm, "", 100, NULL, 1, NULL);
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	9300      	str	r3, [sp, #0]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	2264      	movs	r2, #100	; 0x64
 8000bcc:	490d      	ldr	r1, [pc, #52]	; (8000c04 <main+0xd4>)
 8000bce:	4810      	ldr	r0, [pc, #64]	; (8000c10 <main+0xe0>)
 8000bd0:	f002 fc24 	bl	800341c <xTaskCreate>
  xTaskCreate(Config, "", 100, NULL, 1, NULL);
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	9301      	str	r3, [sp, #4]
 8000bd8:	2301      	movs	r3, #1
 8000bda:	9300      	str	r3, [sp, #0]
 8000bdc:	2300      	movs	r3, #0
 8000bde:	2264      	movs	r2, #100	; 0x64
 8000be0:	4908      	ldr	r1, [pc, #32]	; (8000c04 <main+0xd4>)
 8000be2:	480c      	ldr	r0, [pc, #48]	; (8000c14 <main+0xe4>)
 8000be4:	f002 fc1a 	bl	800341c <xTaskCreate>
  vTaskStartScheduler();
 8000be8:	f002 fdb8 	bl	800375c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <main+0xbc>
 8000bee:	bf00      	nop
 8000bf0:	20000224 	.word	0x20000224
 8000bf4:	40010800 	.word	0x40010800
 8000bf8:	20000218 	.word	0x20000218
 8000bfc:	2000021c 	.word	0x2000021c
 8000c00:	20000220 	.word	0x20000220
 8000c04:	080053f8 	.word	0x080053f8
 8000c08:	08000931 	.word	0x08000931
 8000c0c:	08000a49 	.word	0x08000a49
 8000c10:	08000a79 	.word	0x08000a79
 8000c14:	08000afd 	.word	0x08000afd

08000c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b090      	sub	sp, #64	; 0x40
 8000c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c1e:	f107 0318 	add.w	r3, r7, #24
 8000c22:	2228      	movs	r2, #40	; 0x28
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f004 fb0e 	bl	8005248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c42:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c54:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c56:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5c:	f107 0318 	add.w	r3, r7, #24
 8000c60:	4618      	mov	r0, r3
 8000c62:	f000 fef7 	bl	8001a54 <HAL_RCC_OscConfig>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c6c:	f000 f908 	bl	8000e80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c70:	230f      	movs	r3, #15
 8000c72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c74:	2302      	movs	r3, #2
 8000c76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	2102      	movs	r1, #2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f001 f962 	bl	8001f54 <HAL_RCC_ClockConfig>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000c96:	f000 f8f3 	bl	8000e80 <Error_Handler>
  }
}
 8000c9a:	bf00      	nop
 8000c9c:	3740      	adds	r7, #64	; 0x40
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
	...

08000ca4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000caa:	f107 0308 	add.w	r3, r7, #8
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	605a      	str	r2, [r3, #4]
 8000cb4:	609a      	str	r2, [r3, #8]
 8000cb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb8:	463b      	mov	r3, r7
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cc0:	4b1d      	ldr	r3, [pc, #116]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000cc8:	4b1b      	ldr	r3, [pc, #108]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cca:	2247      	movs	r2, #71	; 0x47
 8000ccc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cce:	4b1a      	ldr	r3, [pc, #104]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000cd4:	4b18      	ldr	r3, [pc, #96]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cdc:	4b16      	ldr	r3, [pc, #88]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce2:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ce8:	4813      	ldr	r0, [pc, #76]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000cea:	f001 fadd 	bl	80022a8 <HAL_TIM_Base_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cf4:	f000 f8c4 	bl	8000e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cfc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cfe:	f107 0308 	add.w	r3, r7, #8
 8000d02:	4619      	mov	r1, r3
 8000d04:	480c      	ldr	r0, [pc, #48]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000d06:	f001 fcc3 	bl	8002690 <HAL_TIM_ConfigClockSource>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d10:	f000 f8b6 	bl	8000e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d14:	2300      	movs	r3, #0
 8000d16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4805      	ldr	r0, [pc, #20]	; (8000d38 <MX_TIM2_Init+0x94>)
 8000d22:	f001 fe99 	bl	8002a58 <HAL_TIMEx_MasterConfigSynchronization>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d2c:	f000 f8a8 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d30:	bf00      	nop
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000224 	.word	0x20000224

08000d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d50:	4b3e      	ldr	r3, [pc, #248]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	4a3d      	ldr	r2, [pc, #244]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d56:	f043 0310 	orr.w	r3, r3, #16
 8000d5a:	6193      	str	r3, [r2, #24]
 8000d5c:	4b3b      	ldr	r3, [pc, #236]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	f003 0310 	and.w	r3, r3, #16
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d68:	4b38      	ldr	r3, [pc, #224]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	4a37      	ldr	r2, [pc, #220]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d6e:	f043 0320 	orr.w	r3, r3, #32
 8000d72:	6193      	str	r3, [r2, #24]
 8000d74:	4b35      	ldr	r3, [pc, #212]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	f003 0320 	and.w	r3, r3, #32
 8000d7c:	60bb      	str	r3, [r7, #8]
 8000d7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d80:	4b32      	ldr	r3, [pc, #200]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	4a31      	ldr	r2, [pc, #196]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d86:	f043 0304 	orr.w	r3, r3, #4
 8000d8a:	6193      	str	r3, [r2, #24]
 8000d8c:	4b2f      	ldr	r3, [pc, #188]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	607b      	str	r3, [r7, #4]
 8000d96:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d98:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	4a2b      	ldr	r2, [pc, #172]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000d9e:	f043 0308 	orr.w	r3, r3, #8
 8000da2:	6193      	str	r3, [r2, #24]
 8000da4:	4b29      	ldr	r3, [pc, #164]	; (8000e4c <MX_GPIO_Init+0x110>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f003 0308 	and.w	r3, r3, #8
 8000dac:	603b      	str	r3, [r7, #0]
 8000dae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000db0:	2200      	movs	r2, #0
 8000db2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000db6:	4826      	ldr	r0, [pc, #152]	; (8000e50 <MX_GPIO_Init+0x114>)
 8000db8:	f000 fe33 	bl	8001a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2108      	movs	r1, #8
 8000dc0:	4824      	ldr	r0, [pc, #144]	; (8000e54 <MX_GPIO_Init+0x118>)
 8000dc2:	f000 fe2e 	bl	8001a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TM1637_DIO_Pin|TM1637_CLK_Pin, GPIO_PIN_SET);
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000dcc:	4822      	ldr	r0, [pc, #136]	; (8000e58 <MX_GPIO_Init+0x11c>)
 8000dce:	f000 fe28 	bl	8001a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000dd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	2302      	movs	r3, #2
 8000de2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000de4:	f107 0310 	add.w	r3, r7, #16
 8000de8:	4619      	mov	r1, r3
 8000dea:	4819      	ldr	r0, [pc, #100]	; (8000e50 <MX_GPIO_Init+0x114>)
 8000dec:	f000 fc7e 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8000df0:	2308      	movs	r3, #8
 8000df2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df4:	2301      	movs	r3, #1
 8000df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	4619      	mov	r1, r3
 8000e06:	4813      	ldr	r0, [pc, #76]	; (8000e54 <MX_GPIO_Init+0x118>)
 8000e08:	f000 fc70 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8000e0c:	2310      	movs	r3, #16
 8000e0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8000e18:	f107 0310 	add.w	r3, r7, #16
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	480d      	ldr	r0, [pc, #52]	; (8000e54 <MX_GPIO_Init+0x118>)
 8000e20:	f000 fc64 	bl	80016ec <HAL_GPIO_Init>

  /*Configure GPIO pins : TM1637_DIO_Pin TM1637_CLK_Pin */
  GPIO_InitStruct.Pin = TM1637_DIO_Pin|TM1637_CLK_Pin;
 8000e24:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e2a:	2311      	movs	r3, #17
 8000e2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000e32:	2301      	movs	r3, #1
 8000e34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e36:	f107 0310 	add.w	r3, r7, #16
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4806      	ldr	r0, [pc, #24]	; (8000e58 <MX_GPIO_Init+0x11c>)
 8000e3e:	f000 fc55 	bl	80016ec <HAL_GPIO_Init>

}
 8000e42:	bf00      	nop
 8000e44:	3720      	adds	r7, #32
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	40011000 	.word	0x40011000
 8000e54:	40010800 	.word	0x40010800
 8000e58:	40010c00 	.word	0x40010c00

08000e5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a04      	ldr	r2, [pc, #16]	; (8000e7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d101      	bne.n	8000e72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e6e:	f000 fb41 	bl	80014f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40012c00 	.word	0x40012c00

08000e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e84:	b672      	cpsid	i
}
 8000e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <Error_Handler+0x8>
	...

08000e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e92:	4b15      	ldr	r3, [pc, #84]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000e94:	699b      	ldr	r3, [r3, #24]
 8000e96:	4a14      	ldr	r2, [pc, #80]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6193      	str	r3, [r2, #24]
 8000e9e:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000ea0:	699b      	ldr	r3, [r3, #24]
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	4a0e      	ldr	r2, [pc, #56]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eb4:	61d3      	str	r3, [r2, #28]
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <HAL_MspInit+0x60>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	4a04      	ldr	r2, [pc, #16]	; (8000eec <HAL_MspInit+0x60>)
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	3714      	adds	r7, #20
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	40010000 	.word	0x40010000

08000ef0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f00:	d10b      	bne.n	8000f1a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f02:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <HAL_TIM_Base_MspInit+0x34>)
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	4a07      	ldr	r2, [pc, #28]	; (8000f24 <HAL_TIM_Base_MspInit+0x34>)
 8000f08:	f043 0301 	orr.w	r3, r3, #1
 8000f0c:	61d3      	str	r3, [r2, #28]
 8000f0e:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <HAL_TIM_Base_MspInit+0x34>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f1a:	bf00      	nop
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr
 8000f24:	40021000 	.word	0x40021000

08000f28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08c      	sub	sp, #48	; 0x30
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	2019      	movs	r0, #25
 8000f3e:	f000 fbaa 	bl	8001696 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000f42:	2019      	movs	r0, #25
 8000f44:	f000 fbc3 	bl	80016ce <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000f48:	4b1e      	ldr	r3, [pc, #120]	; (8000fc4 <HAL_InitTick+0x9c>)
 8000f4a:	699b      	ldr	r3, [r3, #24]
 8000f4c:	4a1d      	ldr	r2, [pc, #116]	; (8000fc4 <HAL_InitTick+0x9c>)
 8000f4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f52:	6193      	str	r3, [r2, #24]
 8000f54:	4b1b      	ldr	r3, [pc, #108]	; (8000fc4 <HAL_InitTick+0x9c>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f60:	f107 0210 	add.w	r2, r7, #16
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4611      	mov	r1, r2
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 f94e 	bl	800220c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f70:	f001 f938 	bl	80021e4 <HAL_RCC_GetPCLK2Freq>
 8000f74:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f78:	4a13      	ldr	r2, [pc, #76]	; (8000fc8 <HAL_InitTick+0xa0>)
 8000f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7e:	0c9b      	lsrs	r3, r3, #18
 8000f80:	3b01      	subs	r3, #1
 8000f82:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f84:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <HAL_InitTick+0xa4>)
 8000f86:	4a12      	ldr	r2, [pc, #72]	; (8000fd0 <HAL_InitTick+0xa8>)
 8000f88:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000f8a:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <HAL_InitTick+0xa4>)
 8000f8c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f90:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000f92:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <HAL_InitTick+0xa4>)
 8000f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f96:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000f98:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <HAL_InitTick+0xa4>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_InitTick+0xa4>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000fa4:	4809      	ldr	r0, [pc, #36]	; (8000fcc <HAL_InitTick+0xa4>)
 8000fa6:	f001 f97f 	bl	80022a8 <HAL_TIM_Base_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d104      	bne.n	8000fba <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000fb0:	4806      	ldr	r0, [pc, #24]	; (8000fcc <HAL_InitTick+0xa4>)
 8000fb2:	f001 fa13 	bl	80023dc <HAL_TIM_Base_Start_IT>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	e000      	b.n	8000fbc <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3730      	adds	r7, #48	; 0x30
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	431bde83 	.word	0x431bde83
 8000fcc:	2000026c 	.word	0x2000026c
 8000fd0:	40012c00 	.word	0x40012c00

08000fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <NMI_Handler+0x4>

08000fda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fde:	e7fe      	b.n	8000fde <HardFault_Handler+0x4>

08000fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <MemManage_Handler+0x4>

08000fe6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fea:	e7fe      	b.n	8000fea <BusFault_Handler+0x4>

08000fec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <UsageFault_Handler+0x4>

08000ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
	...

08001000 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <TIM1_UP_IRQHandler+0x10>)
 8001006:	f001 fa3b 	bl	8002480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	2000026c 	.word	0x2000026c

08001014 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800101c:	4a14      	ldr	r2, [pc, #80]	; (8001070 <_sbrk+0x5c>)
 800101e:	4b15      	ldr	r3, [pc, #84]	; (8001074 <_sbrk+0x60>)
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001028:	4b13      	ldr	r3, [pc, #76]	; (8001078 <_sbrk+0x64>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <_sbrk+0x64>)
 8001032:	4a12      	ldr	r2, [pc, #72]	; (800107c <_sbrk+0x68>)
 8001034:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001036:	4b10      	ldr	r3, [pc, #64]	; (8001078 <_sbrk+0x64>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	429a      	cmp	r2, r3
 8001042:	d207      	bcs.n	8001054 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001044:	f004 f8b8 	bl	80051b8 <__errno>
 8001048:	4603      	mov	r3, r0
 800104a:	220c      	movs	r2, #12
 800104c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800104e:	f04f 33ff 	mov.w	r3, #4294967295
 8001052:	e009      	b.n	8001068 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800105a:	4b07      	ldr	r3, [pc, #28]	; (8001078 <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	4a05      	ldr	r2, [pc, #20]	; (8001078 <_sbrk+0x64>)
 8001064:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001066:	68fb      	ldr	r3, [r7, #12]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3718      	adds	r7, #24
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20005000 	.word	0x20005000
 8001074:	00000400 	.word	0x00000400
 8001078:	200000a4 	.word	0x200000a4
 800107c:	20000308 	.word	0x20000308

08001080 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr

0800108c <tm1637_SetBrightness>:

//=================================================
//Display control functions

// Brightness values: 0 - 8
void tm1637_SetBrightness(uint8_t brightness){
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
	tm1637_Start();
 8001096:	f000 f939 	bl	800130c <tm1637_Start>
	tm1637_WriteByte(0x87 + brightness);
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	3b79      	subs	r3, #121	; 0x79
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f975 	bl	8001390 <tm1637_WriteByte>
	tm1637_ReadACK();
 80010a6:	f000 f953 	bl	8001350 <tm1637_ReadACK>
	tm1637_Stop();
 80010aa:	f000 f93c 	bl	8001326 <tm1637_Stop>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <tm1637_DisplayUpdate>:

//Send segments data into display
//d0 - ***8, d1 - **8*, d2 - *8**, d3 - 8***
void tm1637_DisplayUpdate(uint8_t d0,uint8_t d1,uint8_t d2,uint8_t d3){
 80010b6:	b590      	push	{r4, r7, lr}
 80010b8:	b083      	sub	sp, #12
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4604      	mov	r4, r0
 80010be:	4608      	mov	r0, r1
 80010c0:	4611      	mov	r1, r2
 80010c2:	461a      	mov	r2, r3
 80010c4:	4623      	mov	r3, r4
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	4603      	mov	r3, r0
 80010ca:	71bb      	strb	r3, [r7, #6]
 80010cc:	460b      	mov	r3, r1
 80010ce:	717b      	strb	r3, [r7, #5]
 80010d0:	4613      	mov	r3, r2
 80010d2:	713b      	strb	r3, [r7, #4]

	tm1637_Start();
 80010d4:	f000 f91a 	bl	800130c <tm1637_Start>
	tm1637_WriteByte(0x40);//Memory write command
 80010d8:	2040      	movs	r0, #64	; 0x40
 80010da:	f000 f959 	bl	8001390 <tm1637_WriteByte>
    tm1637_ReadACK();
 80010de:	f000 f937 	bl	8001350 <tm1637_ReadACK>
    tm1637_Stop();
 80010e2:	f000 f920 	bl	8001326 <tm1637_Stop>

    tm1637_Start();
 80010e6:	f000 f911 	bl	800130c <tm1637_Start>
    tm1637_WriteByte(0xc0);//Start address
 80010ea:	20c0      	movs	r0, #192	; 0xc0
 80010ec:	f000 f950 	bl	8001390 <tm1637_WriteByte>
    tm1637_ReadACK();
 80010f0:	f000 f92e 	bl	8001350 <tm1637_ReadACK>

	tm1637_WriteByte(d0);//Data
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 f94a 	bl	8001390 <tm1637_WriteByte>
    tm1637_ReadACK();
 80010fc:	f000 f928 	bl	8001350 <tm1637_ReadACK>
	tm1637_WriteByte(d1);//Data
 8001100:	79bb      	ldrb	r3, [r7, #6]
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f944 	bl	8001390 <tm1637_WriteByte>
    tm1637_ReadACK();
 8001108:	f000 f922 	bl	8001350 <tm1637_ReadACK>
	tm1637_WriteByte(d2);//Data
 800110c:	797b      	ldrb	r3, [r7, #5]
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f93e 	bl	8001390 <tm1637_WriteByte>
    tm1637_ReadACK();
 8001114:	f000 f91c 	bl	8001350 <tm1637_ReadACK>
	tm1637_WriteByte(d3);//Data
 8001118:	793b      	ldrb	r3, [r7, #4]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f938 	bl	8001390 <tm1637_WriteByte>
    tm1637_ReadACK();
 8001120:	f000 f916 	bl	8001350 <tm1637_ReadACK>

    tm1637_Stop();
 8001124:	f000 f8ff 	bl	8001326 <tm1637_Stop>
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	bd90      	pop	{r4, r7, pc}

08001130 <tm1637_NumberToSegments>:

//Convert number to 7-segment code
uint8_t tm1637_NumberToSegments(uint8_t n){
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
	if (n == 0) return 0x3F;//0
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d101      	bne.n	8001144 <tm1637_NumberToSegments+0x14>
 8001140:	233f      	movs	r3, #63	; 0x3f
 8001142:	e07d      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 1) return 0x06;//1
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d101      	bne.n	800114e <tm1637_NumberToSegments+0x1e>
 800114a:	2306      	movs	r3, #6
 800114c:	e078      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 2) return 0x5B;//2
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b02      	cmp	r3, #2
 8001152:	d101      	bne.n	8001158 <tm1637_NumberToSegments+0x28>
 8001154:	235b      	movs	r3, #91	; 0x5b
 8001156:	e073      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 3) return 0x4F;//3
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	2b03      	cmp	r3, #3
 800115c:	d101      	bne.n	8001162 <tm1637_NumberToSegments+0x32>
 800115e:	234f      	movs	r3, #79	; 0x4f
 8001160:	e06e      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 4) return 0x66;//4
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	2b04      	cmp	r3, #4
 8001166:	d101      	bne.n	800116c <tm1637_NumberToSegments+0x3c>
 8001168:	2366      	movs	r3, #102	; 0x66
 800116a:	e069      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 5) return 0x6D;//5
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	2b05      	cmp	r3, #5
 8001170:	d101      	bne.n	8001176 <tm1637_NumberToSegments+0x46>
 8001172:	236d      	movs	r3, #109	; 0x6d
 8001174:	e064      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 6) return 0x7D;//6
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	2b06      	cmp	r3, #6
 800117a:	d101      	bne.n	8001180 <tm1637_NumberToSegments+0x50>
 800117c:	237d      	movs	r3, #125	; 0x7d
 800117e:	e05f      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 7) return 0x07;//7
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	2b07      	cmp	r3, #7
 8001184:	d101      	bne.n	800118a <tm1637_NumberToSegments+0x5a>
 8001186:	2307      	movs	r3, #7
 8001188:	e05a      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 8) return 0x7F;//8
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	2b08      	cmp	r3, #8
 800118e:	d101      	bne.n	8001194 <tm1637_NumberToSegments+0x64>
 8001190:	237f      	movs	r3, #127	; 0x7f
 8001192:	e055      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 9) return 0x6F;//9
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	2b09      	cmp	r3, #9
 8001198:	d101      	bne.n	800119e <tm1637_NumberToSegments+0x6e>
 800119a:	236f      	movs	r3, #111	; 0x6f
 800119c:	e050      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 10) return 0x77;//A
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	2b0a      	cmp	r3, #10
 80011a2:	d101      	bne.n	80011a8 <tm1637_NumberToSegments+0x78>
 80011a4:	2377      	movs	r3, #119	; 0x77
 80011a6:	e04b      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 11) return 0x7C;//B
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	2b0b      	cmp	r3, #11
 80011ac:	d101      	bne.n	80011b2 <tm1637_NumberToSegments+0x82>
 80011ae:	237c      	movs	r3, #124	; 0x7c
 80011b0:	e046      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 12) return 0x39;//C
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b0c      	cmp	r3, #12
 80011b6:	d101      	bne.n	80011bc <tm1637_NumberToSegments+0x8c>
 80011b8:	2339      	movs	r3, #57	; 0x39
 80011ba:	e041      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 13) return 0x5E;//D
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	2b0d      	cmp	r3, #13
 80011c0:	d101      	bne.n	80011c6 <tm1637_NumberToSegments+0x96>
 80011c2:	235e      	movs	r3, #94	; 0x5e
 80011c4:	e03c      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 14) return 0x79;//E
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	2b0e      	cmp	r3, #14
 80011ca:	d101      	bne.n	80011d0 <tm1637_NumberToSegments+0xa0>
 80011cc:	2379      	movs	r3, #121	; 0x79
 80011ce:	e037      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 15) return 0x71;//F
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	2b0f      	cmp	r3, #15
 80011d4:	d101      	bne.n	80011da <tm1637_NumberToSegments+0xaa>
 80011d6:	2371      	movs	r3, #113	; 0x71
 80011d8:	e032      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 16) return 0x40;//-
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2b10      	cmp	r3, #16
 80011de:	d101      	bne.n	80011e4 <tm1637_NumberToSegments+0xb4>
 80011e0:	2340      	movs	r3, #64	; 0x40
 80011e2:	e02d      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 17) return 0x77;//A
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	2b11      	cmp	r3, #17
 80011e8:	d101      	bne.n	80011ee <tm1637_NumberToSegments+0xbe>
 80011ea:	2377      	movs	r3, #119	; 0x77
 80011ec:	e028      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 18) return 0x3D;//G
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	2b12      	cmp	r3, #18
 80011f2:	d101      	bne.n	80011f8 <tm1637_NumberToSegments+0xc8>
 80011f4:	233d      	movs	r3, #61	; 0x3d
 80011f6:	e023      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 19) return 0x76;//H
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2b13      	cmp	r3, #19
 80011fc:	d101      	bne.n	8001202 <tm1637_NumberToSegments+0xd2>
 80011fe:	2376      	movs	r3, #118	; 0x76
 8001200:	e01e      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 20) return 0x3C;//J
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	2b14      	cmp	r3, #20
 8001206:	d101      	bne.n	800120c <tm1637_NumberToSegments+0xdc>
 8001208:	233c      	movs	r3, #60	; 0x3c
 800120a:	e019      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 21) return 0x73;//P
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	2b15      	cmp	r3, #21
 8001210:	d101      	bne.n	8001216 <tm1637_NumberToSegments+0xe6>
 8001212:	2373      	movs	r3, #115	; 0x73
 8001214:	e014      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 22) return 0x38;//L
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b16      	cmp	r3, #22
 800121a:	d101      	bne.n	8001220 <tm1637_NumberToSegments+0xf0>
 800121c:	2338      	movs	r3, #56	; 0x38
 800121e:	e00f      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 23) return 0x6D;//S
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b17      	cmp	r3, #23
 8001224:	d101      	bne.n	800122a <tm1637_NumberToSegments+0xfa>
 8001226:	236d      	movs	r3, #109	; 0x6d
 8001228:	e00a      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 24) return 0x3E;//U
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	2b18      	cmp	r3, #24
 800122e:	d101      	bne.n	8001234 <tm1637_NumberToSegments+0x104>
 8001230:	233e      	movs	r3, #62	; 0x3e
 8001232:	e005      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	if (n == 25) return 0x6E;//Y
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	2b19      	cmp	r3, #25
 8001238:	d101      	bne.n	800123e <tm1637_NumberToSegments+0x10e>
 800123a:	236e      	movs	r3, #110	; 0x6e
 800123c:	e000      	b.n	8001240 <tm1637_NumberToSegments+0x110>
	return 0x00;
 800123e:	2300      	movs	r3, #0
}
 8001240:	4618      	mov	r0, r3
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
	...

0800124c <tm1637_ShowNumber>:

//Send number into display; BMS a bms se modificaron.
void tm1637_ShowNumber(uint16_t num){
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	80fb      	strh	r3, [r7, #6]
	uint8_t dg0,dg1,dg2,dg3;
	dg0 = tm1637_NumberToSegments((uint8_t)(num / 1000));
 8001256:	88fb      	ldrh	r3, [r7, #6]
 8001258:	4a29      	ldr	r2, [pc, #164]	; (8001300 <tm1637_ShowNumber+0xb4>)
 800125a:	fba2 2303 	umull	r2, r3, r2, r3
 800125e:	099b      	lsrs	r3, r3, #6
 8001260:	b29b      	uxth	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff63 	bl	8001130 <tm1637_NumberToSegments>
 800126a:	4603      	mov	r3, r0
 800126c:	73fb      	strb	r3, [r7, #15]
	num = num % 1000;
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	4a23      	ldr	r2, [pc, #140]	; (8001300 <tm1637_ShowNumber+0xb4>)
 8001272:	fba2 1203 	umull	r1, r2, r2, r3
 8001276:	0992      	lsrs	r2, r2, #6
 8001278:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800127c:	fb01 f202 	mul.w	r2, r1, r2
 8001280:	1a9b      	subs	r3, r3, r2
 8001282:	80fb      	strh	r3, [r7, #6]
	dg1 = tm1637_NumberToSegments((uint8_t)(num / 100));
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	4a1f      	ldr	r2, [pc, #124]	; (8001304 <tm1637_ShowNumber+0xb8>)
 8001288:	fba2 2303 	umull	r2, r3, r2, r3
 800128c:	095b      	lsrs	r3, r3, #5
 800128e:	b29b      	uxth	r3, r3
 8001290:	b2db      	uxtb	r3, r3
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff ff4c 	bl	8001130 <tm1637_NumberToSegments>
 8001298:	4603      	mov	r3, r0
 800129a:	73bb      	strb	r3, [r7, #14]
	num = num % 100;
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	4a19      	ldr	r2, [pc, #100]	; (8001304 <tm1637_ShowNumber+0xb8>)
 80012a0:	fba2 1203 	umull	r1, r2, r2, r3
 80012a4:	0952      	lsrs	r2, r2, #5
 80012a6:	2164      	movs	r1, #100	; 0x64
 80012a8:	fb01 f202 	mul.w	r2, r1, r2
 80012ac:	1a9b      	subs	r3, r3, r2
 80012ae:	80fb      	strh	r3, [r7, #6]
	dg2 = tm1637_NumberToSegments((uint8_t)(num / 10));
 80012b0:	88fb      	ldrh	r3, [r7, #6]
 80012b2:	4a15      	ldr	r2, [pc, #84]	; (8001308 <tm1637_ShowNumber+0xbc>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	08db      	lsrs	r3, r3, #3
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ff36 	bl	8001130 <tm1637_NumberToSegments>
 80012c4:	4603      	mov	r3, r0
 80012c6:	737b      	strb	r3, [r7, #13]
	num = num % 10;
 80012c8:	88fa      	ldrh	r2, [r7, #6]
 80012ca:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <tm1637_ShowNumber+0xbc>)
 80012cc:	fba3 1302 	umull	r1, r3, r3, r2
 80012d0:	08d9      	lsrs	r1, r3, #3
 80012d2:	460b      	mov	r3, r1
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	440b      	add	r3, r1
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	80fb      	strh	r3, [r7, #6]
	dg3 = tm1637_NumberToSegments((uint8_t)num);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff24 	bl	8001130 <tm1637_NumberToSegments>
 80012e8:	4603      	mov	r3, r0
 80012ea:	733b      	strb	r3, [r7, #12]
	tm1637_DisplayUpdate(dg0,dg1,dg2,dg3);
 80012ec:	7b3b      	ldrb	r3, [r7, #12]
 80012ee:	7b7a      	ldrb	r2, [r7, #13]
 80012f0:	7bb9      	ldrb	r1, [r7, #14]
 80012f2:	7bf8      	ldrb	r0, [r7, #15]
 80012f4:	f7ff fedf 	bl	80010b6 <tm1637_DisplayUpdate>
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	10624dd3 	.word	0x10624dd3
 8001304:	51eb851f 	.word	0x51eb851f
 8001308:	cccccccd 	.word	0xcccccccd

0800130c <tm1637_Start>:

//=================================================
//Protocol functions

//Start transfer signal
void tm1637_Start(void){
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	tm1637_CLK_SetHigh();
 8001310:	f000 f884 	bl	800141c <tm1637_CLK_SetHigh>
	tm1637_DIO_SetHigh();
 8001314:	f000 f89a 	bl	800144c <tm1637_DIO_SetHigh>
	SomeDelay(5);
 8001318:	2005      	movs	r0, #5
 800131a:	f000 f863 	bl	80013e4 <SomeDelay>
	tm1637_DIO_SetLow();
 800131e:	f000 f8a1 	bl	8001464 <tm1637_DIO_SetLow>
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}

08001326 <tm1637_Stop>:

//Stop transfer signal
void tm1637_Stop(void){
 8001326:	b580      	push	{r7, lr}
 8001328:	af00      	add	r7, sp, #0
	tm1637_CLK_SetLow();
 800132a:	f000 f883 	bl	8001434 <tm1637_CLK_SetLow>
	SomeDelay(5);
 800132e:	2005      	movs	r0, #5
 8001330:	f000 f858 	bl	80013e4 <SomeDelay>
	tm1637_DIO_SetLow();
 8001334:	f000 f896 	bl	8001464 <tm1637_DIO_SetLow>
    SomeDelay(5);
 8001338:	2005      	movs	r0, #5
 800133a:	f000 f853 	bl	80013e4 <SomeDelay>
    tm1637_CLK_SetHigh();
 800133e:	f000 f86d 	bl	800141c <tm1637_CLK_SetHigh>
    SomeDelay(5);
 8001342:	2005      	movs	r0, #5
 8001344:	f000 f84e 	bl	80013e4 <SomeDelay>
    tm1637_DIO_SetHigh();
 8001348:	f000 f880 	bl	800144c <tm1637_DIO_SetHigh>
}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}

08001350 <tm1637_ReadACK>:

//Read ack signal
uint8_t tm1637_ReadACK(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	tm1637_CLK_SetLow();
 8001356:	f000 f86d 	bl	8001434 <tm1637_CLK_SetLow>
	tm1637_DIO_SetHigh();
 800135a:	f000 f877 	bl	800144c <tm1637_DIO_SetHigh>
	SomeDelay(7);
 800135e:	2007      	movs	r0, #7
 8001360:	f000 f840 	bl	80013e4 <SomeDelay>
    uint8_t d = HAL_GPIO_ReadPin(TM1637_DIO_PORT, TM1637_DIO_PIN);
 8001364:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001368:	4808      	ldr	r0, [pc, #32]	; (800138c <tm1637_ReadACK+0x3c>)
 800136a:	f000 fb43 	bl	80019f4 <HAL_GPIO_ReadPin>
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
	tm1637_CLK_SetHigh();
 8001372:	f000 f853 	bl	800141c <tm1637_CLK_SetHigh>
	SomeDelay(5);
 8001376:	2005      	movs	r0, #5
 8001378:	f000 f834 	bl	80013e4 <SomeDelay>
    tm1637_CLK_SetLow();
 800137c:	f000 f85a 	bl	8001434 <tm1637_CLK_SetLow>
    return d;
 8001380:	79fb      	ldrb	r3, [r7, #7]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40010c00 	.word	0x40010c00

08001390 <tm1637_WriteByte>:

//Send command or data into display
void tm1637_WriteByte(uint8_t data){
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 800139a:	2300      	movs	r3, #0
 800139c:	73fb      	strb	r3, [r7, #15]
 800139e:	e019      	b.n	80013d4 <tm1637_WriteByte+0x44>
    	tm1637_CLK_SetLow();
 80013a0:	f000 f848 	bl	8001434 <tm1637_CLK_SetLow>
        if (data & 0x01) {
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d002      	beq.n	80013b4 <tm1637_WriteByte+0x24>
        	tm1637_DIO_SetHigh();
 80013ae:	f000 f84d 	bl	800144c <tm1637_DIO_SetHigh>
 80013b2:	e001      	b.n	80013b8 <tm1637_WriteByte+0x28>
        } else {
        	tm1637_DIO_SetLow();
 80013b4:	f000 f856 	bl	8001464 <tm1637_DIO_SetLow>
        };
        SomeDelay(7);
 80013b8:	2007      	movs	r0, #7
 80013ba:	f000 f813 	bl	80013e4 <SomeDelay>
        data >>= 1;
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	085b      	lsrs	r3, r3, #1
 80013c2:	71fb      	strb	r3, [r7, #7]
        tm1637_CLK_SetHigh();
 80013c4:	f000 f82a 	bl	800141c <tm1637_CLK_SetHigh>
        SomeDelay(7);
 80013c8:	2007      	movs	r0, #7
 80013ca:	f000 f80b 	bl	80013e4 <SomeDelay>
    for (uint8_t i = 0; i < 8; i++) {
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	3301      	adds	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	2b07      	cmp	r3, #7
 80013d8:	d9e2      	bls.n	80013a0 <tm1637_WriteByte+0x10>
    };
}
 80013da:	bf00      	nop
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <SomeDelay>:

//=================================================
//We need some delay for protocol

//Delay approximately (0.95*i + 0.6) us on 72Mhz & optimization for size "-Os"
void SomeDelay(uint32_t i){
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
    while (i > 0) {
 80013ec:	e00c      	b.n	8001408 <SomeDelay+0x24>
    	for (uint32_t j = 0; j < 10; j++) {
 80013ee:	2300      	movs	r3, #0
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	e003      	b.n	80013fc <SomeDelay+0x18>
    		__NOP();
 80013f4:	bf00      	nop
    	for (uint32_t j = 0; j < 10; j++) {
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	3301      	adds	r3, #1
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2b09      	cmp	r3, #9
 8001400:	d9f8      	bls.n	80013f4 <SomeDelay+0x10>
    	};
    	i--;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3b01      	subs	r3, #1
 8001406:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1ef      	bne.n	80013ee <SomeDelay+0xa>
    };
}
 800140e:	bf00      	nop
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
	...

0800141c <tm1637_CLK_SetHigh>:

//=================================================
//Pins control functions

//Set 1 on CLK pin
void tm1637_CLK_SetHigh(void){
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TM1637_CLK_PORT, TM1637_CLK_PIN, GPIO_PIN_SET);//CLK
 8001420:	2201      	movs	r2, #1
 8001422:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001426:	4802      	ldr	r0, [pc, #8]	; (8001430 <tm1637_CLK_SetHigh+0x14>)
 8001428:	f000 fafb 	bl	8001a22 <HAL_GPIO_WritePin>
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40010c00 	.word	0x40010c00

08001434 <tm1637_CLK_SetLow>:

//Set 0 on CLK pin
void tm1637_CLK_SetLow(void){
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TM1637_CLK_PORT, TM1637_CLK_PIN, GPIO_PIN_RESET);//CLK
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800143e:	4802      	ldr	r0, [pc, #8]	; (8001448 <tm1637_CLK_SetLow+0x14>)
 8001440:	f000 faef 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40010c00 	.word	0x40010c00

0800144c <tm1637_DIO_SetHigh>:

//Set 1 on DIO pin
void tm1637_DIO_SetHigh(void){
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TM1637_DIO_PORT, TM1637_DIO_PIN, GPIO_PIN_SET);//DIO
 8001450:	2201      	movs	r2, #1
 8001452:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001456:	4802      	ldr	r0, [pc, #8]	; (8001460 <tm1637_DIO_SetHigh+0x14>)
 8001458:	f000 fae3 	bl	8001a22 <HAL_GPIO_WritePin>
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40010c00 	.word	0x40010c00

08001464 <tm1637_DIO_SetLow>:

//Set 0 on DIO pin
void tm1637_DIO_SetLow(void){
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TM1637_DIO_PORT, TM1637_DIO_PIN, GPIO_PIN_RESET);//DIO
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800146e:	4802      	ldr	r0, [pc, #8]	; (8001478 <tm1637_DIO_SetLow+0x14>)
 8001470:	f000 fad7 	bl	8001a22 <HAL_GPIO_WritePin>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40010c00 	.word	0x40010c00

0800147c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800147c:	f7ff fe00 	bl	8001080 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001480:	480b      	ldr	r0, [pc, #44]	; (80014b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001482:	490c      	ldr	r1, [pc, #48]	; (80014b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001484:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001486:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001488:	e002      	b.n	8001490 <LoopCopyDataInit>

0800148a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800148a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800148c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800148e:	3304      	adds	r3, #4

08001490 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001490:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001492:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001494:	d3f9      	bcc.n	800148a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001496:	4a09      	ldr	r2, [pc, #36]	; (80014bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001498:	4c09      	ldr	r4, [pc, #36]	; (80014c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800149a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800149c:	e001      	b.n	80014a2 <LoopFillZerobss>

0800149e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800149e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014a0:	3204      	adds	r2, #4

080014a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014a4:	d3fb      	bcc.n	800149e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014a6:	f003 fe8d 	bl	80051c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014aa:	f7ff fb41 	bl	8000b30 <main>
  bx lr
 80014ae:	4770      	bx	lr
  ldr r0, =_sdata
 80014b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014b4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80014b8:	08005448 	.word	0x08005448
  ldr r2, =_sbss
 80014bc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80014c0:	20000308 	.word	0x20000308

080014c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014c4:	e7fe      	b.n	80014c4 <ADC1_2_IRQHandler>
	...

080014c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <HAL_Init+0x28>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a07      	ldr	r2, [pc, #28]	; (80014f0 <HAL_Init+0x28>)
 80014d2:	f043 0310 	orr.w	r3, r3, #16
 80014d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014d8:	2003      	movs	r0, #3
 80014da:	f000 f8d1 	bl	8001680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014de:	2000      	movs	r0, #0
 80014e0:	f7ff fd22 	bl	8000f28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014e4:	f7ff fcd2 	bl	8000e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40022000 	.word	0x40022000

080014f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <HAL_IncTick+0x1c>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_IncTick+0x20>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4413      	add	r3, r2
 8001504:	4a03      	ldr	r2, [pc, #12]	; (8001514 <HAL_IncTick+0x20>)
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr
 8001510:	20000010 	.word	0x20000010
 8001514:	200002b4 	.word	0x200002b4

08001518 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return uwTick;
 800151c:	4b02      	ldr	r3, [pc, #8]	; (8001528 <HAL_GetTick+0x10>)
 800151e:	681b      	ldr	r3, [r3, #0]
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr
 8001528:	200002b4 	.word	0x200002b4

0800152c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800153c:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001548:	4013      	ands	r3, r2
 800154a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001554:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001558:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800155c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155e:	4a04      	ldr	r2, [pc, #16]	; (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	60d3      	str	r3, [r2, #12]
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <__NVIC_GetPriorityGrouping+0x18>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	0a1b      	lsrs	r3, r3, #8
 800157e:	f003 0307 	and.w	r3, r3, #7
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db0b      	blt.n	80015ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	f003 021f 	and.w	r2, r3, #31
 80015a8:	4906      	ldr	r1, [pc, #24]	; (80015c4 <__NVIC_EnableIRQ+0x34>)
 80015aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ae:	095b      	lsrs	r3, r3, #5
 80015b0:	2001      	movs	r0, #1
 80015b2:	fa00 f202 	lsl.w	r2, r0, r2
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	e000e100 	.word	0xe000e100

080015c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	6039      	str	r1, [r7, #0]
 80015d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	db0a      	blt.n	80015f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	490c      	ldr	r1, [pc, #48]	; (8001614 <__NVIC_SetPriority+0x4c>)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	0112      	lsls	r2, r2, #4
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	440b      	add	r3, r1
 80015ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f0:	e00a      	b.n	8001608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	b2da      	uxtb	r2, r3
 80015f6:	4908      	ldr	r1, [pc, #32]	; (8001618 <__NVIC_SetPriority+0x50>)
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	f003 030f 	and.w	r3, r3, #15
 80015fe:	3b04      	subs	r3, #4
 8001600:	0112      	lsls	r2, r2, #4
 8001602:	b2d2      	uxtb	r2, r2
 8001604:	440b      	add	r3, r1
 8001606:	761a      	strb	r2, [r3, #24]
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	e000e100 	.word	0xe000e100
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800161c:	b480      	push	{r7}
 800161e:	b089      	sub	sp, #36	; 0x24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f1c3 0307 	rsb	r3, r3, #7
 8001636:	2b04      	cmp	r3, #4
 8001638:	bf28      	it	cs
 800163a:	2304      	movcs	r3, #4
 800163c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3304      	adds	r3, #4
 8001642:	2b06      	cmp	r3, #6
 8001644:	d902      	bls.n	800164c <NVIC_EncodePriority+0x30>
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3b03      	subs	r3, #3
 800164a:	e000      	b.n	800164e <NVIC_EncodePriority+0x32>
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001650:	f04f 32ff 	mov.w	r2, #4294967295
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	43da      	mvns	r2, r3
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	401a      	ands	r2, r3
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001664:	f04f 31ff 	mov.w	r1, #4294967295
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	fa01 f303 	lsl.w	r3, r1, r3
 800166e:	43d9      	mvns	r1, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	4313      	orrs	r3, r2
         );
}
 8001676:	4618      	mov	r0, r3
 8001678:	3724      	adds	r7, #36	; 0x24
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff4f 	bl	800152c <__NVIC_SetPriorityGrouping>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	4603      	mov	r3, r0
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
 80016a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016a8:	f7ff ff64 	bl	8001574 <__NVIC_GetPriorityGrouping>
 80016ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	68b9      	ldr	r1, [r7, #8]
 80016b2:	6978      	ldr	r0, [r7, #20]
 80016b4:	f7ff ffb2 	bl	800161c <NVIC_EncodePriority>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016be:	4611      	mov	r1, r2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff81 	bl	80015c8 <__NVIC_SetPriority>
}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff57 	bl	8001590 <__NVIC_EnableIRQ>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b08b      	sub	sp, #44	; 0x2c
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016fe:	e169      	b.n	80019d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001700:	2201      	movs	r2, #1
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	69fa      	ldr	r2, [r7, #28]
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	429a      	cmp	r2, r3
 800171a:	f040 8158 	bne.w	80019ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	4a9a      	ldr	r2, [pc, #616]	; (800198c <HAL_GPIO_Init+0x2a0>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d05e      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001728:	4a98      	ldr	r2, [pc, #608]	; (800198c <HAL_GPIO_Init+0x2a0>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d875      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 800172e:	4a98      	ldr	r2, [pc, #608]	; (8001990 <HAL_GPIO_Init+0x2a4>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d058      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001734:	4a96      	ldr	r2, [pc, #600]	; (8001990 <HAL_GPIO_Init+0x2a4>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d86f      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 800173a:	4a96      	ldr	r2, [pc, #600]	; (8001994 <HAL_GPIO_Init+0x2a8>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d052      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001740:	4a94      	ldr	r2, [pc, #592]	; (8001994 <HAL_GPIO_Init+0x2a8>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d869      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 8001746:	4a94      	ldr	r2, [pc, #592]	; (8001998 <HAL_GPIO_Init+0x2ac>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d04c      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 800174c:	4a92      	ldr	r2, [pc, #584]	; (8001998 <HAL_GPIO_Init+0x2ac>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d863      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 8001752:	4a92      	ldr	r2, [pc, #584]	; (800199c <HAL_GPIO_Init+0x2b0>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d046      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
 8001758:	4a90      	ldr	r2, [pc, #576]	; (800199c <HAL_GPIO_Init+0x2b0>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d85d      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 800175e:	2b12      	cmp	r3, #18
 8001760:	d82a      	bhi.n	80017b8 <HAL_GPIO_Init+0xcc>
 8001762:	2b12      	cmp	r3, #18
 8001764:	d859      	bhi.n	800181a <HAL_GPIO_Init+0x12e>
 8001766:	a201      	add	r2, pc, #4	; (adr r2, 800176c <HAL_GPIO_Init+0x80>)
 8001768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800176c:	080017e7 	.word	0x080017e7
 8001770:	080017c1 	.word	0x080017c1
 8001774:	080017d3 	.word	0x080017d3
 8001778:	08001815 	.word	0x08001815
 800177c:	0800181b 	.word	0x0800181b
 8001780:	0800181b 	.word	0x0800181b
 8001784:	0800181b 	.word	0x0800181b
 8001788:	0800181b 	.word	0x0800181b
 800178c:	0800181b 	.word	0x0800181b
 8001790:	0800181b 	.word	0x0800181b
 8001794:	0800181b 	.word	0x0800181b
 8001798:	0800181b 	.word	0x0800181b
 800179c:	0800181b 	.word	0x0800181b
 80017a0:	0800181b 	.word	0x0800181b
 80017a4:	0800181b 	.word	0x0800181b
 80017a8:	0800181b 	.word	0x0800181b
 80017ac:	0800181b 	.word	0x0800181b
 80017b0:	080017c9 	.word	0x080017c9
 80017b4:	080017dd 	.word	0x080017dd
 80017b8:	4a79      	ldr	r2, [pc, #484]	; (80019a0 <HAL_GPIO_Init+0x2b4>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d013      	beq.n	80017e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017be:	e02c      	b.n	800181a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	623b      	str	r3, [r7, #32]
          break;
 80017c6:	e029      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	3304      	adds	r3, #4
 80017ce:	623b      	str	r3, [r7, #32]
          break;
 80017d0:	e024      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	3308      	adds	r3, #8
 80017d8:	623b      	str	r3, [r7, #32]
          break;
 80017da:	e01f      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	330c      	adds	r3, #12
 80017e2:	623b      	str	r3, [r7, #32]
          break;
 80017e4:	e01a      	b.n	800181c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d102      	bne.n	80017f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017ee:	2304      	movs	r3, #4
 80017f0:	623b      	str	r3, [r7, #32]
          break;
 80017f2:	e013      	b.n	800181c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d105      	bne.n	8001808 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017fc:	2308      	movs	r3, #8
 80017fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	69fa      	ldr	r2, [r7, #28]
 8001804:	611a      	str	r2, [r3, #16]
          break;
 8001806:	e009      	b.n	800181c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001808:	2308      	movs	r3, #8
 800180a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	69fa      	ldr	r2, [r7, #28]
 8001810:	615a      	str	r2, [r3, #20]
          break;
 8001812:	e003      	b.n	800181c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001814:	2300      	movs	r3, #0
 8001816:	623b      	str	r3, [r7, #32]
          break;
 8001818:	e000      	b.n	800181c <HAL_GPIO_Init+0x130>
          break;
 800181a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	2bff      	cmp	r3, #255	; 0xff
 8001820:	d801      	bhi.n	8001826 <HAL_GPIO_Init+0x13a>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	e001      	b.n	800182a <HAL_GPIO_Init+0x13e>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3304      	adds	r3, #4
 800182a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	2bff      	cmp	r3, #255	; 0xff
 8001830:	d802      	bhi.n	8001838 <HAL_GPIO_Init+0x14c>
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	e002      	b.n	800183e <HAL_GPIO_Init+0x152>
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	3b08      	subs	r3, #8
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	210f      	movs	r1, #15
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	fa01 f303 	lsl.w	r3, r1, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	401a      	ands	r2, r3
 8001850:	6a39      	ldr	r1, [r7, #32]
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	fa01 f303 	lsl.w	r3, r1, r3
 8001858:	431a      	orrs	r2, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80b1 	beq.w	80019ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800186c:	4b4d      	ldr	r3, [pc, #308]	; (80019a4 <HAL_GPIO_Init+0x2b8>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a4c      	ldr	r2, [pc, #304]	; (80019a4 <HAL_GPIO_Init+0x2b8>)
 8001872:	f043 0301 	orr.w	r3, r3, #1
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b4a      	ldr	r3, [pc, #296]	; (80019a4 <HAL_GPIO_Init+0x2b8>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001884:	4a48      	ldr	r2, [pc, #288]	; (80019a8 <HAL_GPIO_Init+0x2bc>)
 8001886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	3302      	adds	r3, #2
 800188c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001890:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001894:	f003 0303 	and.w	r3, r3, #3
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	220f      	movs	r2, #15
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4013      	ands	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a40      	ldr	r2, [pc, #256]	; (80019ac <HAL_GPIO_Init+0x2c0>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d013      	beq.n	80018d8 <HAL_GPIO_Init+0x1ec>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a3f      	ldr	r2, [pc, #252]	; (80019b0 <HAL_GPIO_Init+0x2c4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d00d      	beq.n	80018d4 <HAL_GPIO_Init+0x1e8>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a3e      	ldr	r2, [pc, #248]	; (80019b4 <HAL_GPIO_Init+0x2c8>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d007      	beq.n	80018d0 <HAL_GPIO_Init+0x1e4>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a3d      	ldr	r2, [pc, #244]	; (80019b8 <HAL_GPIO_Init+0x2cc>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d101      	bne.n	80018cc <HAL_GPIO_Init+0x1e0>
 80018c8:	2303      	movs	r3, #3
 80018ca:	e006      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018cc:	2304      	movs	r3, #4
 80018ce:	e004      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018d0:	2302      	movs	r3, #2
 80018d2:	e002      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018d4:	2301      	movs	r3, #1
 80018d6:	e000      	b.n	80018da <HAL_GPIO_Init+0x1ee>
 80018d8:	2300      	movs	r3, #0
 80018da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018dc:	f002 0203 	and.w	r2, r2, #3
 80018e0:	0092      	lsls	r2, r2, #2
 80018e2:	4093      	lsls	r3, r2
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018ea:	492f      	ldr	r1, [pc, #188]	; (80019a8 <HAL_GPIO_Init+0x2bc>)
 80018ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ee:	089b      	lsrs	r3, r3, #2
 80018f0:	3302      	adds	r3, #2
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d006      	beq.n	8001912 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001904:	4b2d      	ldr	r3, [pc, #180]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	492c      	ldr	r1, [pc, #176]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	4313      	orrs	r3, r2
 800190e:	608b      	str	r3, [r1, #8]
 8001910:	e006      	b.n	8001920 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001912:	4b2a      	ldr	r3, [pc, #168]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001914:	689a      	ldr	r2, [r3, #8]
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	43db      	mvns	r3, r3
 800191a:	4928      	ldr	r1, [pc, #160]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800191c:	4013      	ands	r3, r2
 800191e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800192c:	4b23      	ldr	r3, [pc, #140]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	4922      	ldr	r1, [pc, #136]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	4313      	orrs	r3, r2
 8001936:	60cb      	str	r3, [r1, #12]
 8001938:	e006      	b.n	8001948 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800193a:	4b20      	ldr	r3, [pc, #128]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800193c:	68da      	ldr	r2, [r3, #12]
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	43db      	mvns	r3, r3
 8001942:	491e      	ldr	r1, [pc, #120]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001944:	4013      	ands	r3, r2
 8001946:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d006      	beq.n	8001962 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001954:	4b19      	ldr	r3, [pc, #100]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	4918      	ldr	r1, [pc, #96]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	4313      	orrs	r3, r2
 800195e:	604b      	str	r3, [r1, #4]
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001962:	4b16      	ldr	r3, [pc, #88]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	43db      	mvns	r3, r3
 800196a:	4914      	ldr	r1, [pc, #80]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800196c:	4013      	ands	r3, r2
 800196e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d021      	beq.n	80019c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800197c:	4b0f      	ldr	r3, [pc, #60]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	490e      	ldr	r1, [pc, #56]	; (80019bc <HAL_GPIO_Init+0x2d0>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	600b      	str	r3, [r1, #0]
 8001988:	e021      	b.n	80019ce <HAL_GPIO_Init+0x2e2>
 800198a:	bf00      	nop
 800198c:	10320000 	.word	0x10320000
 8001990:	10310000 	.word	0x10310000
 8001994:	10220000 	.word	0x10220000
 8001998:	10210000 	.word	0x10210000
 800199c:	10120000 	.word	0x10120000
 80019a0:	10110000 	.word	0x10110000
 80019a4:	40021000 	.word	0x40021000
 80019a8:	40010000 	.word	0x40010000
 80019ac:	40010800 	.word	0x40010800
 80019b0:	40010c00 	.word	0x40010c00
 80019b4:	40011000 	.word	0x40011000
 80019b8:	40011400 	.word	0x40011400
 80019bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019c0:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <HAL_GPIO_Init+0x304>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	43db      	mvns	r3, r3
 80019c8:	4909      	ldr	r1, [pc, #36]	; (80019f0 <HAL_GPIO_Init+0x304>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	3301      	adds	r3, #1
 80019d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019da:	fa22 f303 	lsr.w	r3, r2, r3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f47f ae8e 	bne.w	8001700 <HAL_GPIO_Init+0x14>
  }
}
 80019e4:	bf00      	nop
 80019e6:	bf00      	nop
 80019e8:	372c      	adds	r7, #44	; 0x2c
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	40010400 	.word	0x40010400

080019f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689a      	ldr	r2, [r3, #8]
 8001a04:	887b      	ldrh	r3, [r7, #2]
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d002      	beq.n	8001a12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
 8001a10:	e001      	b.n	8001a16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	807b      	strh	r3, [r7, #2]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a32:	787b      	ldrb	r3, [r7, #1]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a38:	887a      	ldrh	r2, [r7, #2]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a3e:	e003      	b.n	8001a48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a40:	887b      	ldrh	r3, [r7, #2]
 8001a42:	041a      	lsls	r2, r3, #16
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	611a      	str	r2, [r3, #16]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
	...

08001a54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e26c      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 8087 	beq.w	8001b82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a74:	4b92      	ldr	r3, [pc, #584]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f003 030c 	and.w	r3, r3, #12
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d00c      	beq.n	8001a9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a80:	4b8f      	ldr	r3, [pc, #572]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 030c 	and.w	r3, r3, #12
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d112      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x5e>
 8001a8c:	4b8c      	ldr	r3, [pc, #560]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a98:	d10b      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a9a:	4b89      	ldr	r3, [pc, #548]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d06c      	beq.n	8001b80 <HAL_RCC_OscConfig+0x12c>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d168      	bne.n	8001b80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e246      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aba:	d106      	bne.n	8001aca <HAL_RCC_OscConfig+0x76>
 8001abc:	4b80      	ldr	r3, [pc, #512]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a7f      	ldr	r2, [pc, #508]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	e02e      	b.n	8001b28 <HAL_RCC_OscConfig+0xd4>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10c      	bne.n	8001aec <HAL_RCC_OscConfig+0x98>
 8001ad2:	4b7b      	ldr	r3, [pc, #492]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a7a      	ldr	r2, [pc, #488]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ad8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	4b78      	ldr	r3, [pc, #480]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a77      	ldr	r2, [pc, #476]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	e01d      	b.n	8001b28 <HAL_RCC_OscConfig+0xd4>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0xbc>
 8001af6:	4b72      	ldr	r3, [pc, #456]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a71      	ldr	r2, [pc, #452]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	4b6f      	ldr	r3, [pc, #444]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a6e      	ldr	r2, [pc, #440]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	e00b      	b.n	8001b28 <HAL_RCC_OscConfig+0xd4>
 8001b10:	4b6b      	ldr	r3, [pc, #428]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a6a      	ldr	r2, [pc, #424]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b1a:	6013      	str	r3, [r2, #0]
 8001b1c:	4b68      	ldr	r3, [pc, #416]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a67      	ldr	r2, [pc, #412]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d013      	beq.n	8001b58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b30:	f7ff fcf2 	bl	8001518 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b38:	f7ff fcee 	bl	8001518 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b64      	cmp	r3, #100	; 0x64
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e1fa      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4a:	4b5d      	ldr	r3, [pc, #372]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d0f0      	beq.n	8001b38 <HAL_RCC_OscConfig+0xe4>
 8001b56:	e014      	b.n	8001b82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b58:	f7ff fcde 	bl	8001518 <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b60:	f7ff fcda 	bl	8001518 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b64      	cmp	r3, #100	; 0x64
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e1e6      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b72:	4b53      	ldr	r3, [pc, #332]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1f0      	bne.n	8001b60 <HAL_RCC_OscConfig+0x10c>
 8001b7e:	e000      	b.n	8001b82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0302 	and.w	r3, r3, #2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d063      	beq.n	8001c56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b8e:	4b4c      	ldr	r3, [pc, #304]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f003 030c 	and.w	r3, r3, #12
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00b      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b9a:	4b49      	ldr	r3, [pc, #292]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f003 030c 	and.w	r3, r3, #12
 8001ba2:	2b08      	cmp	r3, #8
 8001ba4:	d11c      	bne.n	8001be0 <HAL_RCC_OscConfig+0x18c>
 8001ba6:	4b46      	ldr	r3, [pc, #280]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d116      	bne.n	8001be0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bb2:	4b43      	ldr	r3, [pc, #268]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d005      	beq.n	8001bca <HAL_RCC_OscConfig+0x176>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d001      	beq.n	8001bca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e1ba      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bca:	4b3d      	ldr	r3, [pc, #244]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	4939      	ldr	r1, [pc, #228]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bde:	e03a      	b.n	8001c56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d020      	beq.n	8001c2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001be8:	4b36      	ldr	r3, [pc, #216]	; (8001cc4 <HAL_RCC_OscConfig+0x270>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bee:	f7ff fc93 	bl	8001518 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf6:	f7ff fc8f 	bl	8001518 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e19b      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c08:	4b2d      	ldr	r3, [pc, #180]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0f0      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c14:	4b2a      	ldr	r3, [pc, #168]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	4927      	ldr	r1, [pc, #156]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
 8001c28:	e015      	b.n	8001c56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c2a:	4b26      	ldr	r3, [pc, #152]	; (8001cc4 <HAL_RCC_OscConfig+0x270>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff fc72 	bl	8001518 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c38:	f7ff fc6e 	bl	8001518 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e17a      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c4a:	4b1d      	ldr	r3, [pc, #116]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d03a      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d019      	beq.n	8001c9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c6a:	4b17      	ldr	r3, [pc, #92]	; (8001cc8 <HAL_RCC_OscConfig+0x274>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c70:	f7ff fc52 	bl	8001518 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c78:	f7ff fc4e 	bl	8001518 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e15a      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	; (8001cc0 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c96:	2001      	movs	r0, #1
 8001c98:	f000 fae8 	bl	800226c <RCC_Delay>
 8001c9c:	e01c      	b.n	8001cd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	; (8001cc8 <HAL_RCC_OscConfig+0x274>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca4:	f7ff fc38 	bl	8001518 <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001caa:	e00f      	b.n	8001ccc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cac:	f7ff fc34 	bl	8001518 <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d908      	bls.n	8001ccc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e140      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	42420000 	.word	0x42420000
 8001cc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ccc:	4b9e      	ldr	r3, [pc, #632]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd0:	f003 0302 	and.w	r3, r3, #2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1e9      	bne.n	8001cac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0304 	and.w	r3, r3, #4
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f000 80a6 	beq.w	8001e32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cea:	4b97      	ldr	r3, [pc, #604]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10d      	bne.n	8001d12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf6:	4b94      	ldr	r3, [pc, #592]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	4a93      	ldr	r2, [pc, #588]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d00:	61d3      	str	r3, [r2, #28]
 8001d02:	4b91      	ldr	r3, [pc, #580]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d12:	4b8e      	ldr	r3, [pc, #568]	; (8001f4c <HAL_RCC_OscConfig+0x4f8>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d118      	bne.n	8001d50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d1e:	4b8b      	ldr	r3, [pc, #556]	; (8001f4c <HAL_RCC_OscConfig+0x4f8>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a8a      	ldr	r2, [pc, #552]	; (8001f4c <HAL_RCC_OscConfig+0x4f8>)
 8001d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d2a:	f7ff fbf5 	bl	8001518 <HAL_GetTick>
 8001d2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d32:	f7ff fbf1 	bl	8001518 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b64      	cmp	r3, #100	; 0x64
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e0fd      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d44:	4b81      	ldr	r3, [pc, #516]	; (8001f4c <HAL_RCC_OscConfig+0x4f8>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0f0      	beq.n	8001d32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d106      	bne.n	8001d66 <HAL_RCC_OscConfig+0x312>
 8001d58:	4b7b      	ldr	r3, [pc, #492]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	4a7a      	ldr	r2, [pc, #488]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	6213      	str	r3, [r2, #32]
 8001d64:	e02d      	b.n	8001dc2 <HAL_RCC_OscConfig+0x36e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d10c      	bne.n	8001d88 <HAL_RCC_OscConfig+0x334>
 8001d6e:	4b76      	ldr	r3, [pc, #472]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	4a75      	ldr	r2, [pc, #468]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	f023 0301 	bic.w	r3, r3, #1
 8001d78:	6213      	str	r3, [r2, #32]
 8001d7a:	4b73      	ldr	r3, [pc, #460]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	4a72      	ldr	r2, [pc, #456]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d80:	f023 0304 	bic.w	r3, r3, #4
 8001d84:	6213      	str	r3, [r2, #32]
 8001d86:	e01c      	b.n	8001dc2 <HAL_RCC_OscConfig+0x36e>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	2b05      	cmp	r3, #5
 8001d8e:	d10c      	bne.n	8001daa <HAL_RCC_OscConfig+0x356>
 8001d90:	4b6d      	ldr	r3, [pc, #436]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	4a6c      	ldr	r2, [pc, #432]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d96:	f043 0304 	orr.w	r3, r3, #4
 8001d9a:	6213      	str	r3, [r2, #32]
 8001d9c:	4b6a      	ldr	r3, [pc, #424]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	4a69      	ldr	r2, [pc, #420]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001da2:	f043 0301 	orr.w	r3, r3, #1
 8001da6:	6213      	str	r3, [r2, #32]
 8001da8:	e00b      	b.n	8001dc2 <HAL_RCC_OscConfig+0x36e>
 8001daa:	4b67      	ldr	r3, [pc, #412]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	4a66      	ldr	r2, [pc, #408]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001db0:	f023 0301 	bic.w	r3, r3, #1
 8001db4:	6213      	str	r3, [r2, #32]
 8001db6:	4b64      	ldr	r3, [pc, #400]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	4a63      	ldr	r2, [pc, #396]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001dbc:	f023 0304 	bic.w	r3, r3, #4
 8001dc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d015      	beq.n	8001df6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dca:	f7ff fba5 	bl	8001518 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd0:	e00a      	b.n	8001de8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd2:	f7ff fba1 	bl	8001518 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e0ab      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de8:	4b57      	ldr	r3, [pc, #348]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0ee      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x37e>
 8001df4:	e014      	b.n	8001e20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df6:	f7ff fb8f 	bl	8001518 <HAL_GetTick>
 8001dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dfc:	e00a      	b.n	8001e14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dfe:	f7ff fb8b 	bl	8001518 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e095      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e14:	4b4c      	ldr	r3, [pc, #304]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1ee      	bne.n	8001dfe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e20:	7dfb      	ldrb	r3, [r7, #23]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d105      	bne.n	8001e32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e26:	4b48      	ldr	r3, [pc, #288]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	4a47      	ldr	r2, [pc, #284]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 8081 	beq.w	8001f3e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e3c:	4b42      	ldr	r3, [pc, #264]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d061      	beq.n	8001f0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69db      	ldr	r3, [r3, #28]
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d146      	bne.n	8001ede <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e50:	4b3f      	ldr	r3, [pc, #252]	; (8001f50 <HAL_RCC_OscConfig+0x4fc>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e56:	f7ff fb5f 	bl	8001518 <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e5c:	e008      	b.n	8001e70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e5e:	f7ff fb5b 	bl	8001518 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e067      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e70:	4b35      	ldr	r3, [pc, #212]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1f0      	bne.n	8001e5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e84:	d108      	bne.n	8001e98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e86:	4b30      	ldr	r3, [pc, #192]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	492d      	ldr	r1, [pc, #180]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e98:	4b2b      	ldr	r3, [pc, #172]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a19      	ldr	r1, [r3, #32]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea8:	430b      	orrs	r3, r1
 8001eaa:	4927      	ldr	r1, [pc, #156]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eb0:	4b27      	ldr	r3, [pc, #156]	; (8001f50 <HAL_RCC_OscConfig+0x4fc>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7ff fb2f 	bl	8001518 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebe:	f7ff fb2b 	bl	8001518 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e037      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ed0:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x46a>
 8001edc:	e02f      	b.n	8001f3e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ede:	4b1c      	ldr	r3, [pc, #112]	; (8001f50 <HAL_RCC_OscConfig+0x4fc>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff fb18 	bl	8001518 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eec:	f7ff fb14 	bl	8001518 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e020      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x498>
 8001f0a:	e018      	b.n	8001f3e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69db      	ldr	r3, [r3, #28]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d101      	bne.n	8001f18 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e013      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f18:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <HAL_RCC_OscConfig+0x4f4>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d106      	bne.n	8001f3a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d001      	beq.n	8001f3e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40007000 	.word	0x40007000
 8001f50:	42420060 	.word	0x42420060

08001f54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e0d0      	b.n	800210a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f68:	4b6a      	ldr	r3, [pc, #424]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d910      	bls.n	8001f98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f76:	4b67      	ldr	r3, [pc, #412]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f023 0207 	bic.w	r2, r3, #7
 8001f7e:	4965      	ldr	r1, [pc, #404]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f86:	4b63      	ldr	r3, [pc, #396]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d001      	beq.n	8001f98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e0b8      	b.n	800210a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d020      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fb0:	4b59      	ldr	r3, [pc, #356]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	4a58      	ldr	r2, [pc, #352]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001fba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0308 	and.w	r3, r3, #8
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d005      	beq.n	8001fd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fc8:	4b53      	ldr	r3, [pc, #332]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	4a52      	ldr	r2, [pc, #328]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8001fce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001fd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fd4:	4b50      	ldr	r3, [pc, #320]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	494d      	ldr	r1, [pc, #308]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d040      	beq.n	8002074 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d107      	bne.n	800200a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffa:	4b47      	ldr	r3, [pc, #284]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d115      	bne.n	8002032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e07f      	b.n	800210a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	2b02      	cmp	r3, #2
 8002010:	d107      	bne.n	8002022 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002012:	4b41      	ldr	r3, [pc, #260]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d109      	bne.n	8002032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e073      	b.n	800210a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002022:	4b3d      	ldr	r3, [pc, #244]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e06b      	b.n	800210a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002032:	4b39      	ldr	r3, [pc, #228]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f023 0203 	bic.w	r2, r3, #3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	4936      	ldr	r1, [pc, #216]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8002040:	4313      	orrs	r3, r2
 8002042:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002044:	f7ff fa68 	bl	8001518 <HAL_GetTick>
 8002048:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204a:	e00a      	b.n	8002062 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800204c:	f7ff fa64 	bl	8001518 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	f241 3288 	movw	r2, #5000	; 0x1388
 800205a:	4293      	cmp	r3, r2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e053      	b.n	800210a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002062:	4b2d      	ldr	r3, [pc, #180]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f003 020c 	and.w	r2, r3, #12
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	429a      	cmp	r2, r3
 8002072:	d1eb      	bne.n	800204c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002074:	4b27      	ldr	r3, [pc, #156]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	429a      	cmp	r2, r3
 8002080:	d210      	bcs.n	80020a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002082:	4b24      	ldr	r3, [pc, #144]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f023 0207 	bic.w	r2, r3, #7
 800208a:	4922      	ldr	r1, [pc, #136]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	4313      	orrs	r3, r2
 8002090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002092:	4b20      	ldr	r3, [pc, #128]	; (8002114 <HAL_RCC_ClockConfig+0x1c0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	d001      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e032      	b.n	800210a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d008      	beq.n	80020c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020b0:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	4916      	ldr	r1, [pc, #88]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d009      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020ce:	4b12      	ldr	r3, [pc, #72]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	490e      	ldr	r1, [pc, #56]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020e2:	f000 f821 	bl	8002128 <HAL_RCC_GetSysClockFreq>
 80020e6:	4602      	mov	r2, r0
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <HAL_RCC_ClockConfig+0x1c4>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	091b      	lsrs	r3, r3, #4
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	490a      	ldr	r1, [pc, #40]	; (800211c <HAL_RCC_ClockConfig+0x1c8>)
 80020f4:	5ccb      	ldrb	r3, [r1, r3]
 80020f6:	fa22 f303 	lsr.w	r3, r2, r3
 80020fa:	4a09      	ldr	r2, [pc, #36]	; (8002120 <HAL_RCC_ClockConfig+0x1cc>)
 80020fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020fe:	4b09      	ldr	r3, [pc, #36]	; (8002124 <HAL_RCC_ClockConfig+0x1d0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f7fe ff10 	bl	8000f28 <HAL_InitTick>

  return HAL_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40022000 	.word	0x40022000
 8002118:	40021000 	.word	0x40021000
 800211c:	08005414 	.word	0x08005414
 8002120:	20000008 	.word	0x20000008
 8002124:	2000000c 	.word	0x2000000c

08002128 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002128:	b480      	push	{r7}
 800212a:	b087      	sub	sp, #28
 800212c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800212e:	2300      	movs	r3, #0
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	2300      	movs	r3, #0
 800213c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002142:	4b1e      	ldr	r3, [pc, #120]	; (80021bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	2b04      	cmp	r3, #4
 8002150:	d002      	beq.n	8002158 <HAL_RCC_GetSysClockFreq+0x30>
 8002152:	2b08      	cmp	r3, #8
 8002154:	d003      	beq.n	800215e <HAL_RCC_GetSysClockFreq+0x36>
 8002156:	e027      	b.n	80021a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800215a:	613b      	str	r3, [r7, #16]
      break;
 800215c:	e027      	b.n	80021ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	0c9b      	lsrs	r3, r3, #18
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	4a17      	ldr	r2, [pc, #92]	; (80021c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002168:	5cd3      	ldrb	r3, [r2, r3]
 800216a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d010      	beq.n	8002198 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002176:	4b11      	ldr	r3, [pc, #68]	; (80021bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	0c5b      	lsrs	r3, r3, #17
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	4a11      	ldr	r2, [pc, #68]	; (80021c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002182:	5cd3      	ldrb	r3, [r2, r3]
 8002184:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a0d      	ldr	r2, [pc, #52]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800218a:	fb02 f203 	mul.w	r2, r2, r3
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	fbb2 f3f3 	udiv	r3, r2, r3
 8002194:	617b      	str	r3, [r7, #20]
 8002196:	e004      	b.n	80021a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a0c      	ldr	r2, [pc, #48]	; (80021cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800219c:	fb02 f303 	mul.w	r3, r2, r3
 80021a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	613b      	str	r3, [r7, #16]
      break;
 80021a6:	e002      	b.n	80021ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021a8:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80021aa:	613b      	str	r3, [r7, #16]
      break;
 80021ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021ae:	693b      	ldr	r3, [r7, #16]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	371c      	adds	r7, #28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40021000 	.word	0x40021000
 80021c0:	007a1200 	.word	0x007a1200
 80021c4:	0800542c 	.word	0x0800542c
 80021c8:	0800543c 	.word	0x0800543c
 80021cc:	003d0900 	.word	0x003d0900

080021d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021d4:	4b02      	ldr	r3, [pc, #8]	; (80021e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr
 80021e0:	20000008 	.word	0x20000008

080021e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021e8:	f7ff fff2 	bl	80021d0 <HAL_RCC_GetHCLKFreq>
 80021ec:	4602      	mov	r2, r0
 80021ee:	4b05      	ldr	r3, [pc, #20]	; (8002204 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	0adb      	lsrs	r3, r3, #11
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	4903      	ldr	r1, [pc, #12]	; (8002208 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021fa:	5ccb      	ldrb	r3, [r1, r3]
 80021fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002200:	4618      	mov	r0, r3
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	08005424 	.word	0x08005424

0800220c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	220f      	movs	r2, #15
 800221a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800221c:	4b11      	ldr	r3, [pc, #68]	; (8002264 <HAL_RCC_GetClockConfig+0x58>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0203 	and.w	r2, r3, #3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002228:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <HAL_RCC_GetClockConfig+0x58>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002234:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <HAL_RCC_GetClockConfig+0x58>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002240:	4b08      	ldr	r3, [pc, #32]	; (8002264 <HAL_RCC_GetClockConfig+0x58>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	08db      	lsrs	r3, r3, #3
 8002246:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_RCC_GetClockConfig+0x5c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0207 	and.w	r2, r3, #7
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr
 8002264:	40021000 	.word	0x40021000
 8002268:	40022000 	.word	0x40022000

0800226c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002274:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <RCC_Delay+0x34>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <RCC_Delay+0x38>)
 800227a:	fba2 2303 	umull	r2, r3, r2, r3
 800227e:	0a5b      	lsrs	r3, r3, #9
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002288:	bf00      	nop
  }
  while (Delay --);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1e5a      	subs	r2, r3, #1
 800228e:	60fa      	str	r2, [r7, #12]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1f9      	bne.n	8002288 <RCC_Delay+0x1c>
}
 8002294:	bf00      	nop
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	20000008 	.word	0x20000008
 80022a4:	10624dd3 	.word	0x10624dd3

080022a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e041      	b.n	800233e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d106      	bne.n	80022d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7fe fe0e 	bl	8000ef0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3304      	adds	r3, #4
 80022e4:	4619      	mov	r1, r3
 80022e6:	4610      	mov	r0, r2
 80022e8:	f000 fabe 	bl	8002868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b01      	cmp	r3, #1
 800235a:	d001      	beq.n	8002360 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e032      	b.n	80023c6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2202      	movs	r2, #2
 8002364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a18      	ldr	r2, [pc, #96]	; (80023d0 <HAL_TIM_Base_Start+0x88>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d00e      	beq.n	8002390 <HAL_TIM_Base_Start+0x48>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800237a:	d009      	beq.n	8002390 <HAL_TIM_Base_Start+0x48>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a14      	ldr	r2, [pc, #80]	; (80023d4 <HAL_TIM_Base_Start+0x8c>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d004      	beq.n	8002390 <HAL_TIM_Base_Start+0x48>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a13      	ldr	r2, [pc, #76]	; (80023d8 <HAL_TIM_Base_Start+0x90>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d111      	bne.n	80023b4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d010      	beq.n	80023c4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f042 0201 	orr.w	r2, r2, #1
 80023b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023b2:	e007      	b.n	80023c4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr
 80023d0:	40012c00 	.word	0x40012c00
 80023d4:	40000400 	.word	0x40000400
 80023d8:	40000800 	.word	0x40000800

080023dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d001      	beq.n	80023f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e03a      	b.n	800246a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f042 0201 	orr.w	r2, r2, #1
 800240a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a18      	ldr	r2, [pc, #96]	; (8002474 <HAL_TIM_Base_Start_IT+0x98>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d00e      	beq.n	8002434 <HAL_TIM_Base_Start_IT+0x58>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800241e:	d009      	beq.n	8002434 <HAL_TIM_Base_Start_IT+0x58>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a14      	ldr	r2, [pc, #80]	; (8002478 <HAL_TIM_Base_Start_IT+0x9c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d004      	beq.n	8002434 <HAL_TIM_Base_Start_IT+0x58>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a13      	ldr	r2, [pc, #76]	; (800247c <HAL_TIM_Base_Start_IT+0xa0>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d111      	bne.n	8002458 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2b06      	cmp	r3, #6
 8002444:	d010      	beq.n	8002468 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f042 0201 	orr.w	r2, r2, #1
 8002454:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002456:	e007      	b.n	8002468 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0201 	orr.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	40012c00 	.word	0x40012c00
 8002478:	40000400 	.word	0x40000400
 800247c:	40000800 	.word	0x40000800

08002480 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b02      	cmp	r3, #2
 8002494:	d122      	bne.n	80024dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d11b      	bne.n	80024dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f06f 0202 	mvn.w	r2, #2
 80024ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2201      	movs	r2, #1
 80024b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	f003 0303 	and.w	r3, r3, #3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f9b4 	bl	8002830 <HAL_TIM_IC_CaptureCallback>
 80024c8:	e005      	b.n	80024d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f9a7 	bl	800281e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f9b6 	bl	8002842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	f003 0304 	and.w	r3, r3, #4
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d122      	bne.n	8002530 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	f003 0304 	and.w	r3, r3, #4
 80024f4:	2b04      	cmp	r3, #4
 80024f6:	d11b      	bne.n	8002530 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f06f 0204 	mvn.w	r2, #4
 8002500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2202      	movs	r2, #2
 8002506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f98a 	bl	8002830 <HAL_TIM_IC_CaptureCallback>
 800251c:	e005      	b.n	800252a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f97d 	bl	800281e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f000 f98c 	bl	8002842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b08      	cmp	r3, #8
 800253c:	d122      	bne.n	8002584 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	f003 0308 	and.w	r3, r3, #8
 8002548:	2b08      	cmp	r3, #8
 800254a:	d11b      	bne.n	8002584 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f06f 0208 	mvn.w	r2, #8
 8002554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2204      	movs	r2, #4
 800255a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	f003 0303 	and.w	r3, r3, #3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 f960 	bl	8002830 <HAL_TIM_IC_CaptureCallback>
 8002570:	e005      	b.n	800257e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f953 	bl	800281e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f000 f962 	bl	8002842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	f003 0310 	and.w	r3, r3, #16
 800258e:	2b10      	cmp	r3, #16
 8002590:	d122      	bne.n	80025d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	f003 0310 	and.w	r3, r3, #16
 800259c:	2b10      	cmp	r3, #16
 800259e:	d11b      	bne.n	80025d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f06f 0210 	mvn.w	r2, #16
 80025a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2208      	movs	r2, #8
 80025ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f936 	bl	8002830 <HAL_TIM_IC_CaptureCallback>
 80025c4:	e005      	b.n	80025d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f929 	bl	800281e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 f938 	bl	8002842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	f003 0301 	and.w	r3, r3, #1
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d10e      	bne.n	8002604 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d107      	bne.n	8002604 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f06f 0201 	mvn.w	r2, #1
 80025fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7fe fc2c 	bl	8000e5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800260e:	2b80      	cmp	r3, #128	; 0x80
 8002610:	d10e      	bne.n	8002630 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800261c:	2b80      	cmp	r3, #128	; 0x80
 800261e:	d107      	bne.n	8002630 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 fa7b 	bl	8002b26 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263a:	2b40      	cmp	r3, #64	; 0x40
 800263c:	d10e      	bne.n	800265c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002648:	2b40      	cmp	r3, #64	; 0x40
 800264a:	d107      	bne.n	800265c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 f8fc 	bl	8002854 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	f003 0320 	and.w	r3, r3, #32
 8002666:	2b20      	cmp	r3, #32
 8002668:	d10e      	bne.n	8002688 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	f003 0320 	and.w	r3, r3, #32
 8002674:	2b20      	cmp	r3, #32
 8002676:	d107      	bne.n	8002688 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f06f 0220 	mvn.w	r2, #32
 8002680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 fa46 	bl	8002b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002688:	bf00      	nop
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_TIM_ConfigClockSource+0x1c>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e0b4      	b.n	8002816 <HAL_TIM_ConfigClockSource+0x186>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2202      	movs	r2, #2
 80026b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026e4:	d03e      	beq.n	8002764 <HAL_TIM_ConfigClockSource+0xd4>
 80026e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ea:	f200 8087 	bhi.w	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 80026ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026f2:	f000 8086 	beq.w	8002802 <HAL_TIM_ConfigClockSource+0x172>
 80026f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026fa:	d87f      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 80026fc:	2b70      	cmp	r3, #112	; 0x70
 80026fe:	d01a      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0xa6>
 8002700:	2b70      	cmp	r3, #112	; 0x70
 8002702:	d87b      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 8002704:	2b60      	cmp	r3, #96	; 0x60
 8002706:	d050      	beq.n	80027aa <HAL_TIM_ConfigClockSource+0x11a>
 8002708:	2b60      	cmp	r3, #96	; 0x60
 800270a:	d877      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 800270c:	2b50      	cmp	r3, #80	; 0x50
 800270e:	d03c      	beq.n	800278a <HAL_TIM_ConfigClockSource+0xfa>
 8002710:	2b50      	cmp	r3, #80	; 0x50
 8002712:	d873      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 8002714:	2b40      	cmp	r3, #64	; 0x40
 8002716:	d058      	beq.n	80027ca <HAL_TIM_ConfigClockSource+0x13a>
 8002718:	2b40      	cmp	r3, #64	; 0x40
 800271a:	d86f      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 800271c:	2b30      	cmp	r3, #48	; 0x30
 800271e:	d064      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002720:	2b30      	cmp	r3, #48	; 0x30
 8002722:	d86b      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 8002724:	2b20      	cmp	r3, #32
 8002726:	d060      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002728:	2b20      	cmp	r3, #32
 800272a:	d867      	bhi.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
 800272c:	2b00      	cmp	r3, #0
 800272e:	d05c      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002730:	2b10      	cmp	r3, #16
 8002732:	d05a      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x15a>
 8002734:	e062      	b.n	80027fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	6899      	ldr	r1, [r3, #8]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f000 f968 	bl	8002a1a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002758:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	609a      	str	r2, [r3, #8]
      break;
 8002762:	e04f      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	6899      	ldr	r1, [r3, #8]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f000 f951 	bl	8002a1a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689a      	ldr	r2, [r3, #8]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002786:	609a      	str	r2, [r3, #8]
      break;
 8002788:	e03c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6818      	ldr	r0, [r3, #0]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	6859      	ldr	r1, [r3, #4]
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	461a      	mov	r2, r3
 8002798:	f000 f8c8 	bl	800292c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2150      	movs	r1, #80	; 0x50
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 f91f 	bl	80029e6 <TIM_ITRx_SetConfig>
      break;
 80027a8:	e02c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	6859      	ldr	r1, [r3, #4]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	461a      	mov	r2, r3
 80027b8:	f000 f8e6 	bl	8002988 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2160      	movs	r1, #96	; 0x60
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 f90f 	bl	80029e6 <TIM_ITRx_SetConfig>
      break;
 80027c8:	e01c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	6859      	ldr	r1, [r3, #4]
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	461a      	mov	r2, r3
 80027d8:	f000 f8a8 	bl	800292c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2140      	movs	r1, #64	; 0x40
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 f8ff 	bl	80029e6 <TIM_ITRx_SetConfig>
      break;
 80027e8:	e00c      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4619      	mov	r1, r3
 80027f4:	4610      	mov	r0, r2
 80027f6:	f000 f8f6 	bl	80029e6 <TIM_ITRx_SetConfig>
      break;
 80027fa:	e003      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002800:	e000      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002802:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002814:	7bfb      	ldrb	r3, [r7, #15]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr

08002842 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr
	...

08002868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a29      	ldr	r2, [pc, #164]	; (8002920 <TIM_Base_SetConfig+0xb8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d00b      	beq.n	8002898 <TIM_Base_SetConfig+0x30>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002886:	d007      	beq.n	8002898 <TIM_Base_SetConfig+0x30>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a26      	ldr	r2, [pc, #152]	; (8002924 <TIM_Base_SetConfig+0xbc>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d003      	beq.n	8002898 <TIM_Base_SetConfig+0x30>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a25      	ldr	r2, [pc, #148]	; (8002928 <TIM_Base_SetConfig+0xc0>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d108      	bne.n	80028aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800289e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a1c      	ldr	r2, [pc, #112]	; (8002920 <TIM_Base_SetConfig+0xb8>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00b      	beq.n	80028ca <TIM_Base_SetConfig+0x62>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b8:	d007      	beq.n	80028ca <TIM_Base_SetConfig+0x62>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a19      	ldr	r2, [pc, #100]	; (8002924 <TIM_Base_SetConfig+0xbc>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d003      	beq.n	80028ca <TIM_Base_SetConfig+0x62>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a18      	ldr	r2, [pc, #96]	; (8002928 <TIM_Base_SetConfig+0xc0>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d108      	bne.n	80028dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	4313      	orrs	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a07      	ldr	r2, [pc, #28]	; (8002920 <TIM_Base_SetConfig+0xb8>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d103      	bne.n	8002910 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	691a      	ldr	r2, [r3, #16]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	615a      	str	r2, [r3, #20]
}
 8002916:	bf00      	nop
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr
 8002920:	40012c00 	.word	0x40012c00
 8002924:	40000400 	.word	0x40000400
 8002928:	40000800 	.word	0x40000800

0800292c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800292c:	b480      	push	{r7}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	f023 0201 	bic.w	r2, r3, #1
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	699b      	ldr	r3, [r3, #24]
 800294e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	4313      	orrs	r3, r2
 8002960:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f023 030a 	bic.w	r3, r3, #10
 8002968:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	4313      	orrs	r3, r2
 8002970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	621a      	str	r2, [r3, #32]
}
 800297e:	bf00      	nop
 8002980:	371c      	adds	r7, #28
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002988:	b480      	push	{r7}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	f023 0210 	bic.w	r2, r3, #16
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	031b      	lsls	r3, r3, #12
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80029c4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	011b      	lsls	r3, r3, #4
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	621a      	str	r2, [r3, #32]
}
 80029dc:	bf00      	nop
 80029de:	371c      	adds	r7, #28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr

080029e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b085      	sub	sp, #20
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
 80029ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f043 0307 	orr.w	r3, r3, #7
 8002a08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	609a      	str	r2, [r3, #8]
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bc80      	pop	{r7}
 8002a18:	4770      	bx	lr

08002a1a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	b087      	sub	sp, #28
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	021a      	lsls	r2, r3, #8
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	609a      	str	r2, [r3, #8]
}
 8002a4e:	bf00      	nop
 8002a50:	371c      	adds	r7, #28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bc80      	pop	{r7}
 8002a56:	4770      	bx	lr

08002a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e046      	b.n	8002afe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	68fa      	ldr	r2, [r7, #12]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a16      	ldr	r2, [pc, #88]	; (8002b08 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d00e      	beq.n	8002ad2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002abc:	d009      	beq.n	8002ad2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a12      	ldr	r2, [pc, #72]	; (8002b0c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d004      	beq.n	8002ad2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a10      	ldr	r2, [pc, #64]	; (8002b10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d10c      	bne.n	8002aec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ad8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68ba      	ldr	r2, [r7, #8]
 8002aea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr
 8002b08:	40012c00 	.word	0x40012c00
 8002b0c:	40000400 	.word	0x40000400
 8002b10:	40000800 	.word	0x40000800

08002b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr

08002b26 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr

08002b38 <xQueueGenericReset>:
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
 8002b42:	2301      	movs	r3, #1
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	613b      	str	r3, [r7, #16]
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10a      	bne.n	8002b66 <xQueueGenericReset+0x2e>
 8002b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b54:	f383 8811 	msr	BASEPRI, r3
 8002b58:	f3bf 8f6f 	isb	sy
 8002b5c:	f3bf 8f4f 	dsb	sy
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	bf00      	nop
 8002b64:	e7fe      	b.n	8002b64 <xQueueGenericReset+0x2c>
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d05d      	beq.n	8002c28 <xQueueGenericReset+0xf0>
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d059      	beq.n	8002c28 <xQueueGenericReset+0xf0>
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d000      	beq.n	8002b88 <xQueueGenericReset+0x50>
 8002b86:	2101      	movs	r1, #1
 8002b88:	460b      	mov	r3, r1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d14c      	bne.n	8002c28 <xQueueGenericReset+0xf0>
 8002b8e:	f002 f96f 	bl	8004e70 <vPortEnterCritical>
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b9a:	6939      	ldr	r1, [r7, #16]
 8002b9c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002b9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ba2:	441a      	add	r2, r3
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	2200      	movs	r2, #0
 8002bac:	639a      	str	r2, [r3, #56]	; 0x38
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	605a      	str	r2, [r3, #4]
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	6939      	ldr	r1, [r7, #16]
 8002bc2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002bc4:	fb01 f303 	mul.w	r3, r1, r3
 8002bc8:	441a      	add	r2, r3
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	60da      	str	r2, [r3, #12]
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	22ff      	movs	r2, #255	; 0xff
 8002bd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	22ff      	movs	r2, #255	; 0xff
 8002bda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d114      	bne.n	8002c0e <xQueueGenericReset+0xd6>
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d01a      	beq.n	8002c22 <xQueueGenericReset+0xea>
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	3310      	adds	r3, #16
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f001 f98b 	bl	8003f0c <xTaskRemoveFromEventList>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d012      	beq.n	8002c22 <xQueueGenericReset+0xea>
 8002bfc:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <xQueueGenericReset+0x11c>)
 8002bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	f3bf 8f4f 	dsb	sy
 8002c08:	f3bf 8f6f 	isb	sy
 8002c0c:	e009      	b.n	8002c22 <xQueueGenericReset+0xea>
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	3310      	adds	r3, #16
 8002c12:	4618      	mov	r0, r3
 8002c14:	f001 ffb0 	bl	8004b78 <vListInitialise>
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	3324      	adds	r3, #36	; 0x24
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f001 ffab 	bl	8004b78 <vListInitialise>
 8002c22:	f002 f955 	bl	8004ed0 <vPortExitCritical>
 8002c26:	e001      	b.n	8002c2c <xQueueGenericReset+0xf4>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10a      	bne.n	8002c48 <xQueueGenericReset+0x110>
 8002c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c36:	f383 8811 	msr	BASEPRI, r3
 8002c3a:	f3bf 8f6f 	isb	sy
 8002c3e:	f3bf 8f4f 	dsb	sy
 8002c42:	60bb      	str	r3, [r7, #8]
 8002c44:	bf00      	nop
 8002c46:	e7fe      	b.n	8002c46 <xQueueGenericReset+0x10e>
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	e000ed04 	.word	0xe000ed04

08002c58 <xQueueGenericCreate>:
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08a      	sub	sp, #40	; 0x28
 8002c5c:	af02      	add	r7, sp, #8
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	4613      	mov	r3, r2
 8002c64:	71fb      	strb	r3, [r7, #7]
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d02e      	beq.n	8002cce <xQueueGenericCreate+0x76>
 8002c70:	2100      	movs	r1, #0
 8002c72:	68ba      	ldr	r2, [r7, #8]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	fba3 2302 	umull	r2, r3, r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d000      	beq.n	8002c80 <xQueueGenericCreate+0x28>
 8002c7e:	2101      	movs	r1, #1
 8002c80:	460b      	mov	r3, r1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d123      	bne.n	8002cce <xQueueGenericCreate+0x76>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	68ba      	ldr	r2, [r7, #8]
 8002c8a:	fb02 f303 	mul.w	r3, r2, r3
 8002c8e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002c92:	d81c      	bhi.n	8002cce <xQueueGenericCreate+0x76>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	fb02 f303 	mul.w	r3, r2, r3
 8002c9c:	61bb      	str	r3, [r7, #24]
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	3350      	adds	r3, #80	; 0x50
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 ff44 	bl	8004b30 <pvPortMalloc>
 8002ca8:	61f8      	str	r0, [r7, #28]
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d01c      	beq.n	8002cea <xQueueGenericCreate+0x92>
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	617b      	str	r3, [r7, #20]
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	3350      	adds	r3, #80	; 0x50
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	79fa      	ldrb	r2, [r7, #7]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	68b9      	ldr	r1, [r7, #8]
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 f814 	bl	8002cf4 <prvInitialiseNewQueue>
 8002ccc:	e00d      	b.n	8002cea <xQueueGenericCreate+0x92>
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10a      	bne.n	8002cea <xQueueGenericCreate+0x92>
 8002cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd8:	f383 8811 	msr	BASEPRI, r3
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	f3bf 8f4f 	dsb	sy
 8002ce4:	613b      	str	r3, [r7, #16]
 8002ce6:	bf00      	nop
 8002ce8:	e7fe      	b.n	8002ce8 <xQueueGenericCreate+0x90>
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	4618      	mov	r0, r3
 8002cee:	3720      	adds	r7, #32
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <prvInitialiseNewQueue>:
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
 8002d00:	70fb      	strb	r3, [r7, #3]
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d103      	bne.n	8002d10 <prvInitialiseNewQueue+0x1c>
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	e002      	b.n	8002d16 <prvInitialiseNewQueue+0x22>
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40
 8002d22:	2101      	movs	r1, #1
 8002d24:	69b8      	ldr	r0, [r7, #24]
 8002d26:	f7ff ff07 	bl	8002b38 <xQueueGenericReset>
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8002d32:	bf00      	nop
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
	...

08002d3c <xQueueGenericSend>:
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08e      	sub	sp, #56	; 0x38
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
 8002d48:	603b      	str	r3, [r7, #0]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	637b      	str	r3, [r7, #52]	; 0x34
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	633b      	str	r3, [r7, #48]	; 0x30
 8002d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10a      	bne.n	8002d6e <xQueueGenericSend+0x32>
 8002d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d5c:	f383 8811 	msr	BASEPRI, r3
 8002d60:	f3bf 8f6f 	isb	sy
 8002d64:	f3bf 8f4f 	dsb	sy
 8002d68:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d6a:	bf00      	nop
 8002d6c:	e7fe      	b.n	8002d6c <xQueueGenericSend+0x30>
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d103      	bne.n	8002d7c <xQueueGenericSend+0x40>
 8002d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <xQueueGenericSend+0x44>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <xQueueGenericSend+0x46>
 8002d80:	2300      	movs	r3, #0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10a      	bne.n	8002d9c <xQueueGenericSend+0x60>
 8002d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d8a:	f383 8811 	msr	BASEPRI, r3
 8002d8e:	f3bf 8f6f 	isb	sy
 8002d92:	f3bf 8f4f 	dsb	sy
 8002d96:	627b      	str	r3, [r7, #36]	; 0x24
 8002d98:	bf00      	nop
 8002d9a:	e7fe      	b.n	8002d9a <xQueueGenericSend+0x5e>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d103      	bne.n	8002daa <xQueueGenericSend+0x6e>
 8002da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <xQueueGenericSend+0x72>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <xQueueGenericSend+0x74>
 8002dae:	2300      	movs	r3, #0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10a      	bne.n	8002dca <xQueueGenericSend+0x8e>
 8002db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db8:	f383 8811 	msr	BASEPRI, r3
 8002dbc:	f3bf 8f6f 	isb	sy
 8002dc0:	f3bf 8f4f 	dsb	sy
 8002dc4:	623b      	str	r3, [r7, #32]
 8002dc6:	bf00      	nop
 8002dc8:	e7fe      	b.n	8002dc8 <xQueueGenericSend+0x8c>
 8002dca:	f001 fb0d 	bl	80043e8 <xTaskGetSchedulerState>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <xQueueGenericSend+0x9e>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <xQueueGenericSend+0xa2>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <xQueueGenericSend+0xa4>
 8002dde:	2300      	movs	r3, #0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10a      	bne.n	8002dfa <xQueueGenericSend+0xbe>
 8002de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002de8:	f383 8811 	msr	BASEPRI, r3
 8002dec:	f3bf 8f6f 	isb	sy
 8002df0:	f3bf 8f4f 	dsb	sy
 8002df4:	61fb      	str	r3, [r7, #28]
 8002df6:	bf00      	nop
 8002df8:	e7fe      	b.n	8002df8 <xQueueGenericSend+0xbc>
 8002dfa:	f002 f839 	bl	8004e70 <vPortEnterCritical>
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d302      	bcc.n	8002e10 <xQueueGenericSend+0xd4>
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d129      	bne.n	8002e64 <xQueueGenericSend+0x128>
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	68b9      	ldr	r1, [r7, #8]
 8002e14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e16:	f000 f96f 	bl	80030f8 <prvCopyDataToQueue>
 8002e1a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8002e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d010      	beq.n	8002e46 <xQueueGenericSend+0x10a>
 8002e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e26:	3324      	adds	r3, #36	; 0x24
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f001 f86f 	bl	8003f0c <xTaskRemoveFromEventList>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d013      	beq.n	8002e5c <xQueueGenericSend+0x120>
 8002e34:	4b3f      	ldr	r3, [pc, #252]	; (8002f34 <xQueueGenericSend+0x1f8>)
 8002e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e3a:	601a      	str	r2, [r3, #0]
 8002e3c:	f3bf 8f4f 	dsb	sy
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	e00a      	b.n	8002e5c <xQueueGenericSend+0x120>
 8002e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d007      	beq.n	8002e5c <xQueueGenericSend+0x120>
 8002e4c:	4b39      	ldr	r3, [pc, #228]	; (8002f34 <xQueueGenericSend+0x1f8>)
 8002e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	f3bf 8f4f 	dsb	sy
 8002e58:	f3bf 8f6f 	isb	sy
 8002e5c:	f002 f838 	bl	8004ed0 <vPortExitCritical>
 8002e60:	2301      	movs	r3, #1
 8002e62:	e063      	b.n	8002f2c <xQueueGenericSend+0x1f0>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d103      	bne.n	8002e72 <xQueueGenericSend+0x136>
 8002e6a:	f002 f831 	bl	8004ed0 <vPortExitCritical>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	e05c      	b.n	8002f2c <xQueueGenericSend+0x1f0>
 8002e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d106      	bne.n	8002e86 <xQueueGenericSend+0x14a>
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f001 f91d 	bl	80040bc <vTaskInternalSetTimeOutState>
 8002e82:	2301      	movs	r3, #1
 8002e84:	637b      	str	r3, [r7, #52]	; 0x34
 8002e86:	f002 f823 	bl	8004ed0 <vPortExitCritical>
 8002e8a:	f000 fcb9 	bl	8003800 <vTaskSuspendAll>
 8002e8e:	f001 ffef 	bl	8004e70 <vPortEnterCritical>
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e98:	b25b      	sxtb	r3, r3
 8002e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9e:	d103      	bne.n	8002ea8 <xQueueGenericSend+0x16c>
 8002ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eaa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002eae:	b25b      	sxtb	r3, r3
 8002eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb4:	d103      	bne.n	8002ebe <xQueueGenericSend+0x182>
 8002eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ebe:	f002 f807 	bl	8004ed0 <vPortExitCritical>
 8002ec2:	1d3a      	adds	r2, r7, #4
 8002ec4:	f107 0314 	add.w	r3, r7, #20
 8002ec8:	4611      	mov	r1, r2
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f001 f90c 	bl	80040e8 <xTaskCheckForTimeOut>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d124      	bne.n	8002f20 <xQueueGenericSend+0x1e4>
 8002ed6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ed8:	f000 fa06 	bl	80032e8 <prvIsQueueFull>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d018      	beq.n	8002f14 <xQueueGenericSend+0x1d8>
 8002ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee4:	3310      	adds	r3, #16
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	4611      	mov	r1, r2
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 ffa4 	bl	8003e38 <vTaskPlaceOnEventList>
 8002ef0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ef2:	f000 f991 	bl	8003218 <prvUnlockQueue>
 8002ef6:	f000 fcc7 	bl	8003888 <xTaskResumeAll>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f47f af7c 	bne.w	8002dfa <xQueueGenericSend+0xbe>
 8002f02:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <xQueueGenericSend+0x1f8>)
 8002f04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	f3bf 8f4f 	dsb	sy
 8002f0e:	f3bf 8f6f 	isb	sy
 8002f12:	e772      	b.n	8002dfa <xQueueGenericSend+0xbe>
 8002f14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f16:	f000 f97f 	bl	8003218 <prvUnlockQueue>
 8002f1a:	f000 fcb5 	bl	8003888 <xTaskResumeAll>
 8002f1e:	e76c      	b.n	8002dfa <xQueueGenericSend+0xbe>
 8002f20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f22:	f000 f979 	bl	8003218 <prvUnlockQueue>
 8002f26:	f000 fcaf 	bl	8003888 <xTaskResumeAll>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3738      	adds	r7, #56	; 0x38
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	e000ed04 	.word	0xe000ed04

08002f38 <xQueueReceive>:
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08c      	sub	sp, #48	; 0x30
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10a      	bne.n	8002f68 <xQueueReceive+0x30>
 8002f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f56:	f383 8811 	msr	BASEPRI, r3
 8002f5a:	f3bf 8f6f 	isb	sy
 8002f5e:	f3bf 8f4f 	dsb	sy
 8002f62:	623b      	str	r3, [r7, #32]
 8002f64:	bf00      	nop
 8002f66:	e7fe      	b.n	8002f66 <xQueueReceive+0x2e>
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <xQueueReceive+0x3e>
 8002f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <xQueueReceive+0x42>
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <xQueueReceive+0x44>
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10a      	bne.n	8002f96 <xQueueReceive+0x5e>
 8002f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f84:	f383 8811 	msr	BASEPRI, r3
 8002f88:	f3bf 8f6f 	isb	sy
 8002f8c:	f3bf 8f4f 	dsb	sy
 8002f90:	61fb      	str	r3, [r7, #28]
 8002f92:	bf00      	nop
 8002f94:	e7fe      	b.n	8002f94 <xQueueReceive+0x5c>
 8002f96:	f001 fa27 	bl	80043e8 <xTaskGetSchedulerState>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d102      	bne.n	8002fa6 <xQueueReceive+0x6e>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <xQueueReceive+0x72>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <xQueueReceive+0x74>
 8002faa:	2300      	movs	r3, #0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d10a      	bne.n	8002fc6 <xQueueReceive+0x8e>
 8002fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb4:	f383 8811 	msr	BASEPRI, r3
 8002fb8:	f3bf 8f6f 	isb	sy
 8002fbc:	f3bf 8f4f 	dsb	sy
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	bf00      	nop
 8002fc4:	e7fe      	b.n	8002fc4 <xQueueReceive+0x8c>
 8002fc6:	f001 ff53 	bl	8004e70 <vPortEnterCritical>
 8002fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d01f      	beq.n	8003016 <xQueueReceive+0xde>
 8002fd6:	68b9      	ldr	r1, [r7, #8]
 8002fd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fda:	f000 f8f7 	bl	80031cc <prvCopyDataFromQueue>
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	1e5a      	subs	r2, r3, #1
 8002fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe4:	639a      	str	r2, [r3, #56]	; 0x38
 8002fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00f      	beq.n	800300e <xQueueReceive+0xd6>
 8002fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff0:	3310      	adds	r3, #16
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 ff8a 	bl	8003f0c <xTaskRemoveFromEventList>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d007      	beq.n	800300e <xQueueReceive+0xd6>
 8002ffe:	4b3d      	ldr	r3, [pc, #244]	; (80030f4 <xQueueReceive+0x1bc>)
 8003000:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003004:	601a      	str	r2, [r3, #0]
 8003006:	f3bf 8f4f 	dsb	sy
 800300a:	f3bf 8f6f 	isb	sy
 800300e:	f001 ff5f 	bl	8004ed0 <vPortExitCritical>
 8003012:	2301      	movs	r3, #1
 8003014:	e069      	b.n	80030ea <xQueueReceive+0x1b2>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d103      	bne.n	8003024 <xQueueReceive+0xec>
 800301c:	f001 ff58 	bl	8004ed0 <vPortExitCritical>
 8003020:	2300      	movs	r3, #0
 8003022:	e062      	b.n	80030ea <xQueueReceive+0x1b2>
 8003024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003026:	2b00      	cmp	r3, #0
 8003028:	d106      	bne.n	8003038 <xQueueReceive+0x100>
 800302a:	f107 0310 	add.w	r3, r7, #16
 800302e:	4618      	mov	r0, r3
 8003030:	f001 f844 	bl	80040bc <vTaskInternalSetTimeOutState>
 8003034:	2301      	movs	r3, #1
 8003036:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003038:	f001 ff4a 	bl	8004ed0 <vPortExitCritical>
 800303c:	f000 fbe0 	bl	8003800 <vTaskSuspendAll>
 8003040:	f001 ff16 	bl	8004e70 <vPortEnterCritical>
 8003044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003046:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800304a:	b25b      	sxtb	r3, r3
 800304c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003050:	d103      	bne.n	800305a <xQueueReceive+0x122>
 8003052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800305a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003060:	b25b      	sxtb	r3, r3
 8003062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003066:	d103      	bne.n	8003070 <xQueueReceive+0x138>
 8003068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306a:	2200      	movs	r2, #0
 800306c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003070:	f001 ff2e 	bl	8004ed0 <vPortExitCritical>
 8003074:	1d3a      	adds	r2, r7, #4
 8003076:	f107 0310 	add.w	r3, r7, #16
 800307a:	4611      	mov	r1, r2
 800307c:	4618      	mov	r0, r3
 800307e:	f001 f833 	bl	80040e8 <xTaskCheckForTimeOut>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d123      	bne.n	80030d0 <xQueueReceive+0x198>
 8003088:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800308a:	f000 f917 	bl	80032bc <prvIsQueueEmpty>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d017      	beq.n	80030c4 <xQueueReceive+0x18c>
 8003094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003096:	3324      	adds	r3, #36	; 0x24
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	4611      	mov	r1, r2
 800309c:	4618      	mov	r0, r3
 800309e:	f000 fecb 	bl	8003e38 <vTaskPlaceOnEventList>
 80030a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030a4:	f000 f8b8 	bl	8003218 <prvUnlockQueue>
 80030a8:	f000 fbee 	bl	8003888 <xTaskResumeAll>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d189      	bne.n	8002fc6 <xQueueReceive+0x8e>
 80030b2:	4b10      	ldr	r3, [pc, #64]	; (80030f4 <xQueueReceive+0x1bc>)
 80030b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	f3bf 8f4f 	dsb	sy
 80030be:	f3bf 8f6f 	isb	sy
 80030c2:	e780      	b.n	8002fc6 <xQueueReceive+0x8e>
 80030c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030c6:	f000 f8a7 	bl	8003218 <prvUnlockQueue>
 80030ca:	f000 fbdd 	bl	8003888 <xTaskResumeAll>
 80030ce:	e77a      	b.n	8002fc6 <xQueueReceive+0x8e>
 80030d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030d2:	f000 f8a1 	bl	8003218 <prvUnlockQueue>
 80030d6:	f000 fbd7 	bl	8003888 <xTaskResumeAll>
 80030da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030dc:	f000 f8ee 	bl	80032bc <prvIsQueueEmpty>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f43f af6f 	beq.w	8002fc6 <xQueueReceive+0x8e>
 80030e8:	2300      	movs	r3, #0
 80030ea:	4618      	mov	r0, r3
 80030ec:	3730      	adds	r7, #48	; 0x30
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	e000ed04 	.word	0xe000ed04

080030f8 <prvCopyDataToQueue>:
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800310c:	613b      	str	r3, [r7, #16]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10d      	bne.n	8003132 <prvCopyDataToQueue+0x3a>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d14d      	bne.n	80031ba <prvCopyDataToQueue+0xc2>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	4618      	mov	r0, r3
 8003124:	f001 f97e 	bl	8004424 <xTaskPriorityDisinherit>
 8003128:	6178      	str	r0, [r7, #20]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	609a      	str	r2, [r3, #8]
 8003130:	e043      	b.n	80031ba <prvCopyDataToQueue+0xc2>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d119      	bne.n	800316c <prvCopyDataToQueue+0x74>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6858      	ldr	r0, [r3, #4]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	461a      	mov	r2, r3
 8003142:	68b9      	ldr	r1, [r7, #8]
 8003144:	f002 f872 	bl	800522c <memcpy>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003150:	441a      	add	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	429a      	cmp	r2, r3
 8003160:	d32b      	bcc.n	80031ba <prvCopyDataToQueue+0xc2>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	605a      	str	r2, [r3, #4]
 800316a:	e026      	b.n	80031ba <prvCopyDataToQueue+0xc2>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	68d8      	ldr	r0, [r3, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	461a      	mov	r2, r3
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	f002 f858 	bl	800522c <memcpy>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003184:	425b      	negs	r3, r3
 8003186:	441a      	add	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	60da      	str	r2, [r3, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	68da      	ldr	r2, [r3, #12]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	429a      	cmp	r2, r3
 8003196:	d207      	bcs.n	80031a8 <prvCopyDataToQueue+0xb0>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	425b      	negs	r3, r3
 80031a2:	441a      	add	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	60da      	str	r2, [r3, #12]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d105      	bne.n	80031ba <prvCopyDataToQueue+0xc2>
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <prvCopyDataToQueue+0xc2>
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1c5a      	adds	r2, r3, #1
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	639a      	str	r2, [r3, #56]	; 0x38
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	4618      	mov	r0, r3
 80031c6:	3718      	adds	r7, #24
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <prvCopyDataFromQueue>:
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d018      	beq.n	8003210 <prvCopyDataFromQueue+0x44>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	441a      	add	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	60da      	str	r2, [r3, #12]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d303      	bcc.n	8003200 <prvCopyDataFromQueue+0x34>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	60da      	str	r2, [r3, #12]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68d9      	ldr	r1, [r3, #12]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	461a      	mov	r2, r3
 800320a:	6838      	ldr	r0, [r7, #0]
 800320c:	f002 f80e 	bl	800522c <memcpy>
 8003210:	bf00      	nop
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <prvUnlockQueue>:
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	f001 fe26 	bl	8004e70 <vPortEnterCritical>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800322a:	73fb      	strb	r3, [r7, #15]
 800322c:	e011      	b.n	8003252 <prvUnlockQueue+0x3a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003232:	2b00      	cmp	r3, #0
 8003234:	d012      	beq.n	800325c <prvUnlockQueue+0x44>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3324      	adds	r3, #36	; 0x24
 800323a:	4618      	mov	r0, r3
 800323c:	f000 fe66 	bl	8003f0c <xTaskRemoveFromEventList>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <prvUnlockQueue+0x32>
 8003246:	f000 ffb5 	bl	80041b4 <vTaskMissedYield>
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	3b01      	subs	r3, #1
 800324e:	b2db      	uxtb	r3, r3
 8003250:	73fb      	strb	r3, [r7, #15]
 8003252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003256:	2b00      	cmp	r3, #0
 8003258:	dce9      	bgt.n	800322e <prvUnlockQueue+0x16>
 800325a:	e000      	b.n	800325e <prvUnlockQueue+0x46>
 800325c:	bf00      	nop
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	22ff      	movs	r2, #255	; 0xff
 8003262:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003266:	f001 fe33 	bl	8004ed0 <vPortExitCritical>
 800326a:	f001 fe01 	bl	8004e70 <vPortEnterCritical>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003274:	73bb      	strb	r3, [r7, #14]
 8003276:	e011      	b.n	800329c <prvUnlockQueue+0x84>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d012      	beq.n	80032a6 <prvUnlockQueue+0x8e>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3310      	adds	r3, #16
 8003284:	4618      	mov	r0, r3
 8003286:	f000 fe41 	bl	8003f0c <xTaskRemoveFromEventList>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <prvUnlockQueue+0x7c>
 8003290:	f000 ff90 	bl	80041b4 <vTaskMissedYield>
 8003294:	7bbb      	ldrb	r3, [r7, #14]
 8003296:	3b01      	subs	r3, #1
 8003298:	b2db      	uxtb	r3, r3
 800329a:	73bb      	strb	r3, [r7, #14]
 800329c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	dce9      	bgt.n	8003278 <prvUnlockQueue+0x60>
 80032a4:	e000      	b.n	80032a8 <prvUnlockQueue+0x90>
 80032a6:	bf00      	nop
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	22ff      	movs	r2, #255	; 0xff
 80032ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032b0:	f001 fe0e 	bl	8004ed0 <vPortExitCritical>
 80032b4:	bf00      	nop
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <prvIsQueueEmpty>:
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	f001 fdd4 	bl	8004e70 <vPortEnterCritical>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d102      	bne.n	80032d6 <prvIsQueueEmpty+0x1a>
 80032d0:	2301      	movs	r3, #1
 80032d2:	60fb      	str	r3, [r7, #12]
 80032d4:	e001      	b.n	80032da <prvIsQueueEmpty+0x1e>
 80032d6:	2300      	movs	r3, #0
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	f001 fdf9 	bl	8004ed0 <vPortExitCritical>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <prvIsQueueFull>:
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	f001 fdbe 	bl	8004e70 <vPortEnterCritical>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d102      	bne.n	8003306 <prvIsQueueFull+0x1e>
 8003300:	2301      	movs	r3, #1
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	e001      	b.n	800330a <prvIsQueueFull+0x22>
 8003306:	2300      	movs	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	f001 fde1 	bl	8004ed0 <vPortExitCritical>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <vQueueAddToRegistry>:
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
 8003322:	2300      	movs	r3, #0
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10a      	bne.n	8003342 <vQueueAddToRegistry+0x2a>
 800332c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003330:	f383 8811 	msr	BASEPRI, r3
 8003334:	f3bf 8f6f 	isb	sy
 8003338:	f3bf 8f4f 	dsb	sy
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	bf00      	nop
 8003340:	e7fe      	b.n	8003340 <vQueueAddToRegistry+0x28>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d024      	beq.n	8003392 <vQueueAddToRegistry+0x7a>
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	e01e      	b.n	800338c <vQueueAddToRegistry+0x74>
 800334e:	4a18      	ldr	r2, [pc, #96]	; (80033b0 <vQueueAddToRegistry+0x98>)
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	4413      	add	r3, r2
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	429a      	cmp	r2, r3
 800335c:	d105      	bne.n	800336a <vQueueAddToRegistry+0x52>
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	00db      	lsls	r3, r3, #3
 8003362:	4a13      	ldr	r2, [pc, #76]	; (80033b0 <vQueueAddToRegistry+0x98>)
 8003364:	4413      	add	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
 8003368:	e013      	b.n	8003392 <vQueueAddToRegistry+0x7a>
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10a      	bne.n	8003386 <vQueueAddToRegistry+0x6e>
 8003370:	4a0f      	ldr	r2, [pc, #60]	; (80033b0 <vQueueAddToRegistry+0x98>)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d104      	bne.n	8003386 <vQueueAddToRegistry+0x6e>
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	4a0b      	ldr	r2, [pc, #44]	; (80033b0 <vQueueAddToRegistry+0x98>)
 8003382:	4413      	add	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	3301      	adds	r3, #1
 800338a:	617b      	str	r3, [r7, #20]
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	2b07      	cmp	r3, #7
 8003390:	d9dd      	bls.n	800334e <vQueueAddToRegistry+0x36>
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d005      	beq.n	80033a4 <vQueueAddToRegistry+0x8c>
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	605a      	str	r2, [r3, #4]
 80033a4:	bf00      	nop
 80033a6:	371c      	adds	r7, #28
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	200002b8 	.word	0x200002b8

080033b4 <vQueueWaitForMessageRestricted>:
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	617b      	str	r3, [r7, #20]
 80033c4:	f001 fd54 	bl	8004e70 <vPortEnterCritical>
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033ce:	b25b      	sxtb	r3, r3
 80033d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d4:	d103      	bne.n	80033de <vQueueWaitForMessageRestricted+0x2a>
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033e4:	b25b      	sxtb	r3, r3
 80033e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ea:	d103      	bne.n	80033f4 <vQueueWaitForMessageRestricted+0x40>
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033f4:	f001 fd6c 	bl	8004ed0 <vPortExitCritical>
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d106      	bne.n	800340e <vQueueWaitForMessageRestricted+0x5a>
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	3324      	adds	r3, #36	; 0x24
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	68b9      	ldr	r1, [r7, #8]
 8003408:	4618      	mov	r0, r3
 800340a:	f000 fd39 	bl	8003e80 <vTaskPlaceOnEventListRestricted>
 800340e:	6978      	ldr	r0, [r7, #20]
 8003410:	f7ff ff02 	bl	8003218 <prvUnlockQueue>
 8003414:	bf00      	nop
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <xTaskCreate>:
 800341c:	b580      	push	{r7, lr}
 800341e:	b08c      	sub	sp, #48	; 0x30
 8003420:	af04      	add	r7, sp, #16
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	603b      	str	r3, [r7, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4618      	mov	r0, r3
 8003430:	f001 fb7e 	bl	8004b30 <pvPortMalloc>
 8003434:	6178      	str	r0, [r7, #20]
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d013      	beq.n	8003464 <xTaskCreate+0x48>
 800343c:	207c      	movs	r0, #124	; 0x7c
 800343e:	f001 fb77 	bl	8004b30 <pvPortMalloc>
 8003442:	61f8      	str	r0, [r7, #28]
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d008      	beq.n	800345c <xTaskCreate+0x40>
 800344a:	227c      	movs	r2, #124	; 0x7c
 800344c:	2100      	movs	r1, #0
 800344e:	69f8      	ldr	r0, [r7, #28]
 8003450:	f001 fefa 	bl	8005248 <memset>
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	631a      	str	r2, [r3, #48]	; 0x30
 800345a:	e005      	b.n	8003468 <xTaskCreate+0x4c>
 800345c:	6978      	ldr	r0, [r7, #20]
 800345e:	f001 fb79 	bl	8004b54 <vPortFree>
 8003462:	e001      	b.n	8003468 <xTaskCreate+0x4c>
 8003464:	2300      	movs	r3, #0
 8003466:	61fb      	str	r3, [r7, #28]
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d013      	beq.n	8003496 <xTaskCreate+0x7a>
 800346e:	2300      	movs	r3, #0
 8003470:	9303      	str	r3, [sp, #12]
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	9302      	str	r3, [sp, #8]
 8003476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003478:	9301      	str	r3, [sp, #4]
 800347a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	68b9      	ldr	r1, [r7, #8]
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f80e 	bl	80034a6 <prvInitialiseNewTask>
 800348a:	69f8      	ldr	r0, [r7, #28]
 800348c:	f000 f89a 	bl	80035c4 <prvAddNewTaskToReadyList>
 8003490:	2301      	movs	r3, #1
 8003492:	61bb      	str	r3, [r7, #24]
 8003494:	e002      	b.n	800349c <xTaskCreate+0x80>
 8003496:	f04f 33ff 	mov.w	r3, #4294967295
 800349a:	61bb      	str	r3, [r7, #24]
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	4618      	mov	r0, r3
 80034a0:	3720      	adds	r7, #32
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <prvInitialiseNewTask>:
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b088      	sub	sp, #32
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	603b      	str	r3, [r7, #0]
 80034b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	461a      	mov	r2, r3
 80034be:	21a5      	movs	r1, #165	; 0xa5
 80034c0:	f001 fec2 	bl	8005248 <memset>
 80034c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80034ce:	3b01      	subs	r3, #1
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	f023 0307 	bic.w	r3, r3, #7
 80034dc:	61bb      	str	r3, [r7, #24]
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00a      	beq.n	80034fe <prvInitialiseNewTask+0x58>
 80034e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ec:	f383 8811 	msr	BASEPRI, r3
 80034f0:	f3bf 8f6f 	isb	sy
 80034f4:	f3bf 8f4f 	dsb	sy
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	bf00      	nop
 80034fc:	e7fe      	b.n	80034fc <prvInitialiseNewTask+0x56>
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01e      	beq.n	8003542 <prvInitialiseNewTask+0x9c>
 8003504:	2300      	movs	r3, #0
 8003506:	61fb      	str	r3, [r7, #28]
 8003508:	e012      	b.n	8003530 <prvInitialiseNewTask+0x8a>
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	4413      	add	r3, r2
 8003510:	7819      	ldrb	r1, [r3, #0]
 8003512:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	4413      	add	r3, r2
 8003518:	3334      	adds	r3, #52	; 0x34
 800351a:	460a      	mov	r2, r1
 800351c:	701a      	strb	r2, [r3, #0]
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	4413      	add	r3, r2
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d006      	beq.n	8003538 <prvInitialiseNewTask+0x92>
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3301      	adds	r3, #1
 800352e:	61fb      	str	r3, [r7, #28]
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	2b13      	cmp	r3, #19
 8003534:	d9e9      	bls.n	800350a <prvInitialiseNewTask+0x64>
 8003536:	e000      	b.n	800353a <prvInitialiseNewTask+0x94>
 8003538:	bf00      	nop
 800353a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8003542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003544:	2b04      	cmp	r3, #4
 8003546:	d90a      	bls.n	800355e <prvInitialiseNewTask+0xb8>
 8003548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354c:	f383 8811 	msr	BASEPRI, r3
 8003550:	f3bf 8f6f 	isb	sy
 8003554:	f3bf 8f4f 	dsb	sy
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	bf00      	nop
 800355c:	e7fe      	b.n	800355c <prvInitialiseNewTask+0xb6>
 800355e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003560:	2b04      	cmp	r3, #4
 8003562:	d901      	bls.n	8003568 <prvInitialiseNewTask+0xc2>
 8003564:	2304      	movs	r3, #4
 8003566:	62bb      	str	r3, [r7, #40]	; 0x28
 8003568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800356a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800356c:	62da      	str	r2, [r3, #44]	; 0x2c
 800356e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003572:	651a      	str	r2, [r3, #80]	; 0x50
 8003574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003576:	3304      	adds	r3, #4
 8003578:	4618      	mov	r0, r3
 800357a:	f001 fb1c 	bl	8004bb6 <vListInitialiseItem>
 800357e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003580:	3318      	adds	r3, #24
 8003582:	4618      	mov	r0, r3
 8003584:	f001 fb17 	bl	8004bb6 <vListInitialiseItem>
 8003588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800358a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800358c:	611a      	str	r2, [r3, #16]
 800358e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003590:	f1c3 0205 	rsb	r2, r3, #5
 8003594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003596:	619a      	str	r2, [r3, #24]
 8003598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800359a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800359c:	625a      	str	r2, [r3, #36]	; 0x24
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	68f9      	ldr	r1, [r7, #12]
 80035a2:	69b8      	ldr	r0, [r7, #24]
 80035a4:	f001 fb74 	bl	8004c90 <pxPortInitialiseStack>
 80035a8:	4602      	mov	r2, r0
 80035aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <prvInitialiseNewTask+0x114>
 80035b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	bf00      	nop
 80035bc:	3720      	adds	r7, #32
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <prvAddNewTaskToReadyList>:
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	f001 fc50 	bl	8004e70 <vPortEnterCritical>
 80035d0:	4b41      	ldr	r3, [pc, #260]	; (80036d8 <prvAddNewTaskToReadyList+0x114>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	3301      	adds	r3, #1
 80035d6:	4a40      	ldr	r2, [pc, #256]	; (80036d8 <prvAddNewTaskToReadyList+0x114>)
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	4b40      	ldr	r3, [pc, #256]	; (80036dc <prvAddNewTaskToReadyList+0x118>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d109      	bne.n	80035f6 <prvAddNewTaskToReadyList+0x32>
 80035e2:	4a3e      	ldr	r2, [pc, #248]	; (80036dc <prvAddNewTaskToReadyList+0x118>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	4b3b      	ldr	r3, [pc, #236]	; (80036d8 <prvAddNewTaskToReadyList+0x114>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d110      	bne.n	8003612 <prvAddNewTaskToReadyList+0x4e>
 80035f0:	f000 fe62 	bl	80042b8 <prvInitialiseTaskLists>
 80035f4:	e00d      	b.n	8003612 <prvAddNewTaskToReadyList+0x4e>
 80035f6:	4b3a      	ldr	r3, [pc, #232]	; (80036e0 <prvAddNewTaskToReadyList+0x11c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <prvAddNewTaskToReadyList+0x4e>
 80035fe:	4b37      	ldr	r3, [pc, #220]	; (80036dc <prvAddNewTaskToReadyList+0x118>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	429a      	cmp	r2, r3
 800360a:	d802      	bhi.n	8003612 <prvAddNewTaskToReadyList+0x4e>
 800360c:	4a33      	ldr	r2, [pc, #204]	; (80036dc <prvAddNewTaskToReadyList+0x118>)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	4b34      	ldr	r3, [pc, #208]	; (80036e4 <prvAddNewTaskToReadyList+0x120>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	3301      	adds	r3, #1
 8003618:	4a32      	ldr	r2, [pc, #200]	; (80036e4 <prvAddNewTaskToReadyList+0x120>)
 800361a:	6013      	str	r3, [r2, #0]
 800361c:	4b31      	ldr	r3, [pc, #196]	; (80036e4 <prvAddNewTaskToReadyList+0x120>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	649a      	str	r2, [r3, #72]	; 0x48
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003628:	4b2f      	ldr	r3, [pc, #188]	; (80036e8 <prvAddNewTaskToReadyList+0x124>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d903      	bls.n	8003638 <prvAddNewTaskToReadyList+0x74>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003634:	4a2c      	ldr	r2, [pc, #176]	; (80036e8 <prvAddNewTaskToReadyList+0x124>)
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800363c:	492b      	ldr	r1, [pc, #172]	; (80036ec <prvAddNewTaskToReadyList+0x128>)
 800363e:	4613      	mov	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	440b      	add	r3, r1
 8003648:	3304      	adds	r3, #4
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	60fb      	str	r3, [r7, #12]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	609a      	str	r2, [r3, #8]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	60da      	str	r2, [r3, #12]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	3204      	adds	r2, #4
 8003664:	605a      	str	r2, [r3, #4]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	1d1a      	adds	r2, r3, #4
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	609a      	str	r2, [r3, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4a1c      	ldr	r2, [pc, #112]	; (80036ec <prvAddNewTaskToReadyList+0x128>)
 800367c:	441a      	add	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	615a      	str	r2, [r3, #20]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003686:	4919      	ldr	r1, [pc, #100]	; (80036ec <prvAddNewTaskToReadyList+0x128>)
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	1c59      	adds	r1, r3, #1
 8003696:	4815      	ldr	r0, [pc, #84]	; (80036ec <prvAddNewTaskToReadyList+0x128>)
 8003698:	4613      	mov	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	4413      	add	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4403      	add	r3, r0
 80036a2:	6019      	str	r1, [r3, #0]
 80036a4:	f001 fc14 	bl	8004ed0 <vPortExitCritical>
 80036a8:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <prvAddNewTaskToReadyList+0x11c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00e      	beq.n	80036ce <prvAddNewTaskToReadyList+0x10a>
 80036b0:	4b0a      	ldr	r3, [pc, #40]	; (80036dc <prvAddNewTaskToReadyList+0x118>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d207      	bcs.n	80036ce <prvAddNewTaskToReadyList+0x10a>
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <prvAddNewTaskToReadyList+0x12c>)
 80036c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036c4:	601a      	str	r2, [r3, #0]
 80036c6:	f3bf 8f4f 	dsb	sy
 80036ca:	f3bf 8f6f 	isb	sy
 80036ce:	bf00      	nop
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20000180 	.word	0x20000180
 80036dc:	200000a8 	.word	0x200000a8
 80036e0:	2000018c 	.word	0x2000018c
 80036e4:	2000019c 	.word	0x2000019c
 80036e8:	20000188 	.word	0x20000188
 80036ec:	200000ac 	.word	0x200000ac
 80036f0:	e000ed04 	.word	0xe000ed04

080036f4 <vTaskDelay>:
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	2300      	movs	r3, #0
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d017      	beq.n	8003736 <vTaskDelay+0x42>
 8003706:	4b13      	ldr	r3, [pc, #76]	; (8003754 <vTaskDelay+0x60>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00a      	beq.n	8003724 <vTaskDelay+0x30>
 800370e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003712:	f383 8811 	msr	BASEPRI, r3
 8003716:	f3bf 8f6f 	isb	sy
 800371a:	f3bf 8f4f 	dsb	sy
 800371e:	60bb      	str	r3, [r7, #8]
 8003720:	bf00      	nop
 8003722:	e7fe      	b.n	8003722 <vTaskDelay+0x2e>
 8003724:	f000 f86c 	bl	8003800 <vTaskSuspendAll>
 8003728:	2100      	movs	r1, #0
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 ff10 	bl	8004550 <prvAddCurrentTaskToDelayedList>
 8003730:	f000 f8aa 	bl	8003888 <xTaskResumeAll>
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d107      	bne.n	800374c <vTaskDelay+0x58>
 800373c:	4b06      	ldr	r3, [pc, #24]	; (8003758 <vTaskDelay+0x64>)
 800373e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	f3bf 8f4f 	dsb	sy
 8003748:	f3bf 8f6f 	isb	sy
 800374c:	bf00      	nop
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	200001a8 	.word	0x200001a8
 8003758:	e000ed04 	.word	0xe000ed04

0800375c <vTaskStartScheduler>:
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af02      	add	r7, sp, #8
 8003762:	4b20      	ldr	r3, [pc, #128]	; (80037e4 <vTaskStartScheduler+0x88>)
 8003764:	9301      	str	r3, [sp, #4]
 8003766:	2300      	movs	r3, #0
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	2300      	movs	r3, #0
 800376c:	2280      	movs	r2, #128	; 0x80
 800376e:	491e      	ldr	r1, [pc, #120]	; (80037e8 <vTaskStartScheduler+0x8c>)
 8003770:	481e      	ldr	r0, [pc, #120]	; (80037ec <vTaskStartScheduler+0x90>)
 8003772:	f7ff fe53 	bl	800341c <xTaskCreate>
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d102      	bne.n	8003784 <vTaskStartScheduler+0x28>
 800377e:	f000 ff55 	bl	800462c <xTimerCreateTimerTask>
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d116      	bne.n	80037b8 <vTaskStartScheduler+0x5c>
 800378a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800378e:	f383 8811 	msr	BASEPRI, r3
 8003792:	f3bf 8f6f 	isb	sy
 8003796:	f3bf 8f4f 	dsb	sy
 800379a:	60bb      	str	r3, [r7, #8]
 800379c:	bf00      	nop
 800379e:	4b14      	ldr	r3, [pc, #80]	; (80037f0 <vTaskStartScheduler+0x94>)
 80037a0:	f04f 32ff 	mov.w	r2, #4294967295
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <vTaskStartScheduler+0x98>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
 80037ac:	4b12      	ldr	r3, [pc, #72]	; (80037f8 <vTaskStartScheduler+0x9c>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	f001 faeb 	bl	8004d8c <xPortStartScheduler>
 80037b6:	e00e      	b.n	80037d6 <vTaskStartScheduler+0x7a>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037be:	d10a      	bne.n	80037d6 <vTaskStartScheduler+0x7a>
 80037c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037c4:	f383 8811 	msr	BASEPRI, r3
 80037c8:	f3bf 8f6f 	isb	sy
 80037cc:	f3bf 8f4f 	dsb	sy
 80037d0:	607b      	str	r3, [r7, #4]
 80037d2:	bf00      	nop
 80037d4:	e7fe      	b.n	80037d4 <vTaskStartScheduler+0x78>
 80037d6:	4b09      	ldr	r3, [pc, #36]	; (80037fc <vTaskStartScheduler+0xa0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	200001a4 	.word	0x200001a4
 80037e8:	080053fc 	.word	0x080053fc
 80037ec:	080041cd 	.word	0x080041cd
 80037f0:	200001a0 	.word	0x200001a0
 80037f4:	2000018c 	.word	0x2000018c
 80037f8:	20000184 	.word	0x20000184
 80037fc:	20000014 	.word	0x20000014

08003800 <vTaskSuspendAll>:
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
 8003804:	4b04      	ldr	r3, [pc, #16]	; (8003818 <vTaskSuspendAll+0x18>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	3301      	adds	r3, #1
 800380a:	4a03      	ldr	r2, [pc, #12]	; (8003818 <vTaskSuspendAll+0x18>)
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	bf00      	nop
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	200001a8 	.word	0x200001a8

0800381c <prvGetExpectedIdleTime>:
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	2300      	movs	r3, #0
 8003824:	603b      	str	r3, [r7, #0]
 8003826:	4b13      	ldr	r3, [pc, #76]	; (8003874 <prvGetExpectedIdleTime+0x58>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <prvGetExpectedIdleTime+0x16>
 800382e:	2301      	movs	r3, #1
 8003830:	603b      	str	r3, [r7, #0]
 8003832:	4b11      	ldr	r3, [pc, #68]	; (8003878 <prvGetExpectedIdleTime+0x5c>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <prvGetExpectedIdleTime+0x26>
 800383c:	2300      	movs	r3, #0
 800383e:	607b      	str	r3, [r7, #4]
 8003840:	e012      	b.n	8003868 <prvGetExpectedIdleTime+0x4c>
 8003842:	4b0e      	ldr	r3, [pc, #56]	; (800387c <prvGetExpectedIdleTime+0x60>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d902      	bls.n	8003850 <prvGetExpectedIdleTime+0x34>
 800384a:	2300      	movs	r3, #0
 800384c:	607b      	str	r3, [r7, #4]
 800384e:	e00b      	b.n	8003868 <prvGetExpectedIdleTime+0x4c>
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <prvGetExpectedIdleTime+0x40>
 8003856:	2300      	movs	r3, #0
 8003858:	607b      	str	r3, [r7, #4]
 800385a:	e005      	b.n	8003868 <prvGetExpectedIdleTime+0x4c>
 800385c:	4b08      	ldr	r3, [pc, #32]	; (8003880 <prvGetExpectedIdleTime+0x64>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	4b08      	ldr	r3, [pc, #32]	; (8003884 <prvGetExpectedIdleTime+0x68>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	607b      	str	r3, [r7, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4618      	mov	r0, r3
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr
 8003874:	20000188 	.word	0x20000188
 8003878:	200000a8 	.word	0x200000a8
 800387c:	200000ac 	.word	0x200000ac
 8003880:	200001a0 	.word	0x200001a0
 8003884:	20000184 	.word	0x20000184

08003888 <xTaskResumeAll>:
 8003888:	b580      	push	{r7, lr}
 800388a:	b088      	sub	sp, #32
 800388c:	af00      	add	r7, sp, #0
 800388e:	2300      	movs	r3, #0
 8003890:	61fb      	str	r3, [r7, #28]
 8003892:	2300      	movs	r3, #0
 8003894:	61bb      	str	r3, [r7, #24]
 8003896:	4b71      	ldr	r3, [pc, #452]	; (8003a5c <xTaskResumeAll+0x1d4>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <xTaskResumeAll+0x2c>
 800389e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a2:	f383 8811 	msr	BASEPRI, r3
 80038a6:	f3bf 8f6f 	isb	sy
 80038aa:	f3bf 8f4f 	dsb	sy
 80038ae:	607b      	str	r3, [r7, #4]
 80038b0:	bf00      	nop
 80038b2:	e7fe      	b.n	80038b2 <xTaskResumeAll+0x2a>
 80038b4:	f001 fadc 	bl	8004e70 <vPortEnterCritical>
 80038b8:	4b68      	ldr	r3, [pc, #416]	; (8003a5c <xTaskResumeAll+0x1d4>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3b01      	subs	r3, #1
 80038be:	4a67      	ldr	r2, [pc, #412]	; (8003a5c <xTaskResumeAll+0x1d4>)
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	4b66      	ldr	r3, [pc, #408]	; (8003a5c <xTaskResumeAll+0x1d4>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f040 80c1 	bne.w	8003a4e <xTaskResumeAll+0x1c6>
 80038cc:	4b64      	ldr	r3, [pc, #400]	; (8003a60 <xTaskResumeAll+0x1d8>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 80bc 	beq.w	8003a4e <xTaskResumeAll+0x1c6>
 80038d6:	e08b      	b.n	80039f0 <xTaskResumeAll+0x168>
 80038d8:	4b62      	ldr	r3, [pc, #392]	; (8003a64 <xTaskResumeAll+0x1dc>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	61fb      	str	r3, [r7, #28]
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	6a12      	ldr	r2, [r2, #32]
 80038ee:	609a      	str	r2, [r3, #8]
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	69fa      	ldr	r2, [r7, #28]
 80038f6:	69d2      	ldr	r2, [r2, #28]
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	685a      	ldr	r2, [r3, #4]
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	3318      	adds	r3, #24
 8003902:	429a      	cmp	r2, r3
 8003904:	d103      	bne.n	800390e <xTaskResumeAll+0x86>
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	6a1a      	ldr	r2, [r3, #32]
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	605a      	str	r2, [r3, #4]
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	2200      	movs	r2, #0
 8003912:	629a      	str	r2, [r3, #40]	; 0x28
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	1e5a      	subs	r2, r3, #1
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	60fb      	str	r3, [r7, #12]
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	69fa      	ldr	r2, [r7, #28]
 800392a:	68d2      	ldr	r2, [r2, #12]
 800392c:	609a      	str	r2, [r3, #8]
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	69fa      	ldr	r2, [r7, #28]
 8003934:	6892      	ldr	r2, [r2, #8]
 8003936:	605a      	str	r2, [r3, #4]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	3304      	adds	r3, #4
 8003940:	429a      	cmp	r2, r3
 8003942:	d103      	bne.n	800394c <xTaskResumeAll+0xc4>
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	68da      	ldr	r2, [r3, #12]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	605a      	str	r2, [r3, #4]
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	2200      	movs	r2, #0
 8003950:	615a      	str	r2, [r3, #20]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	1e5a      	subs	r2, r3, #1
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003960:	4b41      	ldr	r3, [pc, #260]	; (8003a68 <xTaskResumeAll+0x1e0>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d903      	bls.n	8003970 <xTaskResumeAll+0xe8>
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800396c:	4a3e      	ldr	r2, [pc, #248]	; (8003a68 <xTaskResumeAll+0x1e0>)
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003974:	493d      	ldr	r1, [pc, #244]	; (8003a6c <xTaskResumeAll+0x1e4>)
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	3304      	adds	r3, #4
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	60bb      	str	r3, [r7, #8]
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	609a      	str	r2, [r3, #8]
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	60da      	str	r2, [r3, #12]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	3204      	adds	r2, #4
 800399c:	605a      	str	r2, [r3, #4]
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	1d1a      	adds	r2, r3, #4
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	609a      	str	r2, [r3, #8]
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039aa:	4613      	mov	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4a2e      	ldr	r2, [pc, #184]	; (8003a6c <xTaskResumeAll+0x1e4>)
 80039b4:	441a      	add	r2, r3
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	615a      	str	r2, [r3, #20]
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039be:	492b      	ldr	r1, [pc, #172]	; (8003a6c <xTaskResumeAll+0x1e4>)
 80039c0:	4613      	mov	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4413      	add	r3, r2
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	1c59      	adds	r1, r3, #1
 80039ce:	4827      	ldr	r0, [pc, #156]	; (8003a6c <xTaskResumeAll+0x1e4>)
 80039d0:	4613      	mov	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4403      	add	r3, r0
 80039da:	6019      	str	r1, [r3, #0]
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e0:	4b23      	ldr	r3, [pc, #140]	; (8003a70 <xTaskResumeAll+0x1e8>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d302      	bcc.n	80039f0 <xTaskResumeAll+0x168>
 80039ea:	4b22      	ldr	r3, [pc, #136]	; (8003a74 <xTaskResumeAll+0x1ec>)
 80039ec:	2201      	movs	r2, #1
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	4b1c      	ldr	r3, [pc, #112]	; (8003a64 <xTaskResumeAll+0x1dc>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f47f af6f 	bne.w	80038d8 <xTaskResumeAll+0x50>
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <xTaskResumeAll+0x17c>
 8003a00:	f000 fcd8 	bl	80043b4 <prvResetNextTaskUnblockTime>
 8003a04:	4b1c      	ldr	r3, [pc, #112]	; (8003a78 <xTaskResumeAll+0x1f0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	617b      	str	r3, [r7, #20]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <xTaskResumeAll+0x1aa>
 8003a10:	f000 f89e 	bl	8003b50 <xTaskIncrementTick>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d002      	beq.n	8003a20 <xTaskResumeAll+0x198>
 8003a1a:	4b16      	ldr	r3, [pc, #88]	; (8003a74 <xTaskResumeAll+0x1ec>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	617b      	str	r3, [r7, #20]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1f1      	bne.n	8003a10 <xTaskResumeAll+0x188>
 8003a2c:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <xTaskResumeAll+0x1f0>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	4b10      	ldr	r3, [pc, #64]	; (8003a74 <xTaskResumeAll+0x1ec>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d009      	beq.n	8003a4e <xTaskResumeAll+0x1c6>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	61bb      	str	r3, [r7, #24]
 8003a3e:	4b0f      	ldr	r3, [pc, #60]	; (8003a7c <xTaskResumeAll+0x1f4>)
 8003a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	f3bf 8f6f 	isb	sy
 8003a4e:	f001 fa3f 	bl	8004ed0 <vPortExitCritical>
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	4618      	mov	r0, r3
 8003a56:	3720      	adds	r7, #32
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	200001a8 	.word	0x200001a8
 8003a60:	20000180 	.word	0x20000180
 8003a64:	20000140 	.word	0x20000140
 8003a68:	20000188 	.word	0x20000188
 8003a6c:	200000ac 	.word	0x200000ac
 8003a70:	200000a8 	.word	0x200000a8
 8003a74:	20000194 	.word	0x20000194
 8003a78:	20000190 	.word	0x20000190
 8003a7c:	e000ed04 	.word	0xe000ed04

08003a80 <xTaskGetTickCount>:
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	4b04      	ldr	r3, [pc, #16]	; (8003a98 <xTaskGetTickCount+0x18>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	607b      	str	r3, [r7, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bc80      	pop	{r7}
 8003a96:	4770      	bx	lr
 8003a98:	20000184 	.word	0x20000184

08003a9c <vTaskStepTick>:
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	4b26      	ldr	r3, [pc, #152]	; (8003b40 <vTaskStepTick+0xa4>)
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	441a      	add	r2, r3
 8003aac:	4b25      	ldr	r3, [pc, #148]	; (8003b44 <vTaskStepTick+0xa8>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d90a      	bls.n	8003aca <vTaskStepTick+0x2e>
 8003ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab8:	f383 8811 	msr	BASEPRI, r3
 8003abc:	f3bf 8f6f 	isb	sy
 8003ac0:	f3bf 8f4f 	dsb	sy
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	bf00      	nop
 8003ac8:	e7fe      	b.n	8003ac8 <vTaskStepTick+0x2c>
 8003aca:	4b1d      	ldr	r3, [pc, #116]	; (8003b40 <vTaskStepTick+0xa4>)
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	441a      	add	r2, r3
 8003ad2:	4b1c      	ldr	r3, [pc, #112]	; (8003b44 <vTaskStepTick+0xa8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d128      	bne.n	8003b2c <vTaskStepTick+0x90>
 8003ada:	4b1b      	ldr	r3, [pc, #108]	; (8003b48 <vTaskStepTick+0xac>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10a      	bne.n	8003af8 <vTaskStepTick+0x5c>
 8003ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae6:	f383 8811 	msr	BASEPRI, r3
 8003aea:	f3bf 8f6f 	isb	sy
 8003aee:	f3bf 8f4f 	dsb	sy
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	bf00      	nop
 8003af6:	e7fe      	b.n	8003af6 <vTaskStepTick+0x5a>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10a      	bne.n	8003b14 <vTaskStepTick+0x78>
 8003afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b02:	f383 8811 	msr	BASEPRI, r3
 8003b06:	f3bf 8f6f 	isb	sy
 8003b0a:	f3bf 8f4f 	dsb	sy
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	bf00      	nop
 8003b12:	e7fe      	b.n	8003b12 <vTaskStepTick+0x76>
 8003b14:	f001 f9ac 	bl	8004e70 <vPortEnterCritical>
 8003b18:	4b0c      	ldr	r3, [pc, #48]	; (8003b4c <vTaskStepTick+0xb0>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	4a0b      	ldr	r2, [pc, #44]	; (8003b4c <vTaskStepTick+0xb0>)
 8003b20:	6013      	str	r3, [r2, #0]
 8003b22:	f001 f9d5 	bl	8004ed0 <vPortExitCritical>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	4b04      	ldr	r3, [pc, #16]	; (8003b40 <vTaskStepTick+0xa4>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4413      	add	r3, r2
 8003b34:	4a02      	ldr	r2, [pc, #8]	; (8003b40 <vTaskStepTick+0xa4>)
 8003b36:	6013      	str	r3, [r2, #0]
 8003b38:	bf00      	nop
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	20000184 	.word	0x20000184
 8003b44:	200001a0 	.word	0x200001a0
 8003b48:	200001a8 	.word	0x200001a8
 8003b4c:	20000190 	.word	0x20000190

08003b50 <xTaskIncrementTick>:
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08a      	sub	sp, #40	; 0x28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	2300      	movs	r3, #0
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5a:	4b7e      	ldr	r3, [pc, #504]	; (8003d54 <xTaskIncrementTick+0x204>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f040 80ed 	bne.w	8003d3e <xTaskIncrementTick+0x1ee>
 8003b64:	4b7c      	ldr	r3, [pc, #496]	; (8003d58 <xTaskIncrementTick+0x208>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	623b      	str	r3, [r7, #32]
 8003b6c:	4a7a      	ldr	r2, [pc, #488]	; (8003d58 <xTaskIncrementTick+0x208>)
 8003b6e:	6a3b      	ldr	r3, [r7, #32]
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d120      	bne.n	8003bba <xTaskIncrementTick+0x6a>
 8003b78:	4b78      	ldr	r3, [pc, #480]	; (8003d5c <xTaskIncrementTick+0x20c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00a      	beq.n	8003b98 <xTaskIncrementTick+0x48>
 8003b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b86:	f383 8811 	msr	BASEPRI, r3
 8003b8a:	f3bf 8f6f 	isb	sy
 8003b8e:	f3bf 8f4f 	dsb	sy
 8003b92:	607b      	str	r3, [r7, #4]
 8003b94:	bf00      	nop
 8003b96:	e7fe      	b.n	8003b96 <xTaskIncrementTick+0x46>
 8003b98:	4b70      	ldr	r3, [pc, #448]	; (8003d5c <xTaskIncrementTick+0x20c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	61fb      	str	r3, [r7, #28]
 8003b9e:	4b70      	ldr	r3, [pc, #448]	; (8003d60 <xTaskIncrementTick+0x210>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a6e      	ldr	r2, [pc, #440]	; (8003d5c <xTaskIncrementTick+0x20c>)
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	4a6e      	ldr	r2, [pc, #440]	; (8003d60 <xTaskIncrementTick+0x210>)
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	6013      	str	r3, [r2, #0]
 8003bac:	4b6d      	ldr	r3, [pc, #436]	; (8003d64 <xTaskIncrementTick+0x214>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	4a6c      	ldr	r2, [pc, #432]	; (8003d64 <xTaskIncrementTick+0x214>)
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	f000 fbfd 	bl	80043b4 <prvResetNextTaskUnblockTime>
 8003bba:	4b6b      	ldr	r3, [pc, #428]	; (8003d68 <xTaskIncrementTick+0x218>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6a3a      	ldr	r2, [r7, #32]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	f0c0 80a7 	bcc.w	8003d14 <xTaskIncrementTick+0x1c4>
 8003bc6:	4b65      	ldr	r3, [pc, #404]	; (8003d5c <xTaskIncrementTick+0x20c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d104      	bne.n	8003bda <xTaskIncrementTick+0x8a>
 8003bd0:	4b65      	ldr	r3, [pc, #404]	; (8003d68 <xTaskIncrementTick+0x218>)
 8003bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	e09c      	b.n	8003d14 <xTaskIncrementTick+0x1c4>
 8003bda:	4b60      	ldr	r3, [pc, #384]	; (8003d5c <xTaskIncrementTick+0x20c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	61bb      	str	r3, [r7, #24]
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	6a3a      	ldr	r2, [r7, #32]
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d203      	bcs.n	8003bfa <xTaskIncrementTick+0xaa>
 8003bf2:	4a5d      	ldr	r2, [pc, #372]	; (8003d68 <xTaskIncrementTick+0x218>)
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	6013      	str	r3, [r2, #0]
 8003bf8:	e08c      	b.n	8003d14 <xTaskIncrementTick+0x1c4>
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	613b      	str	r3, [r7, #16]
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	68d2      	ldr	r2, [r2, #12]
 8003c08:	609a      	str	r2, [r3, #8]
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	6892      	ldr	r2, [r2, #8]
 8003c12:	605a      	str	r2, [r3, #4]
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d103      	bne.n	8003c28 <xTaskIncrementTick+0xd8>
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	68da      	ldr	r2, [r3, #12]
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	605a      	str	r2, [r3, #4]
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	615a      	str	r2, [r3, #20]
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	1e5a      	subs	r2, r3, #1
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d01e      	beq.n	8003c7e <xTaskIncrementTick+0x12e>
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c44:	60fb      	str	r3, [r7, #12]
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	6a12      	ldr	r2, [r2, #32]
 8003c4e:	609a      	str	r2, [r3, #8]
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	69d2      	ldr	r2, [r2, #28]
 8003c58:	605a      	str	r2, [r3, #4]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	3318      	adds	r3, #24
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d103      	bne.n	8003c6e <xTaskIncrementTick+0x11e>
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	6a1a      	ldr	r2, [r3, #32]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	605a      	str	r2, [r3, #4]
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	2200      	movs	r2, #0
 8003c72:	629a      	str	r2, [r3, #40]	; 0x28
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	1e5a      	subs	r2, r3, #1
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c82:	4b3a      	ldr	r3, [pc, #232]	; (8003d6c <xTaskIncrementTick+0x21c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d903      	bls.n	8003c92 <xTaskIncrementTick+0x142>
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8e:	4a37      	ldr	r2, [pc, #220]	; (8003d6c <xTaskIncrementTick+0x21c>)
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c96:	4936      	ldr	r1, [pc, #216]	; (8003d70 <xTaskIncrementTick+0x220>)
 8003c98:	4613      	mov	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	3304      	adds	r3, #4
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60bb      	str	r3, [r7, #8]
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	609a      	str	r2, [r3, #8]
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	689a      	ldr	r2, [r3, #8]
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	60da      	str	r2, [r3, #12]
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	69ba      	ldr	r2, [r7, #24]
 8003cbc:	3204      	adds	r2, #4
 8003cbe:	605a      	str	r2, [r3, #4]
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	1d1a      	adds	r2, r3, #4
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	609a      	str	r2, [r3, #8]
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ccc:	4613      	mov	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4413      	add	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	4a26      	ldr	r2, [pc, #152]	; (8003d70 <xTaskIncrementTick+0x220>)
 8003cd6:	441a      	add	r2, r3
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	615a      	str	r2, [r3, #20]
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce0:	4923      	ldr	r1, [pc, #140]	; (8003d70 <xTaskIncrementTick+0x220>)
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4413      	add	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	440b      	add	r3, r1
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	1c59      	adds	r1, r3, #1
 8003cf0:	481f      	ldr	r0, [pc, #124]	; (8003d70 <xTaskIncrementTick+0x220>)
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	4413      	add	r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	4403      	add	r3, r0
 8003cfc:	6019      	str	r1, [r3, #0]
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d02:	4b1c      	ldr	r3, [pc, #112]	; (8003d74 <xTaskIncrementTick+0x224>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	f67f af5c 	bls.w	8003bc6 <xTaskIncrementTick+0x76>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	627b      	str	r3, [r7, #36]	; 0x24
 8003d12:	e758      	b.n	8003bc6 <xTaskIncrementTick+0x76>
 8003d14:	4b17      	ldr	r3, [pc, #92]	; (8003d74 <xTaskIncrementTick+0x224>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d1a:	4915      	ldr	r1, [pc, #84]	; (8003d70 <xTaskIncrementTick+0x220>)
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	4413      	add	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d901      	bls.n	8003d30 <xTaskIncrementTick+0x1e0>
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003d30:	4b11      	ldr	r3, [pc, #68]	; (8003d78 <xTaskIncrementTick+0x228>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d007      	beq.n	8003d48 <xTaskIncrementTick+0x1f8>
 8003d38:	2301      	movs	r3, #1
 8003d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8003d3c:	e004      	b.n	8003d48 <xTaskIncrementTick+0x1f8>
 8003d3e:	4b0f      	ldr	r3, [pc, #60]	; (8003d7c <xTaskIncrementTick+0x22c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3301      	adds	r3, #1
 8003d44:	4a0d      	ldr	r2, [pc, #52]	; (8003d7c <xTaskIncrementTick+0x22c>)
 8003d46:	6013      	str	r3, [r2, #0]
 8003d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3728      	adds	r7, #40	; 0x28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	200001a8 	.word	0x200001a8
 8003d58:	20000184 	.word	0x20000184
 8003d5c:	20000138 	.word	0x20000138
 8003d60:	2000013c 	.word	0x2000013c
 8003d64:	20000198 	.word	0x20000198
 8003d68:	200001a0 	.word	0x200001a0
 8003d6c:	20000188 	.word	0x20000188
 8003d70:	200000ac 	.word	0x200000ac
 8003d74:	200000a8 	.word	0x200000a8
 8003d78:	20000194 	.word	0x20000194
 8003d7c:	20000190 	.word	0x20000190

08003d80 <vTaskSwitchContext>:
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4b27      	ldr	r3, [pc, #156]	; (8003e24 <vTaskSwitchContext+0xa4>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <vTaskSwitchContext+0x16>
 8003d8e:	4b26      	ldr	r3, [pc, #152]	; (8003e28 <vTaskSwitchContext+0xa8>)
 8003d90:	2201      	movs	r2, #1
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	e041      	b.n	8003e1a <vTaskSwitchContext+0x9a>
 8003d96:	4b24      	ldr	r3, [pc, #144]	; (8003e28 <vTaskSwitchContext+0xa8>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	4b23      	ldr	r3, [pc, #140]	; (8003e2c <vTaskSwitchContext+0xac>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	60fb      	str	r3, [r7, #12]
 8003da2:	e010      	b.n	8003dc6 <vTaskSwitchContext+0x46>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10a      	bne.n	8003dc0 <vTaskSwitchContext+0x40>
 8003daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dae:	f383 8811 	msr	BASEPRI, r3
 8003db2:	f3bf 8f6f 	isb	sy
 8003db6:	f3bf 8f4f 	dsb	sy
 8003dba:	607b      	str	r3, [r7, #4]
 8003dbc:	bf00      	nop
 8003dbe:	e7fe      	b.n	8003dbe <vTaskSwitchContext+0x3e>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	491a      	ldr	r1, [pc, #104]	; (8003e30 <vTaskSwitchContext+0xb0>)
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	440b      	add	r3, r1
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0e4      	beq.n	8003da4 <vTaskSwitchContext+0x24>
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4413      	add	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	4a12      	ldr	r2, [pc, #72]	; (8003e30 <vTaskSwitchContext+0xb0>)
 8003de6:	4413      	add	r3, r2
 8003de8:	60bb      	str	r3, [r7, #8]
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	605a      	str	r2, [r3, #4]
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	685a      	ldr	r2, [r3, #4]
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	3308      	adds	r3, #8
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d104      	bne.n	8003e0a <vTaskSwitchContext+0x8a>
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	605a      	str	r2, [r3, #4]
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4a08      	ldr	r2, [pc, #32]	; (8003e34 <vTaskSwitchContext+0xb4>)
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	4a05      	ldr	r2, [pc, #20]	; (8003e2c <vTaskSwitchContext+0xac>)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6013      	str	r3, [r2, #0]
 8003e1a:	bf00      	nop
 8003e1c:	3714      	adds	r7, #20
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr
 8003e24:	200001a8 	.word	0x200001a8
 8003e28:	20000194 	.word	0x20000194
 8003e2c:	20000188 	.word	0x20000188
 8003e30:	200000ac 	.word	0x200000ac
 8003e34:	200000a8 	.word	0x200000a8

08003e38 <vTaskPlaceOnEventList>:
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d10a      	bne.n	8003e5e <vTaskPlaceOnEventList+0x26>
 8003e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4c:	f383 8811 	msr	BASEPRI, r3
 8003e50:	f3bf 8f6f 	isb	sy
 8003e54:	f3bf 8f4f 	dsb	sy
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	bf00      	nop
 8003e5c:	e7fe      	b.n	8003e5c <vTaskPlaceOnEventList+0x24>
 8003e5e:	4b07      	ldr	r3, [pc, #28]	; (8003e7c <vTaskPlaceOnEventList+0x44>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	3318      	adds	r3, #24
 8003e64:	4619      	mov	r1, r3
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 feb1 	bl	8004bce <vListInsert>
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	6838      	ldr	r0, [r7, #0]
 8003e70:	f000 fb6e 	bl	8004550 <prvAddCurrentTaskToDelayedList>
 8003e74:	bf00      	nop
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	200000a8 	.word	0x200000a8

08003e80 <vTaskPlaceOnEventListRestricted>:
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10a      	bne.n	8003ea8 <vTaskPlaceOnEventListRestricted+0x28>
 8003e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e96:	f383 8811 	msr	BASEPRI, r3
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	613b      	str	r3, [r7, #16]
 8003ea4:	bf00      	nop
 8003ea6:	e7fe      	b.n	8003ea6 <vTaskPlaceOnEventListRestricted+0x26>
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	617b      	str	r3, [r7, #20]
 8003eae:	4b16      	ldr	r3, [pc, #88]	; (8003f08 <vTaskPlaceOnEventListRestricted+0x88>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	61da      	str	r2, [r3, #28]
 8003eb6:	4b14      	ldr	r3, [pc, #80]	; (8003f08 <vTaskPlaceOnEventListRestricted+0x88>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	6892      	ldr	r2, [r2, #8]
 8003ebe:	621a      	str	r2, [r3, #32]
 8003ec0:	4b11      	ldr	r3, [pc, #68]	; (8003f08 <vTaskPlaceOnEventListRestricted+0x88>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	3218      	adds	r2, #24
 8003eca:	605a      	str	r2, [r3, #4]
 8003ecc:	4b0e      	ldr	r3, [pc, #56]	; (8003f08 <vTaskPlaceOnEventListRestricted+0x88>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f103 0218 	add.w	r2, r3, #24
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	609a      	str	r2, [r3, #8]
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <vTaskPlaceOnEventListRestricted+0x88>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	629a      	str	r2, [r3, #40]	; 0x28
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	1c5a      	adds	r2, r3, #1
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <vTaskPlaceOnEventListRestricted+0x76>
 8003ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ef4:	60bb      	str	r3, [r7, #8]
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	68b8      	ldr	r0, [r7, #8]
 8003efa:	f000 fb29 	bl	8004550 <prvAddCurrentTaskToDelayedList>
 8003efe:	bf00      	nop
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	200000a8 	.word	0x200000a8

08003f0c <xTaskRemoveFromEventList>:
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08a      	sub	sp, #40	; 0x28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	623b      	str	r3, [r7, #32]
 8003f1c:	6a3b      	ldr	r3, [r7, #32]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10a      	bne.n	8003f38 <xTaskRemoveFromEventList+0x2c>
 8003f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f26:	f383 8811 	msr	BASEPRI, r3
 8003f2a:	f3bf 8f6f 	isb	sy
 8003f2e:	f3bf 8f4f 	dsb	sy
 8003f32:	60fb      	str	r3, [r7, #12]
 8003f34:	bf00      	nop
 8003f36:	e7fe      	b.n	8003f36 <xTaskRemoveFromEventList+0x2a>
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	61fb      	str	r3, [r7, #28]
 8003f3e:	6a3b      	ldr	r3, [r7, #32]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	6a3a      	ldr	r2, [r7, #32]
 8003f44:	6a12      	ldr	r2, [r2, #32]
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	6a3b      	ldr	r3, [r7, #32]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	6a3a      	ldr	r2, [r7, #32]
 8003f4e:	69d2      	ldr	r2, [r2, #28]
 8003f50:	605a      	str	r2, [r3, #4]
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	6a3b      	ldr	r3, [r7, #32]
 8003f58:	3318      	adds	r3, #24
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d103      	bne.n	8003f66 <xTaskRemoveFromEventList+0x5a>
 8003f5e:	6a3b      	ldr	r3, [r7, #32]
 8003f60:	6a1a      	ldr	r2, [r3, #32]
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	605a      	str	r2, [r3, #4]
 8003f66:	6a3b      	ldr	r3, [r7, #32]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	629a      	str	r2, [r3, #40]	; 0x28
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	1e5a      	subs	r2, r3, #1
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	601a      	str	r2, [r3, #0]
 8003f76:	4b4b      	ldr	r3, [pc, #300]	; (80040a4 <xTaskRemoveFromEventList+0x198>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d161      	bne.n	8004042 <xTaskRemoveFromEventList+0x136>
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	617b      	str	r3, [r7, #20]
 8003f84:	6a3b      	ldr	r3, [r7, #32]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	6a3a      	ldr	r2, [r7, #32]
 8003f8a:	68d2      	ldr	r2, [r2, #12]
 8003f8c:	609a      	str	r2, [r3, #8]
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	6a3a      	ldr	r2, [r7, #32]
 8003f94:	6892      	ldr	r2, [r2, #8]
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d103      	bne.n	8003fac <xTaskRemoveFromEventList+0xa0>
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	605a      	str	r2, [r3, #4]
 8003fac:	6a3b      	ldr	r3, [r7, #32]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	615a      	str	r2, [r3, #20]
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	1e5a      	subs	r2, r3, #1
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	6a3b      	ldr	r3, [r7, #32]
 8003fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fc0:	4b39      	ldr	r3, [pc, #228]	; (80040a8 <xTaskRemoveFromEventList+0x19c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d903      	bls.n	8003fd0 <xTaskRemoveFromEventList+0xc4>
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fcc:	4a36      	ldr	r2, [pc, #216]	; (80040a8 <xTaskRemoveFromEventList+0x19c>)
 8003fce:	6013      	str	r3, [r2, #0]
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd4:	4935      	ldr	r1, [pc, #212]	; (80040ac <xTaskRemoveFromEventList+0x1a0>)
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	440b      	add	r3, r1
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	613b      	str	r3, [r7, #16]
 8003fe6:	6a3b      	ldr	r3, [r7, #32]
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	609a      	str	r2, [r3, #8]
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	6a3b      	ldr	r3, [r7, #32]
 8003ff2:	60da      	str	r2, [r3, #12]
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	6a3a      	ldr	r2, [r7, #32]
 8003ffa:	3204      	adds	r2, #4
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	1d1a      	adds	r2, r3, #4
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	609a      	str	r2, [r3, #8]
 8004006:	6a3b      	ldr	r3, [r7, #32]
 8004008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800400a:	4613      	mov	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4a26      	ldr	r2, [pc, #152]	; (80040ac <xTaskRemoveFromEventList+0x1a0>)
 8004014:	441a      	add	r2, r3
 8004016:	6a3b      	ldr	r3, [r7, #32]
 8004018:	615a      	str	r2, [r3, #20]
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800401e:	4923      	ldr	r1, [pc, #140]	; (80040ac <xTaskRemoveFromEventList+0x1a0>)
 8004020:	4613      	mov	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4413      	add	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	440b      	add	r3, r1
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	1c59      	adds	r1, r3, #1
 800402e:	481f      	ldr	r0, [pc, #124]	; (80040ac <xTaskRemoveFromEventList+0x1a0>)
 8004030:	4613      	mov	r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4403      	add	r3, r0
 800403a:	6019      	str	r1, [r3, #0]
 800403c:	f000 f9ba 	bl	80043b4 <prvResetNextTaskUnblockTime>
 8004040:	e01b      	b.n	800407a <xTaskRemoveFromEventList+0x16e>
 8004042:	4b1b      	ldr	r3, [pc, #108]	; (80040b0 <xTaskRemoveFromEventList+0x1a4>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	61bb      	str	r3, [r7, #24]
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	61da      	str	r2, [r3, #28]
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	6a3b      	ldr	r3, [r7, #32]
 8004054:	621a      	str	r2, [r3, #32]
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	6a3a      	ldr	r2, [r7, #32]
 800405c:	3218      	adds	r2, #24
 800405e:	605a      	str	r2, [r3, #4]
 8004060:	6a3b      	ldr	r3, [r7, #32]
 8004062:	f103 0218 	add.w	r2, r3, #24
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	609a      	str	r2, [r3, #8]
 800406a:	6a3b      	ldr	r3, [r7, #32]
 800406c:	4a10      	ldr	r2, [pc, #64]	; (80040b0 <xTaskRemoveFromEventList+0x1a4>)
 800406e:	629a      	str	r2, [r3, #40]	; 0x28
 8004070:	4b0f      	ldr	r3, [pc, #60]	; (80040b0 <xTaskRemoveFromEventList+0x1a4>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3301      	adds	r3, #1
 8004076:	4a0e      	ldr	r2, [pc, #56]	; (80040b0 <xTaskRemoveFromEventList+0x1a4>)
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	6a3b      	ldr	r3, [r7, #32]
 800407c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800407e:	4b0d      	ldr	r3, [pc, #52]	; (80040b4 <xTaskRemoveFromEventList+0x1a8>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004084:	429a      	cmp	r2, r3
 8004086:	d905      	bls.n	8004094 <xTaskRemoveFromEventList+0x188>
 8004088:	2301      	movs	r3, #1
 800408a:	627b      	str	r3, [r7, #36]	; 0x24
 800408c:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <xTaskRemoveFromEventList+0x1ac>)
 800408e:	2201      	movs	r2, #1
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	e001      	b.n	8004098 <xTaskRemoveFromEventList+0x18c>
 8004094:	2300      	movs	r3, #0
 8004096:	627b      	str	r3, [r7, #36]	; 0x24
 8004098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409a:	4618      	mov	r0, r3
 800409c:	3728      	adds	r7, #40	; 0x28
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	200001a8 	.word	0x200001a8
 80040a8:	20000188 	.word	0x20000188
 80040ac:	200000ac 	.word	0x200000ac
 80040b0:	20000140 	.word	0x20000140
 80040b4:	200000a8 	.word	0x200000a8
 80040b8:	20000194 	.word	0x20000194

080040bc <vTaskInternalSetTimeOutState>:
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	4b06      	ldr	r3, [pc, #24]	; (80040e0 <vTaskInternalSetTimeOutState+0x24>)
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	4b05      	ldr	r3, [pc, #20]	; (80040e4 <vTaskInternalSetTimeOutState+0x28>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	605a      	str	r2, [r3, #4]
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	20000198 	.word	0x20000198
 80040e4:	20000184 	.word	0x20000184

080040e8 <xTaskCheckForTimeOut>:
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b088      	sub	sp, #32
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10a      	bne.n	800410e <xTaskCheckForTimeOut+0x26>
 80040f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fc:	f383 8811 	msr	BASEPRI, r3
 8004100:	f3bf 8f6f 	isb	sy
 8004104:	f3bf 8f4f 	dsb	sy
 8004108:	613b      	str	r3, [r7, #16]
 800410a:	bf00      	nop
 800410c:	e7fe      	b.n	800410c <xTaskCheckForTimeOut+0x24>
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10a      	bne.n	800412a <xTaskCheckForTimeOut+0x42>
 8004114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004118:	f383 8811 	msr	BASEPRI, r3
 800411c:	f3bf 8f6f 	isb	sy
 8004120:	f3bf 8f4f 	dsb	sy
 8004124:	60fb      	str	r3, [r7, #12]
 8004126:	bf00      	nop
 8004128:	e7fe      	b.n	8004128 <xTaskCheckForTimeOut+0x40>
 800412a:	f000 fea1 	bl	8004e70 <vPortEnterCritical>
 800412e:	4b1f      	ldr	r3, [pc, #124]	; (80041ac <xTaskCheckForTimeOut+0xc4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	61bb      	str	r3, [r7, #24]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	617b      	str	r3, [r7, #20]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004146:	d102      	bne.n	800414e <xTaskCheckForTimeOut+0x66>
 8004148:	2300      	movs	r3, #0
 800414a:	61fb      	str	r3, [r7, #28]
 800414c:	e026      	b.n	800419c <xTaskCheckForTimeOut+0xb4>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	4b17      	ldr	r3, [pc, #92]	; (80041b0 <xTaskCheckForTimeOut+0xc8>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d00a      	beq.n	8004170 <xTaskCheckForTimeOut+0x88>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	429a      	cmp	r2, r3
 8004162:	d305      	bcc.n	8004170 <xTaskCheckForTimeOut+0x88>
 8004164:	2301      	movs	r3, #1
 8004166:	61fb      	str	r3, [r7, #28]
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	2200      	movs	r2, #0
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e015      	b.n	800419c <xTaskCheckForTimeOut+0xb4>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	429a      	cmp	r2, r3
 8004178:	d20b      	bcs.n	8004192 <xTaskCheckForTimeOut+0xaa>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	1ad2      	subs	r2, r2, r3
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7ff ff98 	bl	80040bc <vTaskInternalSetTimeOutState>
 800418c:	2300      	movs	r3, #0
 800418e:	61fb      	str	r3, [r7, #28]
 8004190:	e004      	b.n	800419c <xTaskCheckForTimeOut+0xb4>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]
 8004198:	2301      	movs	r3, #1
 800419a:	61fb      	str	r3, [r7, #28]
 800419c:	f000 fe98 	bl	8004ed0 <vPortExitCritical>
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	4618      	mov	r0, r3
 80041a4:	3720      	adds	r7, #32
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	20000184 	.word	0x20000184
 80041b0:	20000198 	.word	0x20000198

080041b4 <vTaskMissedYield>:
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	4b03      	ldr	r3, [pc, #12]	; (80041c8 <vTaskMissedYield+0x14>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	601a      	str	r2, [r3, #0]
 80041be:	bf00      	nop
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bc80      	pop	{r7}
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000194 	.word	0x20000194

080041cc <prvIdleTask>:
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	f000 f8b0 	bl	8004338 <prvCheckTasksWaitingTermination>
 80041d8:	4b18      	ldr	r3, [pc, #96]	; (800423c <prvIdleTask+0x70>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d907      	bls.n	80041f0 <prvIdleTask+0x24>
 80041e0:	4b17      	ldr	r3, [pc, #92]	; (8004240 <prvIdleTask+0x74>)
 80041e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f7ff fb14 	bl	800381c <prvGetExpectedIdleTime>
 80041f4:	60f8      	str	r0, [r7, #12]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d9eb      	bls.n	80041d4 <prvIdleTask+0x8>
 80041fc:	f7ff fb00 	bl	8003800 <vTaskSuspendAll>
 8004200:	4b10      	ldr	r3, [pc, #64]	; (8004244 <prvIdleTask+0x78>)
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	4b10      	ldr	r3, [pc, #64]	; (8004248 <prvIdleTask+0x7c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	429a      	cmp	r2, r3
 800420a:	d20a      	bcs.n	8004222 <prvIdleTask+0x56>
 800420c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	60bb      	str	r3, [r7, #8]
 800421e:	bf00      	nop
 8004220:	e7fe      	b.n	8004220 <prvIdleTask+0x54>
 8004222:	f7ff fafb 	bl	800381c <prvGetExpectedIdleTime>
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d902      	bls.n	8004234 <prvIdleTask+0x68>
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f000 febc 	bl	8004fac <vPortSuppressTicksAndSleep>
 8004234:	f7ff fb28 	bl	8003888 <xTaskResumeAll>
 8004238:	e7cc      	b.n	80041d4 <prvIdleTask+0x8>
 800423a:	bf00      	nop
 800423c:	200000ac 	.word	0x200000ac
 8004240:	e000ed04 	.word	0xe000ed04
 8004244:	200001a0 	.word	0x200001a0
 8004248:	20000184 	.word	0x20000184

0800424c <eTaskConfirmSleepModeStatus>:
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	2301      	movs	r3, #1
 8004254:	603b      	str	r3, [r7, #0]
 8004256:	2301      	movs	r3, #1
 8004258:	71fb      	strb	r3, [r7, #7]
 800425a:	4b12      	ldr	r3, [pc, #72]	; (80042a4 <eTaskConfirmSleepModeStatus+0x58>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d002      	beq.n	8004268 <eTaskConfirmSleepModeStatus+0x1c>
 8004262:	2300      	movs	r3, #0
 8004264:	71fb      	strb	r3, [r7, #7]
 8004266:	e017      	b.n	8004298 <eTaskConfirmSleepModeStatus+0x4c>
 8004268:	4b0f      	ldr	r3, [pc, #60]	; (80042a8 <eTaskConfirmSleepModeStatus+0x5c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d002      	beq.n	8004276 <eTaskConfirmSleepModeStatus+0x2a>
 8004270:	2300      	movs	r3, #0
 8004272:	71fb      	strb	r3, [r7, #7]
 8004274:	e010      	b.n	8004298 <eTaskConfirmSleepModeStatus+0x4c>
 8004276:	4b0d      	ldr	r3, [pc, #52]	; (80042ac <eTaskConfirmSleepModeStatus+0x60>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d002      	beq.n	8004284 <eTaskConfirmSleepModeStatus+0x38>
 800427e:	2300      	movs	r3, #0
 8004280:	71fb      	strb	r3, [r7, #7]
 8004282:	e009      	b.n	8004298 <eTaskConfirmSleepModeStatus+0x4c>
 8004284:	4b0a      	ldr	r3, [pc, #40]	; (80042b0 <eTaskConfirmSleepModeStatus+0x64>)
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	4b0a      	ldr	r3, [pc, #40]	; (80042b4 <eTaskConfirmSleepModeStatus+0x68>)
 800428a:	6819      	ldr	r1, [r3, #0]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	1acb      	subs	r3, r1, r3
 8004290:	429a      	cmp	r2, r3
 8004292:	d101      	bne.n	8004298 <eTaskConfirmSleepModeStatus+0x4c>
 8004294:	2302      	movs	r3, #2
 8004296:	71fb      	strb	r3, [r7, #7]
 8004298:	79fb      	ldrb	r3, [r7, #7]
 800429a:	4618      	mov	r0, r3
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	bc80      	pop	{r7}
 80042a2:	4770      	bx	lr
 80042a4:	20000140 	.word	0x20000140
 80042a8:	20000194 	.word	0x20000194
 80042ac:	20000190 	.word	0x20000190
 80042b0:	2000016c 	.word	0x2000016c
 80042b4:	20000180 	.word	0x20000180

080042b8 <prvInitialiseTaskLists>:
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	2300      	movs	r3, #0
 80042c0:	607b      	str	r3, [r7, #4]
 80042c2:	e00c      	b.n	80042de <prvInitialiseTaskLists+0x26>
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	4613      	mov	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4413      	add	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	4a12      	ldr	r2, [pc, #72]	; (8004318 <prvInitialiseTaskLists+0x60>)
 80042d0:	4413      	add	r3, r2
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fc50 	bl	8004b78 <vListInitialise>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3301      	adds	r3, #1
 80042dc:	607b      	str	r3, [r7, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d9ef      	bls.n	80042c4 <prvInitialiseTaskLists+0xc>
 80042e4:	480d      	ldr	r0, [pc, #52]	; (800431c <prvInitialiseTaskLists+0x64>)
 80042e6:	f000 fc47 	bl	8004b78 <vListInitialise>
 80042ea:	480d      	ldr	r0, [pc, #52]	; (8004320 <prvInitialiseTaskLists+0x68>)
 80042ec:	f000 fc44 	bl	8004b78 <vListInitialise>
 80042f0:	480c      	ldr	r0, [pc, #48]	; (8004324 <prvInitialiseTaskLists+0x6c>)
 80042f2:	f000 fc41 	bl	8004b78 <vListInitialise>
 80042f6:	480c      	ldr	r0, [pc, #48]	; (8004328 <prvInitialiseTaskLists+0x70>)
 80042f8:	f000 fc3e 	bl	8004b78 <vListInitialise>
 80042fc:	480b      	ldr	r0, [pc, #44]	; (800432c <prvInitialiseTaskLists+0x74>)
 80042fe:	f000 fc3b 	bl	8004b78 <vListInitialise>
 8004302:	4b0b      	ldr	r3, [pc, #44]	; (8004330 <prvInitialiseTaskLists+0x78>)
 8004304:	4a05      	ldr	r2, [pc, #20]	; (800431c <prvInitialiseTaskLists+0x64>)
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	4b0a      	ldr	r3, [pc, #40]	; (8004334 <prvInitialiseTaskLists+0x7c>)
 800430a:	4a05      	ldr	r2, [pc, #20]	; (8004320 <prvInitialiseTaskLists+0x68>)
 800430c:	601a      	str	r2, [r3, #0]
 800430e:	bf00      	nop
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	200000ac 	.word	0x200000ac
 800431c:	20000110 	.word	0x20000110
 8004320:	20000124 	.word	0x20000124
 8004324:	20000140 	.word	0x20000140
 8004328:	20000154 	.word	0x20000154
 800432c:	2000016c 	.word	0x2000016c
 8004330:	20000138 	.word	0x20000138
 8004334:	2000013c 	.word	0x2000013c

08004338 <prvCheckTasksWaitingTermination>:
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	e019      	b.n	8004374 <prvCheckTasksWaitingTermination+0x3c>
 8004340:	f000 fd96 	bl	8004e70 <vPortEnterCritical>
 8004344:	4b10      	ldr	r3, [pc, #64]	; (8004388 <prvCheckTasksWaitingTermination+0x50>)
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	607b      	str	r3, [r7, #4]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3304      	adds	r3, #4
 8004350:	4618      	mov	r0, r3
 8004352:	f000 fc74 	bl	8004c3e <uxListRemove>
 8004356:	4b0d      	ldr	r3, [pc, #52]	; (800438c <prvCheckTasksWaitingTermination+0x54>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3b01      	subs	r3, #1
 800435c:	4a0b      	ldr	r2, [pc, #44]	; (800438c <prvCheckTasksWaitingTermination+0x54>)
 800435e:	6013      	str	r3, [r2, #0]
 8004360:	4b0b      	ldr	r3, [pc, #44]	; (8004390 <prvCheckTasksWaitingTermination+0x58>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	3b01      	subs	r3, #1
 8004366:	4a0a      	ldr	r2, [pc, #40]	; (8004390 <prvCheckTasksWaitingTermination+0x58>)
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	f000 fdb1 	bl	8004ed0 <vPortExitCritical>
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f810 	bl	8004394 <prvDeleteTCB>
 8004374:	4b06      	ldr	r3, [pc, #24]	; (8004390 <prvCheckTasksWaitingTermination+0x58>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e1      	bne.n	8004340 <prvCheckTasksWaitingTermination+0x8>
 800437c:	bf00      	nop
 800437e:	bf00      	nop
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	20000154 	.word	0x20000154
 800438c:	20000180 	.word	0x20000180
 8004390:	20000168 	.word	0x20000168

08004394 <prvDeleteTCB>:
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fbd7 	bl	8004b54 <vPortFree>
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 fbd4 	bl	8004b54 <vPortFree>
 80043ac:	bf00      	nop
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <prvResetNextTaskUnblockTime>:
 80043b4:	b480      	push	{r7}
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	4b09      	ldr	r3, [pc, #36]	; (80043e0 <prvResetNextTaskUnblockTime+0x2c>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d104      	bne.n	80043cc <prvResetNextTaskUnblockTime+0x18>
 80043c2:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <prvResetNextTaskUnblockTime+0x30>)
 80043c4:	f04f 32ff 	mov.w	r2, #4294967295
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	e005      	b.n	80043d8 <prvResetNextTaskUnblockTime+0x24>
 80043cc:	4b04      	ldr	r3, [pc, #16]	; (80043e0 <prvResetNextTaskUnblockTime+0x2c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a03      	ldr	r2, [pc, #12]	; (80043e4 <prvResetNextTaskUnblockTime+0x30>)
 80043d6:	6013      	str	r3, [r2, #0]
 80043d8:	bf00      	nop
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr
 80043e0:	20000138 	.word	0x20000138
 80043e4:	200001a0 	.word	0x200001a0

080043e8 <xTaskGetSchedulerState>:
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4b0b      	ldr	r3, [pc, #44]	; (800441c <xTaskGetSchedulerState+0x34>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d102      	bne.n	80043fc <xTaskGetSchedulerState+0x14>
 80043f6:	2301      	movs	r3, #1
 80043f8:	607b      	str	r3, [r7, #4]
 80043fa:	e008      	b.n	800440e <xTaskGetSchedulerState+0x26>
 80043fc:	4b08      	ldr	r3, [pc, #32]	; (8004420 <xTaskGetSchedulerState+0x38>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d102      	bne.n	800440a <xTaskGetSchedulerState+0x22>
 8004404:	2302      	movs	r3, #2
 8004406:	607b      	str	r3, [r7, #4]
 8004408:	e001      	b.n	800440e <xTaskGetSchedulerState+0x26>
 800440a:	2300      	movs	r3, #0
 800440c:	607b      	str	r3, [r7, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4618      	mov	r0, r3
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	2000018c 	.word	0x2000018c
 8004420:	200001a8 	.word	0x200001a8

08004424 <xTaskPriorityDisinherit>:
 8004424:	b580      	push	{r7, lr}
 8004426:	b088      	sub	sp, #32
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	61bb      	str	r3, [r7, #24]
 8004430:	2300      	movs	r3, #0
 8004432:	61fb      	str	r3, [r7, #28]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d07e      	beq.n	8004538 <xTaskPriorityDisinherit+0x114>
 800443a:	4b42      	ldr	r3, [pc, #264]	; (8004544 <xTaskPriorityDisinherit+0x120>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	69ba      	ldr	r2, [r7, #24]
 8004440:	429a      	cmp	r2, r3
 8004442:	d00a      	beq.n	800445a <xTaskPriorityDisinherit+0x36>
 8004444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004448:	f383 8811 	msr	BASEPRI, r3
 800444c:	f3bf 8f6f 	isb	sy
 8004450:	f3bf 8f4f 	dsb	sy
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	bf00      	nop
 8004458:	e7fe      	b.n	8004458 <xTaskPriorityDisinherit+0x34>
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445e:	2b00      	cmp	r3, #0
 8004460:	d10a      	bne.n	8004478 <xTaskPriorityDisinherit+0x54>
 8004462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004466:	f383 8811 	msr	BASEPRI, r3
 800446a:	f3bf 8f6f 	isb	sy
 800446e:	f3bf 8f4f 	dsb	sy
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	bf00      	nop
 8004476:	e7fe      	b.n	8004476 <xTaskPriorityDisinherit+0x52>
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447c:	1e5a      	subs	r2, r3, #1
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	655a      	str	r2, [r3, #84]	; 0x54
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800448a:	429a      	cmp	r2, r3
 800448c:	d054      	beq.n	8004538 <xTaskPriorityDisinherit+0x114>
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004492:	2b00      	cmp	r3, #0
 8004494:	d150      	bne.n	8004538 <xTaskPriorityDisinherit+0x114>
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	3304      	adds	r3, #4
 800449a:	4618      	mov	r0, r3
 800449c:	f000 fbcf 	bl	8004c3e <uxListRemove>
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ac:	f1c3 0205 	rsb	r2, r3, #5
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	619a      	str	r2, [r3, #24]
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b8:	4b23      	ldr	r3, [pc, #140]	; (8004548 <xTaskPriorityDisinherit+0x124>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d903      	bls.n	80044c8 <xTaskPriorityDisinherit+0xa4>
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c4:	4a20      	ldr	r2, [pc, #128]	; (8004548 <xTaskPriorityDisinherit+0x124>)
 80044c6:	6013      	str	r3, [r2, #0]
 80044c8:	69bb      	ldr	r3, [r7, #24]
 80044ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044cc:	491f      	ldr	r1, [pc, #124]	; (800454c <xTaskPriorityDisinherit+0x128>)
 80044ce:	4613      	mov	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	3304      	adds	r3, #4
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	617b      	str	r3, [r7, #20]
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	609a      	str	r2, [r3, #8]
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	60da      	str	r2, [r3, #12]
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	3204      	adds	r2, #4
 80044f4:	605a      	str	r2, [r3, #4]
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	1d1a      	adds	r2, r3, #4
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	609a      	str	r2, [r3, #8]
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004502:	4613      	mov	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4413      	add	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	4a10      	ldr	r2, [pc, #64]	; (800454c <xTaskPriorityDisinherit+0x128>)
 800450c:	441a      	add	r2, r3
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	615a      	str	r2, [r3, #20]
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004516:	490d      	ldr	r1, [pc, #52]	; (800454c <xTaskPriorityDisinherit+0x128>)
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	440b      	add	r3, r1
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	1c59      	adds	r1, r3, #1
 8004526:	4809      	ldr	r0, [pc, #36]	; (800454c <xTaskPriorityDisinherit+0x128>)
 8004528:	4613      	mov	r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	4413      	add	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4403      	add	r3, r0
 8004532:	6019      	str	r1, [r3, #0]
 8004534:	2301      	movs	r3, #1
 8004536:	61fb      	str	r3, [r7, #28]
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	4618      	mov	r0, r3
 800453c:	3720      	adds	r7, #32
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	200000a8 	.word	0x200000a8
 8004548:	20000188 	.word	0x20000188
 800454c:	200000ac 	.word	0x200000ac

08004550 <prvAddCurrentTaskToDelayedList>:
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
 800455a:	4b2e      	ldr	r3, [pc, #184]	; (8004614 <prvAddCurrentTaskToDelayedList+0xc4>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	617b      	str	r3, [r7, #20]
 8004560:	4b2d      	ldr	r3, [pc, #180]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	3304      	adds	r3, #4
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fb69 	bl	8004c3e <uxListRemove>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004572:	d124      	bne.n	80045be <prvAddCurrentTaskToDelayedList+0x6e>
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d021      	beq.n	80045be <prvAddCurrentTaskToDelayedList+0x6e>
 800457a:	4b28      	ldr	r3, [pc, #160]	; (800461c <prvAddCurrentTaskToDelayedList+0xcc>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	613b      	str	r3, [r7, #16]
 8004580:	4b25      	ldr	r3, [pc, #148]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	609a      	str	r2, [r3, #8]
 8004588:	4b23      	ldr	r3, [pc, #140]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	6892      	ldr	r2, [r2, #8]
 8004590:	60da      	str	r2, [r3, #12]
 8004592:	4b21      	ldr	r3, [pc, #132]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	3204      	adds	r2, #4
 800459c:	605a      	str	r2, [r3, #4]
 800459e:	4b1e      	ldr	r3, [pc, #120]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	1d1a      	adds	r2, r3, #4
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	609a      	str	r2, [r3, #8]
 80045a8:	4b1b      	ldr	r3, [pc, #108]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a1b      	ldr	r2, [pc, #108]	; (800461c <prvAddCurrentTaskToDelayedList+0xcc>)
 80045ae:	615a      	str	r2, [r3, #20]
 80045b0:	4b1a      	ldr	r3, [pc, #104]	; (800461c <prvAddCurrentTaskToDelayedList+0xcc>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	3301      	adds	r3, #1
 80045b6:	4a19      	ldr	r2, [pc, #100]	; (800461c <prvAddCurrentTaskToDelayedList+0xcc>)
 80045b8:	6013      	str	r3, [r2, #0]
 80045ba:	bf00      	nop
 80045bc:	e026      	b.n	800460c <prvAddCurrentTaskToDelayedList+0xbc>
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4413      	add	r3, r2
 80045c4:	60fb      	str	r3, [r7, #12]
 80045c6:	4b14      	ldr	r3, [pc, #80]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	605a      	str	r2, [r3, #4]
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d209      	bcs.n	80045ea <prvAddCurrentTaskToDelayedList+0x9a>
 80045d6:	4b12      	ldr	r3, [pc, #72]	; (8004620 <prvAddCurrentTaskToDelayedList+0xd0>)
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	4b0f      	ldr	r3, [pc, #60]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	3304      	adds	r3, #4
 80045e0:	4619      	mov	r1, r3
 80045e2:	4610      	mov	r0, r2
 80045e4:	f000 faf3 	bl	8004bce <vListInsert>
 80045e8:	e010      	b.n	800460c <prvAddCurrentTaskToDelayedList+0xbc>
 80045ea:	4b0e      	ldr	r3, [pc, #56]	; (8004624 <prvAddCurrentTaskToDelayedList+0xd4>)
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3304      	adds	r3, #4
 80045f4:	4619      	mov	r1, r3
 80045f6:	4610      	mov	r0, r2
 80045f8:	f000 fae9 	bl	8004bce <vListInsert>
 80045fc:	4b0a      	ldr	r3, [pc, #40]	; (8004628 <prvAddCurrentTaskToDelayedList+0xd8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	429a      	cmp	r2, r3
 8004604:	d202      	bcs.n	800460c <prvAddCurrentTaskToDelayedList+0xbc>
 8004606:	4a08      	ldr	r2, [pc, #32]	; (8004628 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	bf00      	nop
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	20000184 	.word	0x20000184
 8004618:	200000a8 	.word	0x200000a8
 800461c:	2000016c 	.word	0x2000016c
 8004620:	2000013c 	.word	0x2000013c
 8004624:	20000138 	.word	0x20000138
 8004628:	200001a0 	.word	0x200001a0

0800462c <xTimerCreateTimerTask>:
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af02      	add	r7, sp, #8
 8004632:	2300      	movs	r3, #0
 8004634:	607b      	str	r3, [r7, #4]
 8004636:	f000 fa45 	bl	8004ac4 <prvCheckForValidListAndQueue>
 800463a:	4b11      	ldr	r3, [pc, #68]	; (8004680 <xTimerCreateTimerTask+0x54>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00a      	beq.n	8004658 <xTimerCreateTimerTask+0x2c>
 8004642:	4b10      	ldr	r3, [pc, #64]	; (8004684 <xTimerCreateTimerTask+0x58>)
 8004644:	9301      	str	r3, [sp, #4]
 8004646:	2303      	movs	r3, #3
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	2300      	movs	r3, #0
 800464c:	2280      	movs	r2, #128	; 0x80
 800464e:	490e      	ldr	r1, [pc, #56]	; (8004688 <xTimerCreateTimerTask+0x5c>)
 8004650:	480e      	ldr	r0, [pc, #56]	; (800468c <xTimerCreateTimerTask+0x60>)
 8004652:	f7fe fee3 	bl	800341c <xTaskCreate>
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10a      	bne.n	8004674 <xTimerCreateTimerTask+0x48>
 800465e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004662:	f383 8811 	msr	BASEPRI, r3
 8004666:	f3bf 8f6f 	isb	sy
 800466a:	f3bf 8f4f 	dsb	sy
 800466e:	603b      	str	r3, [r7, #0]
 8004670:	bf00      	nop
 8004672:	e7fe      	b.n	8004672 <xTimerCreateTimerTask+0x46>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4618      	mov	r0, r3
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	200001dc 	.word	0x200001dc
 8004684:	200001e0 	.word	0x200001e0
 8004688:	08005404 	.word	0x08005404
 800468c:	08004735 	.word	0x08004735

08004690 <prvReloadTimer>:
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
 800469c:	e008      	b.n	80046b0 <prvReloadTimer+0x20>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	4413      	add	r3, r2
 80046a6:	60bb      	str	r3, [r7, #8]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	4798      	blx	r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	699a      	ldr	r2, [r3, #24]
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	18d1      	adds	r1, r2, r3
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f000 f8db 	bl	8004878 <prvInsertTimerInActiveList>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1ea      	bne.n	800469e <prvReloadTimer+0xe>
 80046c8:	bf00      	nop
 80046ca:	bf00      	nop
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
	...

080046d4 <prvProcessExpiredTimer>:
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
 80046de:	4b14      	ldr	r3, [pc, #80]	; (8004730 <prvProcessExpiredTimer+0x5c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	3304      	adds	r3, #4
 80046ec:	4618      	mov	r0, r3
 80046ee:	f000 faa6 	bl	8004c3e <uxListRemove>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d005      	beq.n	800470c <prvProcessExpiredTimer+0x38>
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f7ff ffc3 	bl	8004690 <prvReloadTimer>
 800470a:	e008      	b.n	800471e <prvProcessExpiredTimer+0x4a>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004712:	f023 0301 	bic.w	r3, r3, #1
 8004716:	b2da      	uxtb	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	4798      	blx	r3
 8004726:	bf00      	nop
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	200001d4 	.word	0x200001d4

08004734 <prvTimerTask>:
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	f107 0308 	add.w	r3, r7, #8
 8004740:	4618      	mov	r0, r3
 8004742:	f000 f857 	bl	80047f4 <prvGetNextExpireTime>
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	4619      	mov	r1, r3
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 f803 	bl	8004758 <prvProcessTimerOrBlockTask>
 8004752:	f000 f8d3 	bl	80048fc <prvProcessReceivedCommands>
 8004756:	e7f1      	b.n	800473c <prvTimerTask+0x8>

08004758 <prvProcessTimerOrBlockTask>:
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
 8004762:	f7ff f84d 	bl	8003800 <vTaskSuspendAll>
 8004766:	f107 0308 	add.w	r3, r7, #8
 800476a:	4618      	mov	r0, r3
 800476c:	f000 f864 	bl	8004838 <prvSampleTimeNow>
 8004770:	60f8      	str	r0, [r7, #12]
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d130      	bne.n	80047da <prvProcessTimerOrBlockTask+0x82>
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10a      	bne.n	8004794 <prvProcessTimerOrBlockTask+0x3c>
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	429a      	cmp	r2, r3
 8004784:	d806      	bhi.n	8004794 <prvProcessTimerOrBlockTask+0x3c>
 8004786:	f7ff f87f 	bl	8003888 <xTaskResumeAll>
 800478a:	68f9      	ldr	r1, [r7, #12]
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f7ff ffa1 	bl	80046d4 <prvProcessExpiredTimer>
 8004792:	e024      	b.n	80047de <prvProcessTimerOrBlockTask+0x86>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d008      	beq.n	80047ac <prvProcessTimerOrBlockTask+0x54>
 800479a:	4b13      	ldr	r3, [pc, #76]	; (80047e8 <prvProcessTimerOrBlockTask+0x90>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <prvProcessTimerOrBlockTask+0x50>
 80047a4:	2301      	movs	r3, #1
 80047a6:	e000      	b.n	80047aa <prvProcessTimerOrBlockTask+0x52>
 80047a8:	2300      	movs	r3, #0
 80047aa:	603b      	str	r3, [r7, #0]
 80047ac:	4b0f      	ldr	r3, [pc, #60]	; (80047ec <prvProcessTimerOrBlockTask+0x94>)
 80047ae:	6818      	ldr	r0, [r3, #0]
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	4619      	mov	r1, r3
 80047ba:	f7fe fdfb 	bl	80033b4 <vQueueWaitForMessageRestricted>
 80047be:	f7ff f863 	bl	8003888 <xTaskResumeAll>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10a      	bne.n	80047de <prvProcessTimerOrBlockTask+0x86>
 80047c8:	4b09      	ldr	r3, [pc, #36]	; (80047f0 <prvProcessTimerOrBlockTask+0x98>)
 80047ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	e001      	b.n	80047de <prvProcessTimerOrBlockTask+0x86>
 80047da:	f7ff f855 	bl	8003888 <xTaskResumeAll>
 80047de:	bf00      	nop
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	200001d8 	.word	0x200001d8
 80047ec:	200001dc 	.word	0x200001dc
 80047f0:	e000ed04 	.word	0xe000ed04

080047f4 <prvGetNextExpireTime>:
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	4b0d      	ldr	r3, [pc, #52]	; (8004834 <prvGetNextExpireTime+0x40>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <prvGetNextExpireTime+0x16>
 8004806:	2201      	movs	r2, #1
 8004808:	e000      	b.n	800480c <prvGetNextExpireTime+0x18>
 800480a:	2200      	movs	r2, #0
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d105      	bne.n	8004824 <prvGetNextExpireTime+0x30>
 8004818:	4b06      	ldr	r3, [pc, #24]	; (8004834 <prvGetNextExpireTime+0x40>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	e001      	b.n	8004828 <prvGetNextExpireTime+0x34>
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4618      	mov	r0, r3
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	bc80      	pop	{r7}
 8004832:	4770      	bx	lr
 8004834:	200001d4 	.word	0x200001d4

08004838 <prvSampleTimeNow>:
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	f7ff f91e 	bl	8003a80 <xTaskGetTickCount>
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <prvSampleTimeNow+0x3c>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	429a      	cmp	r2, r3
 800484e:	d205      	bcs.n	800485c <prvSampleTimeNow+0x24>
 8004850:	f000 f912 	bl	8004a78 <prvSwitchTimerLists>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	e002      	b.n	8004862 <prvSampleTimeNow+0x2a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	4a04      	ldr	r2, [pc, #16]	; (8004874 <prvSampleTimeNow+0x3c>)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4618      	mov	r0, r3
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	200001e4 	.word	0x200001e4

08004878 <prvInsertTimerInActiveList>:
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
 8004884:	603b      	str	r3, [r7, #0]
 8004886:	2300      	movs	r3, #0
 8004888:	617b      	str	r3, [r7, #20]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	605a      	str	r2, [r3, #4]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	611a      	str	r2, [r3, #16]
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	429a      	cmp	r2, r3
 800489c:	d812      	bhi.n	80048c4 <prvInsertTimerInActiveList+0x4c>
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	1ad2      	subs	r2, r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d302      	bcc.n	80048b2 <prvInsertTimerInActiveList+0x3a>
 80048ac:	2301      	movs	r3, #1
 80048ae:	617b      	str	r3, [r7, #20]
 80048b0:	e01b      	b.n	80048ea <prvInsertTimerInActiveList+0x72>
 80048b2:	4b10      	ldr	r3, [pc, #64]	; (80048f4 <prvInsertTimerInActiveList+0x7c>)
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	3304      	adds	r3, #4
 80048ba:	4619      	mov	r1, r3
 80048bc:	4610      	mov	r0, r2
 80048be:	f000 f986 	bl	8004bce <vListInsert>
 80048c2:	e012      	b.n	80048ea <prvInsertTimerInActiveList+0x72>
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d206      	bcs.n	80048da <prvInsertTimerInActiveList+0x62>
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d302      	bcc.n	80048da <prvInsertTimerInActiveList+0x62>
 80048d4:	2301      	movs	r3, #1
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	e007      	b.n	80048ea <prvInsertTimerInActiveList+0x72>
 80048da:	4b07      	ldr	r3, [pc, #28]	; (80048f8 <prvInsertTimerInActiveList+0x80>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	3304      	adds	r3, #4
 80048e2:	4619      	mov	r1, r3
 80048e4:	4610      	mov	r0, r2
 80048e6:	f000 f972 	bl	8004bce <vListInsert>
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	4618      	mov	r0, r3
 80048ee:	3718      	adds	r7, #24
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	200001d8 	.word	0x200001d8
 80048f8:	200001d4 	.word	0x200001d4

080048fc <prvProcessReceivedCommands>:
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b088      	sub	sp, #32
 8004900:	af00      	add	r7, sp, #0
 8004902:	e0a6      	b.n	8004a52 <prvProcessReceivedCommands+0x156>
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2b00      	cmp	r3, #0
 8004908:	f2c0 80a2 	blt.w	8004a50 <prvProcessReceivedCommands+0x154>
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	61fb      	str	r3, [r7, #28]
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	695b      	ldr	r3, [r3, #20]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d004      	beq.n	8004922 <prvProcessReceivedCommands+0x26>
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	3304      	adds	r3, #4
 800491c:	4618      	mov	r0, r3
 800491e:	f000 f98e 	bl	8004c3e <uxListRemove>
 8004922:	1d3b      	adds	r3, r7, #4
 8004924:	4618      	mov	r0, r3
 8004926:	f7ff ff87 	bl	8004838 <prvSampleTimeNow>
 800492a:	61b8      	str	r0, [r7, #24]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	3b01      	subs	r3, #1
 8004930:	2b08      	cmp	r3, #8
 8004932:	f200 808e 	bhi.w	8004a52 <prvProcessReceivedCommands+0x156>
 8004936:	a201      	add	r2, pc, #4	; (adr r2, 800493c <prvProcessReceivedCommands+0x40>)
 8004938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493c:	08004961 	.word	0x08004961
 8004940:	08004961 	.word	0x08004961
 8004944:	080049c9 	.word	0x080049c9
 8004948:	080049dd 	.word	0x080049dd
 800494c:	08004a27 	.word	0x08004a27
 8004950:	08004961 	.word	0x08004961
 8004954:	08004961 	.word	0x08004961
 8004958:	080049c9 	.word	0x080049c9
 800495c:	080049dd 	.word	0x080049dd
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004966:	f043 0301 	orr.w	r3, r3, #1
 800496a:	b2da      	uxtb	r2, r3
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	18d1      	adds	r1, r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	69f8      	ldr	r0, [r7, #28]
 8004980:	f7ff ff7a 	bl	8004878 <prvInsertTimerInActiveList>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d063      	beq.n	8004a52 <prvProcessReceivedCommands+0x156>
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b00      	cmp	r3, #0
 8004996:	d009      	beq.n	80049ac <prvProcessReceivedCommands+0xb0>
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	4413      	add	r3, r2
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	4619      	mov	r1, r3
 80049a4:	69f8      	ldr	r0, [r7, #28]
 80049a6:	f7ff fe73 	bl	8004690 <prvReloadTimer>
 80049aa:	e008      	b.n	80049be <prvProcessReceivedCommands+0xc2>
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049b2:	f023 0301 	bic.w	r3, r3, #1
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	69f8      	ldr	r0, [r7, #28]
 80049c4:	4798      	blx	r3
 80049c6:	e044      	b.n	8004a52 <prvProcessReceivedCommands+0x156>
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80049da:	e03a      	b.n	8004a52 <prvProcessReceivedCommands+0x156>
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049e2:	f043 0301 	orr.w	r3, r3, #1
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	619a      	str	r2, [r3, #24]
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d10a      	bne.n	8004a12 <prvProcessReceivedCommands+0x116>
 80049fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a00:	f383 8811 	msr	BASEPRI, r3
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	f3bf 8f4f 	dsb	sy
 8004a0c:	617b      	str	r3, [r7, #20]
 8004a0e:	bf00      	nop
 8004a10:	e7fe      	b.n	8004a10 <prvProcessReceivedCommands+0x114>
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	699a      	ldr	r2, [r3, #24]
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	18d1      	adds	r1, r2, r3
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	69f8      	ldr	r0, [r7, #28]
 8004a20:	f7ff ff2a 	bl	8004878 <prvInsertTimerInActiveList>
 8004a24:	e015      	b.n	8004a52 <prvProcessReceivedCommands+0x156>
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a2c:	f003 0302 	and.w	r3, r3, #2
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d103      	bne.n	8004a3c <prvProcessReceivedCommands+0x140>
 8004a34:	69f8      	ldr	r0, [r7, #28]
 8004a36:	f000 f88d 	bl	8004b54 <vPortFree>
 8004a3a:	e00a      	b.n	8004a52 <prvProcessReceivedCommands+0x156>
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a42:	f023 0301 	bic.w	r3, r3, #1
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004a4e:	e000      	b.n	8004a52 <prvProcessReceivedCommands+0x156>
 8004a50:	bf00      	nop
 8004a52:	4b08      	ldr	r3, [pc, #32]	; (8004a74 <prvProcessReceivedCommands+0x178>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f107 0108 	add.w	r1, r7, #8
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7fe fa6b 	bl	8002f38 <xQueueReceive>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f47f af4d 	bne.w	8004904 <prvProcessReceivedCommands+0x8>
 8004a6a:	bf00      	nop
 8004a6c:	bf00      	nop
 8004a6e:	3720      	adds	r7, #32
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	200001dc 	.word	0x200001dc

08004a78 <prvSwitchTimerLists>:
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	e009      	b.n	8004a94 <prvSwitchTimerLists+0x1c>
 8004a80:	4b0e      	ldr	r3, [pc, #56]	; (8004abc <prvSwitchTimerLists+0x44>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	603b      	str	r3, [r7, #0]
 8004a8a:	f04f 31ff 	mov.w	r1, #4294967295
 8004a8e:	6838      	ldr	r0, [r7, #0]
 8004a90:	f7ff fe20 	bl	80046d4 <prvProcessExpiredTimer>
 8004a94:	4b09      	ldr	r3, [pc, #36]	; (8004abc <prvSwitchTimerLists+0x44>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1f0      	bne.n	8004a80 <prvSwitchTimerLists+0x8>
 8004a9e:	4b07      	ldr	r3, [pc, #28]	; (8004abc <prvSwitchTimerLists+0x44>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	607b      	str	r3, [r7, #4]
 8004aa4:	4b06      	ldr	r3, [pc, #24]	; (8004ac0 <prvSwitchTimerLists+0x48>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a04      	ldr	r2, [pc, #16]	; (8004abc <prvSwitchTimerLists+0x44>)
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	4a04      	ldr	r2, [pc, #16]	; (8004ac0 <prvSwitchTimerLists+0x48>)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	bf00      	nop
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	200001d4 	.word	0x200001d4
 8004ac0:	200001d8 	.word	0x200001d8

08004ac4 <prvCheckForValidListAndQueue>:
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	f000 f9d2 	bl	8004e70 <vPortEnterCritical>
 8004acc:	4b12      	ldr	r3, [pc, #72]	; (8004b18 <prvCheckForValidListAndQueue+0x54>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d11d      	bne.n	8004b10 <prvCheckForValidListAndQueue+0x4c>
 8004ad4:	4811      	ldr	r0, [pc, #68]	; (8004b1c <prvCheckForValidListAndQueue+0x58>)
 8004ad6:	f000 f84f 	bl	8004b78 <vListInitialise>
 8004ada:	4811      	ldr	r0, [pc, #68]	; (8004b20 <prvCheckForValidListAndQueue+0x5c>)
 8004adc:	f000 f84c 	bl	8004b78 <vListInitialise>
 8004ae0:	4b10      	ldr	r3, [pc, #64]	; (8004b24 <prvCheckForValidListAndQueue+0x60>)
 8004ae2:	4a0e      	ldr	r2, [pc, #56]	; (8004b1c <prvCheckForValidListAndQueue+0x58>)
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	4b10      	ldr	r3, [pc, #64]	; (8004b28 <prvCheckForValidListAndQueue+0x64>)
 8004ae8:	4a0d      	ldr	r2, [pc, #52]	; (8004b20 <prvCheckForValidListAndQueue+0x5c>)
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	2200      	movs	r2, #0
 8004aee:	210c      	movs	r1, #12
 8004af0:	200a      	movs	r0, #10
 8004af2:	f7fe f8b1 	bl	8002c58 <xQueueGenericCreate>
 8004af6:	4603      	mov	r3, r0
 8004af8:	4a07      	ldr	r2, [pc, #28]	; (8004b18 <prvCheckForValidListAndQueue+0x54>)
 8004afa:	6013      	str	r3, [r2, #0]
 8004afc:	4b06      	ldr	r3, [pc, #24]	; (8004b18 <prvCheckForValidListAndQueue+0x54>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d005      	beq.n	8004b10 <prvCheckForValidListAndQueue+0x4c>
 8004b04:	4b04      	ldr	r3, [pc, #16]	; (8004b18 <prvCheckForValidListAndQueue+0x54>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4908      	ldr	r1, [pc, #32]	; (8004b2c <prvCheckForValidListAndQueue+0x68>)
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7fe fc04 	bl	8003318 <vQueueAddToRegistry>
 8004b10:	f000 f9de 	bl	8004ed0 <vPortExitCritical>
 8004b14:	bf00      	nop
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	200001dc 	.word	0x200001dc
 8004b1c:	200001ac 	.word	0x200001ac
 8004b20:	200001c0 	.word	0x200001c0
 8004b24:	200001d4 	.word	0x200001d4
 8004b28:	200001d8 	.word	0x200001d8
 8004b2c:	0800540c 	.word	0x0800540c

08004b30 <pvPortMalloc>:
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	f7fe fe62 	bl	8003800 <vTaskSuspendAll>
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 fb65 	bl	800520c <malloc>
 8004b42:	4603      	mov	r3, r0
 8004b44:	60fb      	str	r3, [r7, #12]
 8004b46:	f7fe fe9f 	bl	8003888 <xTaskResumeAll>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <vPortFree>:
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d006      	beq.n	8004b70 <vPortFree+0x1c>
 8004b62:	f7fe fe4d 	bl	8003800 <vTaskSuspendAll>
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 fb58 	bl	800521c <free>
 8004b6c:	f7fe fe8c 	bl	8003888 <xTaskResumeAll>
 8004b70:	bf00      	nop
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <vListInitialise>:
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f103 0208 	add.w	r2, r3, #8
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	605a      	str	r2, [r3, #4]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b90:	609a      	str	r2, [r3, #8]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f103 0208 	add.w	r2, r3, #8
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	60da      	str	r2, [r3, #12]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f103 0208 	add.w	r2, r3, #8
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	611a      	str	r2, [r3, #16]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <vListInitialiseItem>:
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	611a      	str	r2, [r3, #16]
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr

08004bce <vListInsert>:
 8004bce:	b480      	push	{r7}
 8004bd0:	b085      	sub	sp, #20
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
 8004bd6:	6039      	str	r1, [r7, #0]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be4:	d103      	bne.n	8004bee <vListInsert+0x20>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	e00c      	b.n	8004c08 <vListInsert+0x3a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3308      	adds	r3, #8
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	e002      	b.n	8004bfc <vListInsert+0x2e>
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d2f6      	bcs.n	8004bf6 <vListInsert+0x28>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	605a      	str	r2, [r3, #4]
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	609a      	str	r2, [r3, #8]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	609a      	str	r2, [r3, #8]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	605a      	str	r2, [r3, #4]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	611a      	str	r2, [r3, #16]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	bf00      	nop
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bc80      	pop	{r7}
 8004c3c:	4770      	bx	lr

08004c3e <uxListRemove>:
 8004c3e:	b480      	push	{r7}
 8004c40:	b085      	sub	sp, #20
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	60fb      	str	r3, [r7, #12]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	6892      	ldr	r2, [r2, #8]
 8004c54:	609a      	str	r2, [r3, #8]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	6852      	ldr	r2, [r2, #4]
 8004c5e:	605a      	str	r2, [r3, #4]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d103      	bne.n	8004c72 <uxListRemove+0x34>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	605a      	str	r2, [r3, #4]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	611a      	str	r2, [r3, #16]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	1e5a      	subs	r2, r3, #1
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	3714      	adds	r7, #20
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bc80      	pop	{r7}
 8004c8e:	4770      	bx	lr

08004c90 <pxPortInitialiseStack>:
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	607a      	str	r2, [r7, #4]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	3b04      	subs	r3, #4
 8004ca0:	60fb      	str	r3, [r7, #12]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ca8:	601a      	str	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	3b04      	subs	r3, #4
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f023 0201 	bic.w	r2, r3, #1
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	3b04      	subs	r3, #4
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	4a08      	ldr	r2, [pc, #32]	; (8004ce4 <pxPortInitialiseStack+0x54>)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	601a      	str	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	3b14      	subs	r3, #20
 8004cca:	60fb      	str	r3, [r7, #12]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	601a      	str	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	3b20      	subs	r3, #32
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr
 8004ce4:	08004ce9 	.word	0x08004ce9

08004ce8 <prvTaskExitError>:
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	2300      	movs	r3, #0
 8004cf0:	607b      	str	r3, [r7, #4]
 8004cf2:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <prvTaskExitError+0x54>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfa:	d00a      	beq.n	8004d12 <prvTaskExitError+0x2a>
 8004cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d00:	f383 8811 	msr	BASEPRI, r3
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	f3bf 8f4f 	dsb	sy
 8004d0c:	60fb      	str	r3, [r7, #12]
 8004d0e:	bf00      	nop
 8004d10:	e7fe      	b.n	8004d10 <prvTaskExitError+0x28>
 8004d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d16:	f383 8811 	msr	BASEPRI, r3
 8004d1a:	f3bf 8f6f 	isb	sy
 8004d1e:	f3bf 8f4f 	dsb	sy
 8004d22:	60bb      	str	r3, [r7, #8]
 8004d24:	bf00      	nop
 8004d26:	bf00      	nop
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d0fc      	beq.n	8004d28 <prvTaskExitError+0x40>
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	20000018 	.word	0x20000018

08004d40 <SVC_Handler>:
 8004d40:	4b07      	ldr	r3, [pc, #28]	; (8004d60 <pxCurrentTCBConst2>)
 8004d42:	6819      	ldr	r1, [r3, #0]
 8004d44:	6808      	ldr	r0, [r1, #0]
 8004d46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004d4a:	f380 8809 	msr	PSP, r0
 8004d4e:	f3bf 8f6f 	isb	sy
 8004d52:	f04f 0000 	mov.w	r0, #0
 8004d56:	f380 8811 	msr	BASEPRI, r0
 8004d5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8004d5e:	4770      	bx	lr

08004d60 <pxCurrentTCBConst2>:
 8004d60:	200000a8 	.word	0x200000a8
 8004d64:	bf00      	nop
 8004d66:	bf00      	nop

08004d68 <prvPortStartFirstTask>:
 8004d68:	4806      	ldr	r0, [pc, #24]	; (8004d84 <prvPortStartFirstTask+0x1c>)
 8004d6a:	6800      	ldr	r0, [r0, #0]
 8004d6c:	6800      	ldr	r0, [r0, #0]
 8004d6e:	f380 8808 	msr	MSP, r0
 8004d72:	b662      	cpsie	i
 8004d74:	b661      	cpsie	f
 8004d76:	f3bf 8f4f 	dsb	sy
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	df00      	svc	0
 8004d80:	bf00      	nop
 8004d82:	0000      	.short	0x0000
 8004d84:	e000ed08 	.word	0xe000ed08
 8004d88:	bf00      	nop
 8004d8a:	bf00      	nop

08004d8c <xPortStartScheduler>:
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	4b32      	ldr	r3, [pc, #200]	; (8004e5c <xPortStartScheduler+0xd0>)
 8004d94:	60fb      	str	r3, [r7, #12]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	607b      	str	r3, [r7, #4]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	22ff      	movs	r2, #255	; 0xff
 8004da2:	701a      	strb	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	70fb      	strb	r3, [r7, #3]
 8004dac:	78fb      	ldrb	r3, [r7, #3]
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	4b2a      	ldr	r3, [pc, #168]	; (8004e60 <xPortStartScheduler+0xd4>)
 8004db8:	701a      	strb	r2, [r3, #0]
 8004dba:	4b2a      	ldr	r3, [pc, #168]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004dbc:	2207      	movs	r2, #7
 8004dbe:	601a      	str	r2, [r3, #0]
 8004dc0:	e009      	b.n	8004dd6 <xPortStartScheduler+0x4a>
 8004dc2:	4b28      	ldr	r3, [pc, #160]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	4a26      	ldr	r2, [pc, #152]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004dca:	6013      	str	r3, [r2, #0]
 8004dcc:	78fb      	ldrb	r3, [r7, #3]
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	70fb      	strb	r3, [r7, #3]
 8004dd6:	78fb      	ldrb	r3, [r7, #3]
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dde:	2b80      	cmp	r3, #128	; 0x80
 8004de0:	d0ef      	beq.n	8004dc2 <xPortStartScheduler+0x36>
 8004de2:	4b20      	ldr	r3, [pc, #128]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f1c3 0307 	rsb	r3, r3, #7
 8004dea:	2b04      	cmp	r3, #4
 8004dec:	d00a      	beq.n	8004e04 <xPortStartScheduler+0x78>
 8004dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df2:	f383 8811 	msr	BASEPRI, r3
 8004df6:	f3bf 8f6f 	isb	sy
 8004dfa:	f3bf 8f4f 	dsb	sy
 8004dfe:	60bb      	str	r3, [r7, #8]
 8004e00:	bf00      	nop
 8004e02:	e7fe      	b.n	8004e02 <xPortStartScheduler+0x76>
 8004e04:	4b17      	ldr	r3, [pc, #92]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	021b      	lsls	r3, r3, #8
 8004e0a:	4a16      	ldr	r2, [pc, #88]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	4b15      	ldr	r3, [pc, #84]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e16:	4a13      	ldr	r2, [pc, #76]	; (8004e64 <xPortStartScheduler+0xd8>)
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	701a      	strb	r2, [r3, #0]
 8004e22:	4b11      	ldr	r3, [pc, #68]	; (8004e68 <xPortStartScheduler+0xdc>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a10      	ldr	r2, [pc, #64]	; (8004e68 <xPortStartScheduler+0xdc>)
 8004e28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e2c:	6013      	str	r3, [r2, #0]
 8004e2e:	4b0e      	ldr	r3, [pc, #56]	; (8004e68 <xPortStartScheduler+0xdc>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a0d      	ldr	r2, [pc, #52]	; (8004e68 <xPortStartScheduler+0xdc>)
 8004e34:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004e38:	6013      	str	r3, [r2, #0]
 8004e3a:	f000 f981 	bl	8005140 <vPortSetupTimerInterrupt>
 8004e3e:	4b0b      	ldr	r3, [pc, #44]	; (8004e6c <xPortStartScheduler+0xe0>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	f7ff ff90 	bl	8004d68 <prvPortStartFirstTask>
 8004e48:	f7fe ff9a 	bl	8003d80 <vTaskSwitchContext>
 8004e4c:	f7ff ff4c 	bl	8004ce8 <prvTaskExitError>
 8004e50:	2300      	movs	r3, #0
 8004e52:	4618      	mov	r0, r3
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	e000e400 	.word	0xe000e400
 8004e60:	200001f4 	.word	0x200001f4
 8004e64:	200001f8 	.word	0x200001f8
 8004e68:	e000ed20 	.word	0xe000ed20
 8004e6c:	20000018 	.word	0x20000018

08004e70 <vPortEnterCritical>:
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7a:	f383 8811 	msr	BASEPRI, r3
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f3bf 8f4f 	dsb	sy
 8004e86:	607b      	str	r3, [r7, #4]
 8004e88:	bf00      	nop
 8004e8a:	4b0f      	ldr	r3, [pc, #60]	; (8004ec8 <vPortEnterCritical+0x58>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	4a0d      	ldr	r2, [pc, #52]	; (8004ec8 <vPortEnterCritical+0x58>)
 8004e92:	6013      	str	r3, [r2, #0]
 8004e94:	4b0c      	ldr	r3, [pc, #48]	; (8004ec8 <vPortEnterCritical+0x58>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d10f      	bne.n	8004ebc <vPortEnterCritical+0x4c>
 8004e9c:	4b0b      	ldr	r3, [pc, #44]	; (8004ecc <vPortEnterCritical+0x5c>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00a      	beq.n	8004ebc <vPortEnterCritical+0x4c>
 8004ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eaa:	f383 8811 	msr	BASEPRI, r3
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	603b      	str	r3, [r7, #0]
 8004eb8:	bf00      	nop
 8004eba:	e7fe      	b.n	8004eba <vPortEnterCritical+0x4a>
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bc80      	pop	{r7}
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	20000018 	.word	0x20000018
 8004ecc:	e000ed04 	.word	0xe000ed04

08004ed0 <vPortExitCritical>:
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	4b11      	ldr	r3, [pc, #68]	; (8004f1c <vPortExitCritical+0x4c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10a      	bne.n	8004ef4 <vPortExitCritical+0x24>
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	607b      	str	r3, [r7, #4]
 8004ef0:	bf00      	nop
 8004ef2:	e7fe      	b.n	8004ef2 <vPortExitCritical+0x22>
 8004ef4:	4b09      	ldr	r3, [pc, #36]	; (8004f1c <vPortExitCritical+0x4c>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	4a08      	ldr	r2, [pc, #32]	; (8004f1c <vPortExitCritical+0x4c>)
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	4b07      	ldr	r3, [pc, #28]	; (8004f1c <vPortExitCritical+0x4c>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d105      	bne.n	8004f12 <vPortExitCritical+0x42>
 8004f06:	2300      	movs	r3, #0
 8004f08:	603b      	str	r3, [r7, #0]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	bf00      	nop
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bc80      	pop	{r7}
 8004f1a:	4770      	bx	lr
 8004f1c:	20000018 	.word	0x20000018

08004f20 <PendSV_Handler>:
 8004f20:	f3ef 8009 	mrs	r0, PSP
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	4b0d      	ldr	r3, [pc, #52]	; (8004f60 <pxCurrentTCBConst>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f30:	6010      	str	r0, [r2, #0]
 8004f32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004f36:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004f3a:	f380 8811 	msr	BASEPRI, r0
 8004f3e:	f7fe ff1f 	bl	8003d80 <vTaskSwitchContext>
 8004f42:	f04f 0000 	mov.w	r0, #0
 8004f46:	f380 8811 	msr	BASEPRI, r0
 8004f4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004f4e:	6819      	ldr	r1, [r3, #0]
 8004f50:	6808      	ldr	r0, [r1, #0]
 8004f52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f56:	f380 8809 	msr	PSP, r0
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	4770      	bx	lr

08004f60 <pxCurrentTCBConst>:
 8004f60:	200000a8 	.word	0x200000a8
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop

08004f68 <SysTick_Handler>:
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	607b      	str	r3, [r7, #4]
 8004f80:	bf00      	nop
 8004f82:	f7fe fde5 	bl	8003b50 <xTaskIncrementTick>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <SysTick_Handler+0x2c>
 8004f8c:	4b06      	ldr	r3, [pc, #24]	; (8004fa8 <SysTick_Handler+0x40>)
 8004f8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	2300      	movs	r3, #0
 8004f96:	603b      	str	r3, [r7, #0]
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	f383 8811 	msr	BASEPRI, r3
 8004f9e:	bf00      	nop
 8004fa0:	bf00      	nop
 8004fa2:	3708      	adds	r7, #8
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	e000ed04 	.word	0xe000ed04

08004fac <vPortSuppressTicksAndSleep>:
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b088      	sub	sp, #32
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	4b5b      	ldr	r3, [pc, #364]	; (8005124 <vPortSuppressTicksAndSleep+0x178>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d902      	bls.n	8004fc4 <vPortSuppressTicksAndSleep+0x18>
 8004fbe:	4b59      	ldr	r3, [pc, #356]	; (8005124 <vPortSuppressTicksAndSleep+0x178>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	607b      	str	r3, [r7, #4]
 8004fc4:	b672      	cpsid	i
 8004fc6:	f3bf 8f4f 	dsb	sy
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f7ff f93d 	bl	800424c <eTaskConfirmSleepModeStatus>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <vPortSuppressTicksAndSleep+0x30>
 8004fd8:	b662      	cpsie	i
 8004fda:	e09e      	b.n	800511a <vPortSuppressTicksAndSleep+0x16e>
 8004fdc:	4b52      	ldr	r3, [pc, #328]	; (8005128 <vPortSuppressTicksAndSleep+0x17c>)
 8004fde:	2206      	movs	r2, #6
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	4b52      	ldr	r3, [pc, #328]	; (800512c <vPortSuppressTicksAndSleep+0x180>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d102      	bne.n	8004ff4 <vPortSuppressTicksAndSleep+0x48>
 8004fee:	4b50      	ldr	r3, [pc, #320]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	617b      	str	r3, [r7, #20]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	4a4d      	ldr	r2, [pc, #308]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 8004ffa:	6812      	ldr	r2, [r2, #0]
 8004ffc:	fb02 f303 	mul.w	r3, r2, r3
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	4413      	add	r3, r2
 8005004:	61fb      	str	r3, [r7, #28]
 8005006:	4b4b      	ldr	r3, [pc, #300]	; (8005134 <vPortSuppressTicksAndSleep+0x188>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <vPortSuppressTicksAndSleep+0x78>
 8005012:	4b48      	ldr	r3, [pc, #288]	; (8005134 <vPortSuppressTicksAndSleep+0x188>)
 8005014:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005018:	601a      	str	r2, [r3, #0]
 800501a:	4b45      	ldr	r3, [pc, #276]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	69fa      	ldr	r2, [r7, #28]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	61fb      	str	r3, [r7, #28]
 8005024:	4b44      	ldr	r3, [pc, #272]	; (8005138 <vPortSuppressTicksAndSleep+0x18c>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	69fa      	ldr	r2, [r7, #28]
 800502a:	429a      	cmp	r2, r3
 800502c:	d904      	bls.n	8005038 <vPortSuppressTicksAndSleep+0x8c>
 800502e:	4b42      	ldr	r3, [pc, #264]	; (8005138 <vPortSuppressTicksAndSleep+0x18c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69fa      	ldr	r2, [r7, #28]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	61fb      	str	r3, [r7, #28]
 8005038:	4a40      	ldr	r2, [pc, #256]	; (800513c <vPortSuppressTicksAndSleep+0x190>)
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	6013      	str	r3, [r2, #0]
 800503e:	4b3b      	ldr	r3, [pc, #236]	; (800512c <vPortSuppressTicksAndSleep+0x180>)
 8005040:	2200      	movs	r2, #0
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	4b38      	ldr	r3, [pc, #224]	; (8005128 <vPortSuppressTicksAndSleep+0x17c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a37      	ldr	r2, [pc, #220]	; (8005128 <vPortSuppressTicksAndSleep+0x17c>)
 800504a:	f043 0301 	orr.w	r3, r3, #1
 800504e:	6013      	str	r3, [r2, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	60fb      	str	r3, [r7, #12]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d004      	beq.n	8005064 <vPortSuppressTicksAndSleep+0xb8>
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	bf30      	wfi
 8005060:	f3bf 8f6f 	isb	sy
 8005064:	b662      	cpsie	i
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	f3bf 8f6f 	isb	sy
 800506e:	b672      	cpsid	i
 8005070:	f3bf 8f4f 	dsb	sy
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	4b2b      	ldr	r3, [pc, #172]	; (8005128 <vPortSuppressTicksAndSleep+0x17c>)
 800507a:	2206      	movs	r2, #6
 800507c:	601a      	str	r2, [r3, #0]
 800507e:	4b2a      	ldr	r3, [pc, #168]	; (8005128 <vPortSuppressTicksAndSleep+0x17c>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d01d      	beq.n	80050c6 <vPortSuppressTicksAndSleep+0x11a>
 800508a:	4b29      	ldr	r3, [pc, #164]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4b27      	ldr	r3, [pc, #156]	; (800512c <vPortSuppressTicksAndSleep+0x180>)
 8005090:	6819      	ldr	r1, [r3, #0]
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	1acb      	subs	r3, r1, r3
 8005096:	4413      	add	r3, r2
 8005098:	3b01      	subs	r3, #1
 800509a:	613b      	str	r3, [r7, #16]
 800509c:	4b26      	ldr	r3, [pc, #152]	; (8005138 <vPortSuppressTicksAndSleep+0x18c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d904      	bls.n	80050b0 <vPortSuppressTicksAndSleep+0x104>
 80050a6:	4b22      	ldr	r3, [pc, #136]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d903      	bls.n	80050b8 <vPortSuppressTicksAndSleep+0x10c>
 80050b0:	4b1f      	ldr	r3, [pc, #124]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3b01      	subs	r3, #1
 80050b6:	613b      	str	r3, [r7, #16]
 80050b8:	4a20      	ldr	r2, [pc, #128]	; (800513c <vPortSuppressTicksAndSleep+0x190>)
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	6013      	str	r3, [r2, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	3b01      	subs	r3, #1
 80050c2:	61bb      	str	r3, [r7, #24]
 80050c4:	e01a      	b.n	80050fc <vPortSuppressTicksAndSleep+0x150>
 80050c6:	4b19      	ldr	r3, [pc, #100]	; (800512c <vPortSuppressTicksAndSleep+0x180>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	617b      	str	r3, [r7, #20]
 80050cc:	4b18      	ldr	r3, [pc, #96]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	fb02 f203 	mul.w	r2, r2, r3
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	60bb      	str	r3, [r7, #8]
 80050dc:	4b14      	ldr	r3, [pc, #80]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e6:	61bb      	str	r3, [r7, #24]
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	3301      	adds	r3, #1
 80050ec:	4a10      	ldr	r2, [pc, #64]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	fb02 f203 	mul.w	r2, r2, r3
 80050f4:	4911      	ldr	r1, [pc, #68]	; (800513c <vPortSuppressTicksAndSleep+0x190>)
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	600b      	str	r3, [r1, #0]
 80050fc:	4b0b      	ldr	r3, [pc, #44]	; (800512c <vPortSuppressTicksAndSleep+0x180>)
 80050fe:	2200      	movs	r2, #0
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	4b09      	ldr	r3, [pc, #36]	; (8005128 <vPortSuppressTicksAndSleep+0x17c>)
 8005104:	2207      	movs	r2, #7
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	4b09      	ldr	r3, [pc, #36]	; (8005130 <vPortSuppressTicksAndSleep+0x184>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a0b      	ldr	r2, [pc, #44]	; (800513c <vPortSuppressTicksAndSleep+0x190>)
 800510e:	3b01      	subs	r3, #1
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	69b8      	ldr	r0, [r7, #24]
 8005114:	f7fe fcc2 	bl	8003a9c <vTaskStepTick>
 8005118:	b662      	cpsie	i
 800511a:	bf00      	nop
 800511c:	3720      	adds	r7, #32
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	200001ec 	.word	0x200001ec
 8005128:	e000e010 	.word	0xe000e010
 800512c:	e000e018 	.word	0xe000e018
 8005130:	200001e8 	.word	0x200001e8
 8005134:	e000ed04 	.word	0xe000ed04
 8005138:	200001f0 	.word	0x200001f0
 800513c:	e000e014 	.word	0xe000e014

08005140 <vPortSetupTimerInterrupt>:
 8005140:	b480      	push	{r7}
 8005142:	af00      	add	r7, sp, #0
 8005144:	4b14      	ldr	r3, [pc, #80]	; (8005198 <vPortSetupTimerInterrupt+0x58>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a14      	ldr	r2, [pc, #80]	; (800519c <vPortSetupTimerInterrupt+0x5c>)
 800514a:	fba2 2303 	umull	r2, r3, r2, r3
 800514e:	099b      	lsrs	r3, r3, #6
 8005150:	4a13      	ldr	r2, [pc, #76]	; (80051a0 <vPortSetupTimerInterrupt+0x60>)
 8005152:	6013      	str	r3, [r2, #0]
 8005154:	4b12      	ldr	r3, [pc, #72]	; (80051a0 <vPortSetupTimerInterrupt+0x60>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800515c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005160:	4a10      	ldr	r2, [pc, #64]	; (80051a4 <vPortSetupTimerInterrupt+0x64>)
 8005162:	6013      	str	r3, [r2, #0]
 8005164:	4b10      	ldr	r3, [pc, #64]	; (80051a8 <vPortSetupTimerInterrupt+0x68>)
 8005166:	225e      	movs	r2, #94	; 0x5e
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	4b10      	ldr	r3, [pc, #64]	; (80051ac <vPortSetupTimerInterrupt+0x6c>)
 800516c:	2200      	movs	r2, #0
 800516e:	601a      	str	r2, [r3, #0]
 8005170:	4b0f      	ldr	r3, [pc, #60]	; (80051b0 <vPortSetupTimerInterrupt+0x70>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	4b08      	ldr	r3, [pc, #32]	; (8005198 <vPortSetupTimerInterrupt+0x58>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a08      	ldr	r2, [pc, #32]	; (800519c <vPortSetupTimerInterrupt+0x5c>)
 800517c:	fba2 2303 	umull	r2, r3, r2, r3
 8005180:	099b      	lsrs	r3, r3, #6
 8005182:	4a0c      	ldr	r2, [pc, #48]	; (80051b4 <vPortSetupTimerInterrupt+0x74>)
 8005184:	3b01      	subs	r3, #1
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	4b08      	ldr	r3, [pc, #32]	; (80051ac <vPortSetupTimerInterrupt+0x6c>)
 800518a:	2207      	movs	r2, #7
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	bf00      	nop
 8005190:	46bd      	mov	sp, r7
 8005192:	bc80      	pop	{r7}
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	20000008 	.word	0x20000008
 800519c:	10624dd3 	.word	0x10624dd3
 80051a0:	200001e8 	.word	0x200001e8
 80051a4:	200001ec 	.word	0x200001ec
 80051a8:	200001f0 	.word	0x200001f0
 80051ac:	e000e010 	.word	0xe000e010
 80051b0:	e000e018 	.word	0xe000e018
 80051b4:	e000e014 	.word	0xe000e014

080051b8 <__errno>:
 80051b8:	4b01      	ldr	r3, [pc, #4]	; (80051c0 <__errno+0x8>)
 80051ba:	6818      	ldr	r0, [r3, #0]
 80051bc:	4770      	bx	lr
 80051be:	bf00      	nop
 80051c0:	2000001c 	.word	0x2000001c

080051c4 <__libc_init_array>:
 80051c4:	b570      	push	{r4, r5, r6, lr}
 80051c6:	2600      	movs	r6, #0
 80051c8:	4d0c      	ldr	r5, [pc, #48]	; (80051fc <__libc_init_array+0x38>)
 80051ca:	4c0d      	ldr	r4, [pc, #52]	; (8005200 <__libc_init_array+0x3c>)
 80051cc:	1b64      	subs	r4, r4, r5
 80051ce:	10a4      	asrs	r4, r4, #2
 80051d0:	42a6      	cmp	r6, r4
 80051d2:	d109      	bne.n	80051e8 <__libc_init_array+0x24>
 80051d4:	f000 f904 	bl	80053e0 <_init>
 80051d8:	2600      	movs	r6, #0
 80051da:	4d0a      	ldr	r5, [pc, #40]	; (8005204 <__libc_init_array+0x40>)
 80051dc:	4c0a      	ldr	r4, [pc, #40]	; (8005208 <__libc_init_array+0x44>)
 80051de:	1b64      	subs	r4, r4, r5
 80051e0:	10a4      	asrs	r4, r4, #2
 80051e2:	42a6      	cmp	r6, r4
 80051e4:	d105      	bne.n	80051f2 <__libc_init_array+0x2e>
 80051e6:	bd70      	pop	{r4, r5, r6, pc}
 80051e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ec:	4798      	blx	r3
 80051ee:	3601      	adds	r6, #1
 80051f0:	e7ee      	b.n	80051d0 <__libc_init_array+0xc>
 80051f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051f6:	4798      	blx	r3
 80051f8:	3601      	adds	r6, #1
 80051fa:	e7f2      	b.n	80051e2 <__libc_init_array+0x1e>
 80051fc:	08005440 	.word	0x08005440
 8005200:	08005440 	.word	0x08005440
 8005204:	08005440 	.word	0x08005440
 8005208:	08005444 	.word	0x08005444

0800520c <malloc>:
 800520c:	4b02      	ldr	r3, [pc, #8]	; (8005218 <malloc+0xc>)
 800520e:	4601      	mov	r1, r0
 8005210:	6818      	ldr	r0, [r3, #0]
 8005212:	f000 b86d 	b.w	80052f0 <_malloc_r>
 8005216:	bf00      	nop
 8005218:	2000001c 	.word	0x2000001c

0800521c <free>:
 800521c:	4b02      	ldr	r3, [pc, #8]	; (8005228 <free+0xc>)
 800521e:	4601      	mov	r1, r0
 8005220:	6818      	ldr	r0, [r3, #0]
 8005222:	f000 b819 	b.w	8005258 <_free_r>
 8005226:	bf00      	nop
 8005228:	2000001c 	.word	0x2000001c

0800522c <memcpy>:
 800522c:	440a      	add	r2, r1
 800522e:	4291      	cmp	r1, r2
 8005230:	f100 33ff 	add.w	r3, r0, #4294967295
 8005234:	d100      	bne.n	8005238 <memcpy+0xc>
 8005236:	4770      	bx	lr
 8005238:	b510      	push	{r4, lr}
 800523a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800523e:	4291      	cmp	r1, r2
 8005240:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005244:	d1f9      	bne.n	800523a <memcpy+0xe>
 8005246:	bd10      	pop	{r4, pc}

08005248 <memset>:
 8005248:	4603      	mov	r3, r0
 800524a:	4402      	add	r2, r0
 800524c:	4293      	cmp	r3, r2
 800524e:	d100      	bne.n	8005252 <memset+0xa>
 8005250:	4770      	bx	lr
 8005252:	f803 1b01 	strb.w	r1, [r3], #1
 8005256:	e7f9      	b.n	800524c <memset+0x4>

08005258 <_free_r>:
 8005258:	b538      	push	{r3, r4, r5, lr}
 800525a:	4605      	mov	r5, r0
 800525c:	2900      	cmp	r1, #0
 800525e:	d043      	beq.n	80052e8 <_free_r+0x90>
 8005260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005264:	1f0c      	subs	r4, r1, #4
 8005266:	2b00      	cmp	r3, #0
 8005268:	bfb8      	it	lt
 800526a:	18e4      	addlt	r4, r4, r3
 800526c:	f000 f8aa 	bl	80053c4 <__malloc_lock>
 8005270:	4a1e      	ldr	r2, [pc, #120]	; (80052ec <_free_r+0x94>)
 8005272:	6813      	ldr	r3, [r2, #0]
 8005274:	4610      	mov	r0, r2
 8005276:	b933      	cbnz	r3, 8005286 <_free_r+0x2e>
 8005278:	6063      	str	r3, [r4, #4]
 800527a:	6014      	str	r4, [r2, #0]
 800527c:	4628      	mov	r0, r5
 800527e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005282:	f000 b8a5 	b.w	80053d0 <__malloc_unlock>
 8005286:	42a3      	cmp	r3, r4
 8005288:	d90a      	bls.n	80052a0 <_free_r+0x48>
 800528a:	6821      	ldr	r1, [r4, #0]
 800528c:	1862      	adds	r2, r4, r1
 800528e:	4293      	cmp	r3, r2
 8005290:	bf01      	itttt	eq
 8005292:	681a      	ldreq	r2, [r3, #0]
 8005294:	685b      	ldreq	r3, [r3, #4]
 8005296:	1852      	addeq	r2, r2, r1
 8005298:	6022      	streq	r2, [r4, #0]
 800529a:	6063      	str	r3, [r4, #4]
 800529c:	6004      	str	r4, [r0, #0]
 800529e:	e7ed      	b.n	800527c <_free_r+0x24>
 80052a0:	461a      	mov	r2, r3
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	b10b      	cbz	r3, 80052aa <_free_r+0x52>
 80052a6:	42a3      	cmp	r3, r4
 80052a8:	d9fa      	bls.n	80052a0 <_free_r+0x48>
 80052aa:	6811      	ldr	r1, [r2, #0]
 80052ac:	1850      	adds	r0, r2, r1
 80052ae:	42a0      	cmp	r0, r4
 80052b0:	d10b      	bne.n	80052ca <_free_r+0x72>
 80052b2:	6820      	ldr	r0, [r4, #0]
 80052b4:	4401      	add	r1, r0
 80052b6:	1850      	adds	r0, r2, r1
 80052b8:	4283      	cmp	r3, r0
 80052ba:	6011      	str	r1, [r2, #0]
 80052bc:	d1de      	bne.n	800527c <_free_r+0x24>
 80052be:	6818      	ldr	r0, [r3, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	4401      	add	r1, r0
 80052c4:	6011      	str	r1, [r2, #0]
 80052c6:	6053      	str	r3, [r2, #4]
 80052c8:	e7d8      	b.n	800527c <_free_r+0x24>
 80052ca:	d902      	bls.n	80052d2 <_free_r+0x7a>
 80052cc:	230c      	movs	r3, #12
 80052ce:	602b      	str	r3, [r5, #0]
 80052d0:	e7d4      	b.n	800527c <_free_r+0x24>
 80052d2:	6820      	ldr	r0, [r4, #0]
 80052d4:	1821      	adds	r1, r4, r0
 80052d6:	428b      	cmp	r3, r1
 80052d8:	bf01      	itttt	eq
 80052da:	6819      	ldreq	r1, [r3, #0]
 80052dc:	685b      	ldreq	r3, [r3, #4]
 80052de:	1809      	addeq	r1, r1, r0
 80052e0:	6021      	streq	r1, [r4, #0]
 80052e2:	6063      	str	r3, [r4, #4]
 80052e4:	6054      	str	r4, [r2, #4]
 80052e6:	e7c9      	b.n	800527c <_free_r+0x24>
 80052e8:	bd38      	pop	{r3, r4, r5, pc}
 80052ea:	bf00      	nop
 80052ec:	200001fc 	.word	0x200001fc

080052f0 <_malloc_r>:
 80052f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f2:	1ccd      	adds	r5, r1, #3
 80052f4:	f025 0503 	bic.w	r5, r5, #3
 80052f8:	3508      	adds	r5, #8
 80052fa:	2d0c      	cmp	r5, #12
 80052fc:	bf38      	it	cc
 80052fe:	250c      	movcc	r5, #12
 8005300:	2d00      	cmp	r5, #0
 8005302:	4606      	mov	r6, r0
 8005304:	db01      	blt.n	800530a <_malloc_r+0x1a>
 8005306:	42a9      	cmp	r1, r5
 8005308:	d903      	bls.n	8005312 <_malloc_r+0x22>
 800530a:	230c      	movs	r3, #12
 800530c:	6033      	str	r3, [r6, #0]
 800530e:	2000      	movs	r0, #0
 8005310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005312:	f000 f857 	bl	80053c4 <__malloc_lock>
 8005316:	4921      	ldr	r1, [pc, #132]	; (800539c <_malloc_r+0xac>)
 8005318:	680a      	ldr	r2, [r1, #0]
 800531a:	4614      	mov	r4, r2
 800531c:	b99c      	cbnz	r4, 8005346 <_malloc_r+0x56>
 800531e:	4f20      	ldr	r7, [pc, #128]	; (80053a0 <_malloc_r+0xb0>)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	b923      	cbnz	r3, 800532e <_malloc_r+0x3e>
 8005324:	4621      	mov	r1, r4
 8005326:	4630      	mov	r0, r6
 8005328:	f000 f83c 	bl	80053a4 <_sbrk_r>
 800532c:	6038      	str	r0, [r7, #0]
 800532e:	4629      	mov	r1, r5
 8005330:	4630      	mov	r0, r6
 8005332:	f000 f837 	bl	80053a4 <_sbrk_r>
 8005336:	1c43      	adds	r3, r0, #1
 8005338:	d123      	bne.n	8005382 <_malloc_r+0x92>
 800533a:	230c      	movs	r3, #12
 800533c:	4630      	mov	r0, r6
 800533e:	6033      	str	r3, [r6, #0]
 8005340:	f000 f846 	bl	80053d0 <__malloc_unlock>
 8005344:	e7e3      	b.n	800530e <_malloc_r+0x1e>
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	1b5b      	subs	r3, r3, r5
 800534a:	d417      	bmi.n	800537c <_malloc_r+0x8c>
 800534c:	2b0b      	cmp	r3, #11
 800534e:	d903      	bls.n	8005358 <_malloc_r+0x68>
 8005350:	6023      	str	r3, [r4, #0]
 8005352:	441c      	add	r4, r3
 8005354:	6025      	str	r5, [r4, #0]
 8005356:	e004      	b.n	8005362 <_malloc_r+0x72>
 8005358:	6863      	ldr	r3, [r4, #4]
 800535a:	42a2      	cmp	r2, r4
 800535c:	bf0c      	ite	eq
 800535e:	600b      	streq	r3, [r1, #0]
 8005360:	6053      	strne	r3, [r2, #4]
 8005362:	4630      	mov	r0, r6
 8005364:	f000 f834 	bl	80053d0 <__malloc_unlock>
 8005368:	f104 000b 	add.w	r0, r4, #11
 800536c:	1d23      	adds	r3, r4, #4
 800536e:	f020 0007 	bic.w	r0, r0, #7
 8005372:	1ac2      	subs	r2, r0, r3
 8005374:	d0cc      	beq.n	8005310 <_malloc_r+0x20>
 8005376:	1a1b      	subs	r3, r3, r0
 8005378:	50a3      	str	r3, [r4, r2]
 800537a:	e7c9      	b.n	8005310 <_malloc_r+0x20>
 800537c:	4622      	mov	r2, r4
 800537e:	6864      	ldr	r4, [r4, #4]
 8005380:	e7cc      	b.n	800531c <_malloc_r+0x2c>
 8005382:	1cc4      	adds	r4, r0, #3
 8005384:	f024 0403 	bic.w	r4, r4, #3
 8005388:	42a0      	cmp	r0, r4
 800538a:	d0e3      	beq.n	8005354 <_malloc_r+0x64>
 800538c:	1a21      	subs	r1, r4, r0
 800538e:	4630      	mov	r0, r6
 8005390:	f000 f808 	bl	80053a4 <_sbrk_r>
 8005394:	3001      	adds	r0, #1
 8005396:	d1dd      	bne.n	8005354 <_malloc_r+0x64>
 8005398:	e7cf      	b.n	800533a <_malloc_r+0x4a>
 800539a:	bf00      	nop
 800539c:	200001fc 	.word	0x200001fc
 80053a0:	20000200 	.word	0x20000200

080053a4 <_sbrk_r>:
 80053a4:	b538      	push	{r3, r4, r5, lr}
 80053a6:	2300      	movs	r3, #0
 80053a8:	4d05      	ldr	r5, [pc, #20]	; (80053c0 <_sbrk_r+0x1c>)
 80053aa:	4604      	mov	r4, r0
 80053ac:	4608      	mov	r0, r1
 80053ae:	602b      	str	r3, [r5, #0]
 80053b0:	f7fb fe30 	bl	8001014 <_sbrk>
 80053b4:	1c43      	adds	r3, r0, #1
 80053b6:	d102      	bne.n	80053be <_sbrk_r+0x1a>
 80053b8:	682b      	ldr	r3, [r5, #0]
 80053ba:	b103      	cbz	r3, 80053be <_sbrk_r+0x1a>
 80053bc:	6023      	str	r3, [r4, #0]
 80053be:	bd38      	pop	{r3, r4, r5, pc}
 80053c0:	200002f8 	.word	0x200002f8

080053c4 <__malloc_lock>:
 80053c4:	4801      	ldr	r0, [pc, #4]	; (80053cc <__malloc_lock+0x8>)
 80053c6:	f000 b809 	b.w	80053dc <__retarget_lock_acquire_recursive>
 80053ca:	bf00      	nop
 80053cc:	20000300 	.word	0x20000300

080053d0 <__malloc_unlock>:
 80053d0:	4801      	ldr	r0, [pc, #4]	; (80053d8 <__malloc_unlock+0x8>)
 80053d2:	f000 b804 	b.w	80053de <__retarget_lock_release_recursive>
 80053d6:	bf00      	nop
 80053d8:	20000300 	.word	0x20000300

080053dc <__retarget_lock_acquire_recursive>:
 80053dc:	4770      	bx	lr

080053de <__retarget_lock_release_recursive>:
 80053de:	4770      	bx	lr

080053e0 <_init>:
 80053e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053e2:	bf00      	nop
 80053e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053e6:	bc08      	pop	{r3}
 80053e8:	469e      	mov	lr, r3
 80053ea:	4770      	bx	lr

080053ec <_fini>:
 80053ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ee:	bf00      	nop
 80053f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053f2:	bc08      	pop	{r3}
 80053f4:	469e      	mov	lr, r3
 80053f6:	4770      	bx	lr
