/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.13
Hash     : be9bd6d
Date     : Oct  3 2024
Type     : Engineering
Log Time   : Fri Oct  4 06:42:18 2024 GMT

INFO: Created design: ahb_slave_example_simulation. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/bscell.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ff_sync.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_axi_wrap.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_to_axi_top.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_to_axi_wrapper.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtagreg.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/tap_top.sv
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ahb2axi4.sv
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ahb2axi4_wrapper.v
INFO: Adding SV_2017 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/beh_lib.sv
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ahb_slave_example_simulation.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/../clk_constraint.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ahb_slave_example_simulation
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/analysis/ahb_slave_example_simulation_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/analysis/ahb_slave_example_simulation_analyzer.cmd

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/analysis/ahb_slave_example_simulation_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/bscell.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/bscell.sv' to AST representation.
Generating RTLIL representation for module `\bscell'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ff_sync.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ff_sync.sv' to AST representation.
Generating RTLIL representation for module `\ff_sync'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_axi_wrap.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_axi_wrap.sv' to AST representation.
Generating RTLIL representation for module `\jtag_axi_wrap'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_to_axi_top.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_to_axi_top.sv' to AST representation.
Generating RTLIL representation for module `\jtag_to_axi_top'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_to_axi_wrapper.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtag_to_axi_wrapper.sv' to AST representation.
Generating RTLIL representation for module `\jtag_to_axi_wrapper'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtagreg.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/jtagreg.sv' to AST representation.
Generating RTLIL representation for module `\jtagreg'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/tap_top.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/tap_top.sv' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\tap_top'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/tap_top.sv:454.5-468.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ahb2axi4.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ahb2axi4.sv' to AST representation.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/.././rtl/ahb2axi4.sv:336: ERROR: syntax error, unexpected TOK_USER_TYPE
ERROR: ANL: Default parser failed, re-attempting with SV parser
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ahb_slave_example_simulation
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/analysis/ahb_slave_example_simulation_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/analysis/ahb_slave_example_simulation_analyzer.cmd

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/analysis/ahb_slave_example_simulation_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.
Warning: Using synlig as yosys plugin is deprecated. It is recommended to build synlig as standalone binary.

2. Executing SystemVerilog frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[NTE:PP0105] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:22:1: Multiply defined macro "RV_FPGA_OPTIMIZE",
             /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4.sv:25:9: previous definition.
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:142:1: Compile module "work@TEC_RV_ICG".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4_wrapper.v:23:1: Compile module "work@ahb2axi4_wrapper".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb_slave_example_simulation.v:1:1: Compile module "work@ahb_slave_example_simulation".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4.sv:27:1: Compile module "work@ahb_to_axi4".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/bscell.sv:3:1: Compile module "work@bscell".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ff_sync.sv:23:1: Compile module "work@ff_sync".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtag_axi_wrap.sv:14:1: Compile module "work@jtag_axi_wrap".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtag_to_axi_top.sv:21:1: Compile module "work@jtag_to_axi_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtag_to_axi_wrapper.sv:23:1: Compile module "work@jtag_to_axi_wrapper".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:11:1: Compile module "work@jtagreg".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb_slave_example_simulation.v:216:1: Compile module "work@ram".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:169:1: Compile module "work@rvclkhdr".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:42:1: Compile module "work@rvdff".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:88:1: Compile module "work@rvdff_fpga".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:185:1: Compile module "work@rvdffe".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:71:1: Compile module "work@rvdffs".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:107:1: Compile module "work@rvdffs_fpga".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:26:1: Compile module "work@rvdffsc".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:124:1: Compile module "work@rvdffsc_fpga".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:219:1: Compile module "work@rvrangecheck".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/tap_top.sv:14:1: Compile module "work@tap_top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:145:10: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/tap_top.sv:29:16: Implicit port type (wire) for "shift_dr_o",
there are 8 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[4]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[5]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[6]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[7]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[8]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[9]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[10]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[11]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[12]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[13]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[14]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[15]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[16]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[17]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[18]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[19]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[20]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[21]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[22]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[23]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[24]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[25]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[26]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[27]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[28]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[29]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[30]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[31]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[32]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[33]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[34]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[35]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[36]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[37]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[38]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[39]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[40]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[41]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[42]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[43]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[44]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[45]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[46]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[47]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[48]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[49]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[50]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[51]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[52]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[53]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[54]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[55]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[56]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[57]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[58]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[59]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[60]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[61]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[62]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[63]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[64]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[65]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[66]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:99:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.JTAG_NO_SYNC".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[4]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[5]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[6]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[7]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[8]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[9]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[10]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[11]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[12]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[13]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[14]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[15]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[16]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[17]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[18]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[19]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[20]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[21]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[22]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[23]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[24]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[25]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[26]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[27]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[28]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[29]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[30]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[31]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[32]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:99:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.JTAG_NO_SYNC".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:199:34: Compile generate block "work@ahb_slave_example_simulation.ahb2axi4_inst.ahb_to_axi4.cmdbuf_addrff.genblock".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:199:34: Compile generate block "work@ahb_slave_example_simulation.ahb2axi4_inst.ahb_to_axi4.cmdbuf_wdataff.genblock".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:199:34: Compile generate block "work@ahb_slave_example_simulation.ahb2axi4_inst.ahb_to_axi4.cmdbuf_wdataff_ff.genblock".
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb_slave_example_simulation.v:1:1: Top level module "work@ahb_slave_example_simulation".
[WRN:EL0500] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb_slave_example_simulation.v:71:5: Cannot find a module definition for "work@ahb_slave_example_simulation::SOC_FPGA_INTF_AHB_S".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 7.
[NTE:EL0510] Nb instances: 197.
[NTE:EL0511] Nb leaf instances: 1.
[WRN:EL0512] Nb undefined modules: 1.
[WRN:EL0513] Nb undefined instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 8
Generating RTLIL representation for module `$paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `\bscell'.
Generating RTLIL representation for module `$paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg'.
Generating RTLIL representation for module `$paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap'.
Generating RTLIL representation for module `$paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4.sv:398.2-402.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011'.
Generating RTLIL representation for module `$paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg'.
Generating RTLIL representation for module `$paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top'.
Generating RTLIL representation for module `$paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper'.
Generating RTLIL representation for module `\ff_sync'.
Generating RTLIL representation for module `$paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `\ahb_slave_example_simulation'.
Generating RTLIL representation for module `$paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `\rvclkhdr'.
Generating RTLIL representation for module `\TEC_RV_ICG'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:158.3-161.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

-- Running command `hierarchy -top ahb_slave_example_simulation' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011

3.2. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011
Removed 0 unused modules.
Module ahb_slave_example_simulation directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4 directly or indirectly displays text -> setting "keep" attribute.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hrdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hwdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_htrans from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hprot from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hburst from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_haddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_rdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_rresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_araddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_bresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_wstrb from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_wdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awaddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_araddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_bid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_bresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_wstrb from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_wdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awaddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HWDATA from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HWBE from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HTRANS from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HSIZE from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HRDATA from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HPROT from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HBURST from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.inst.HADDR from 1 bits to 32 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rlast.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rvalid_Qq.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rready_Q.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rvalid_Q.clken from 32 bits to 1 bits.

Dumping file hier_info.json ...
 Process module "$paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\\jtag_axi_wrap"
 Process module "$paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\\jtag_to_axi_top"
 Process module "$paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\\rvdffe"
 Process module "$paramod$41812aff5e2e7a043f8a10fff873d73f089650df\\jtag_to_axi_wrapper"
 Process module "$paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\\ahb2axi4_wrapper"
 Process module "$paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\\jtagreg"
 Process module "$paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\\jtagreg"
 Process module "$paramod$ef6506d2787833c288d292c56e2849df910d6fa2\\ahb_to_axi4"
 Process module "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000001"
 Process module "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000010"
 Process module "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000011"
 Process module "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000100"
 Process module "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\rvdff_fpga\\WIDTH=32'00000000000000000000000000000001"
 Process module "$paramod\\rvdff_fpga\\WIDTH=32'00000000000000000000000000000010"
 Process module "$paramod\\rvdff_fpga\\WIDTH=32'00000000000000000000000000000011"
 Process module "$paramod\\rvdff_fpga\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000001"
 Process module "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000010"
 Process module "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000011"
 Process module "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000100"
 Process module "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\rvdffs_fpga\\WIDTH=32'00000000000000000000000000000001"
 Process module "$paramod\\rvdffs_fpga\\WIDTH=32'00000000000000000000000000000010"
 Process module "$paramod\\rvdffs_fpga\\WIDTH=32'00000000000000000000000000000011"
 Process module "$paramod\\rvdffs_fpga\\WIDTH=32'00000000000000000000000000000100"
 Process module "$paramod\\rvdffsc\\WIDTH=32'00000000000000000000000000000001"
 Process module "$paramod\\rvdffsc_fpga\\WIDTH=32'00000000000000000000000000000001"
 Process module "$paramod\\tap_top\\IDCODE_VALUE=32'00010000000000000000110110110011"
 Process module "SOC_FPGA_INTF_AHB_S"
 Process module "TEC_RV_ICG"
 Process module "bscell"
 Process module "ff_sync"
 Process module "rvclkhdr"
Dumping file port_info.json ...

Warnings: 66 unique messages, 66 total
End of script. Logfile hash: 2b315a2faf, CPU: user 3.74s system 0.10s, MEM: 116.49 MB peak
Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)
Time spent: 98% 2x read_systemverilog (3 sec), 0% 1x plugin (0 sec), ...
INFO: ANL: Design ahb_slave_example_simulation is analyzed
INFO: ANL: Top Modules: ahb_slave_example_simulation

INFO: ANL: Design ahb_slave_example_simulation is analyzed
INFO: ANL: Top Modules: ahb_slave_example_simulation

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: ahb_slave_example_simulation
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/yosys -s ahb_slave_example_simulation.ys -l ahb_slave_example_simulation_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/yosys -s ahb_slave_example_simulation.ys -l ahb_slave_example_simulation_synth.log

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `ahb_slave_example_simulation.ys' --
Warning: Using synlig as yosys plugin is deprecated. It is recommended to build synlig as standalone binary.

1. Executing SystemVerilog frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/results_dir/ahb_slave_example_simulation/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[NTE:PP0105] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:22:1: Multiply defined macro "RV_FPGA_OPTIMIZE",
             /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4.sv:25:9: previous definition.
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:55:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:135:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:171:1: Compile module "work@FCLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:185:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:299:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:277:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:318:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:336:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358:1: Compile module "work@I_FAB".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:480:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:433:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:401:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:417:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:448:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:464:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:511:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:527:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:559:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:575:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:591:1: Compile module "work@MIPI_RX".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627:1: Compile module "work@MIPI_TX".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:686:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:768:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790:1: Compile module "work@O_FAB".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:850:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:902:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1027:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1043:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1095:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:142:1: Compile module "work@TEC_RV_ICG".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4_wrapper.v:23:1: Compile module "work@ahb2axi4_wrapper".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb_slave_example_simulation.v:1:1: Compile module "work@ahb_slave_example_simulation".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4.sv:27:1: Compile module "work@ahb_to_axi4".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/bscell.sv:3:1: Compile module "work@bscell".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ff_sync.sv:23:1: Compile module "work@ff_sync".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtag_axi_wrap.sv:14:1: Compile module "work@jtag_axi_wrap".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtag_to_axi_top.sv:21:1: Compile module "work@jtag_to_axi_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtag_to_axi_wrapper.sv:23:1: Compile module "work@jtag_to_axi_wrapper".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:11:1: Compile module "work@jtagreg".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb_slave_example_simulation.v:216:1: Compile module "work@ram".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:169:1: Compile module "work@rvclkhdr".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:42:1: Compile module "work@rvdff".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:88:1: Compile module "work@rvdff_fpga".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:185:1: Compile module "work@rvdffe".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:71:1: Compile module "work@rvdffs".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:107:1: Compile module "work@rvdffs_fpga".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:26:1: Compile module "work@rvdffsc".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:124:1: Compile module "work@rvdffsc_fpga".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:219:1: Compile module "work@rvrangecheck".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/tap_top.sv:14:1: Compile module "work@tap_top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:145:10: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/tap_top.sv:29:16: Implicit port type (wire) for "shift_dr_o",
there are 8 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[4]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[5]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[6]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[7]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[8]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[9]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[10]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[11]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[12]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[13]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[14]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[15]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[16]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[17]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[18]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[19]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[20]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[21]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[22]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[23]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[24]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[25]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[26]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[27]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[28]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[29]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[30]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[31]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[32]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[33]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[34]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[35]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[36]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[37]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[38]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[39]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[40]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[41]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[42]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[43]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[44]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[45]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[46]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[47]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[48]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[49]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[50]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[51]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[52]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[53]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[54]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[55]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[56]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[57]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[58]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[59]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[60]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[61]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[62]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[63]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[64]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[65]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.genblk1[66]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:99:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_IN_REG.JTAG_NO_SYNC".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[4]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[5]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[6]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[7]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[8]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[9]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[10]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[11]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[12]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[13]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[14]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[15]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[16]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[17]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[18]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[19]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[20]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[21]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[22]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[23]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[24]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[25]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[26]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[27]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[28]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[29]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[30]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[31]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:53:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.genblk1[32]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/jtagreg.sv:99:9: Compile generate block "work@ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.jtag_to_axi_top.AXI_DATA_OUT_REG.JTAG_NO_SYNC".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:199:34: Compile generate block "work@ahb_slave_example_simulation.ahb2axi4_inst.ahb_to_axi4.cmdbuf_addrff.genblock".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:199:34: Compile generate block "work@ahb_slave_example_simulation.ahb2axi4_inst.ahb_to_axi4.cmdbuf_wdataff.genblock".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:199:34: Compile generate block "work@ahb_slave_example_simulation.ahb2axi4_inst.ahb_to_axi4.cmdbuf_wdataff_ff.genblock".
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb_slave_example_simulation.v:1:1: Top level module "work@ahb_slave_example_simulation".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 7.
[NTE:EL0510] Nb instances: 197.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 8
Generating RTLIL representation for module `$paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `\bscell'.
Generating RTLIL representation for module `$paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg'.
Generating RTLIL representation for module `$paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap'.
Generating RTLIL representation for module `$paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4.sv:398.2-402.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011'.
Generating RTLIL representation for module `$paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg'.
Generating RTLIL representation for module `$paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top'.
Generating RTLIL representation for module `$paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper'.
Generating RTLIL representation for module `\ff_sync'.
Generating RTLIL representation for module `$paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `\ahb_slave_example_simulation'.
Generating RTLIL representation for module `$paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `\rvclkhdr'.
Generating RTLIL representation for module `\TEC_RV_ICG'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:158.3-161.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011

2.2. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011
Removed 0 unused modules.
Module ahb_slave_example_simulation directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4 directly or indirectly displays text -> setting "keep" attribute.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hrdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hwdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_htrans from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hprot from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hburst from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_haddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_rdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_rresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_araddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_bresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_wstrb from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_wdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awaddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_araddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_bid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_bresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_wstrb from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_wdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awaddr from 1 bits to 32 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rlast.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rvalid_Qq.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rready_Q.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rvalid_Q.clken from 32 bits to 1 bits.

3. Executing synth_rs pass: v0.4.218

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011
ERROR: Module `\SOC_FPGA_INTF_AHB_S' referenced in module `\ahb_slave_example_simulation' in cell `\inst' is not part of the design.
ERROR: SYN: Design ahb_slave_example_simulation Synthesis failed
Design ahb_slave_example_simulation Synthesis failed
    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 18)
