<pre>name: simple_attrib09_case
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/attrib09_case.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib09_case.v</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/simple/attrib09_case.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib09_case.v</a>' to AST representation.
Generating RTLIL representation for module `\bar'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/simple/attrib09_case.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/attrib09_case.v:7</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\foo'.
Successfully finished Verilog frontend.
</pre>