Simulator report for Block_Dominskyi_SM
Mon Nov 30 09:41:55 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 74 nodes     ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                       ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                              ;               ;
; Vector input source                                                                        ; D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                               ; On            ;
; Check outputs                                                                              ; Off                                                                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 74           ;
; Total output ports checked                          ; 74           ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 74           ;
; Total output ports with no 1-value coverage         ; 74           ;
; Total output ports with no 0-value coverage         ; 74           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block_Dominskyi_SM|out_s1                                                                                                   ; |Block_Dominskyi_SM|out_s1                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x1                                                                                                    ; |Block_Dominskyi_SM|in_x1                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y1                                                                                                    ; |Block_Dominskyi_SM|in_y1                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_z                                                                                                     ; |Block_Dominskyi_SM|in_z                                                                                                     ; out              ;
; |Block_Dominskyi_SM|out_s2                                                                                                   ; |Block_Dominskyi_SM|out_s2                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x2                                                                                                    ; |Block_Dominskyi_SM|in_x2                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y2                                                                                                    ; |Block_Dominskyi_SM|in_y2                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s3                                                                                                   ; |Block_Dominskyi_SM|out_s3                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x3                                                                                                    ; |Block_Dominskyi_SM|in_x3                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y3                                                                                                    ; |Block_Dominskyi_SM|in_y3                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s4                                                                                                   ; |Block_Dominskyi_SM|out_s4                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x4                                                                                                    ; |Block_Dominskyi_SM|in_x4                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y4                                                                                                    ; |Block_Dominskyi_SM|in_y4                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s5                                                                                                   ; |Block_Dominskyi_SM|out_s5                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x5                                                                                                    ; |Block_Dominskyi_SM|in_x5                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y5                                                                                                    ; |Block_Dominskyi_SM|in_y5                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s6                                                                                                   ; |Block_Dominskyi_SM|out_s6                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x6                                                                                                    ; |Block_Dominskyi_SM|in_x6                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y6                                                                                                    ; |Block_Dominskyi_SM|in_y6                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s7                                                                                                   ; |Block_Dominskyi_SM|out_s7                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x7                                                                                                    ; |Block_Dominskyi_SM|in_x7                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y7                                                                                                    ; |Block_Dominskyi_SM|in_y7                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_z1                                                                                                   ; |Block_Dominskyi_SM|out_z1                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x8                                                                                                    ; |Block_Dominskyi_SM|in_x8                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y8                                                                                                    ; |Block_Dominskyi_SM|in_y8                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s8                                                                                                   ; |Block_Dominskyi_SM|out_s8                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0  ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0  ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0             ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0             ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1  ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1  ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]    ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]    ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0    ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0    ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]      ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]      ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Block_Dominskyi_SM|out_s1                                                                                                   ; |Block_Dominskyi_SM|out_s1                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x1                                                                                                    ; |Block_Dominskyi_SM|in_x1                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y1                                                                                                    ; |Block_Dominskyi_SM|in_y1                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_z                                                                                                     ; |Block_Dominskyi_SM|in_z                                                                                                     ; out              ;
; |Block_Dominskyi_SM|out_s2                                                                                                   ; |Block_Dominskyi_SM|out_s2                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x2                                                                                                    ; |Block_Dominskyi_SM|in_x2                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y2                                                                                                    ; |Block_Dominskyi_SM|in_y2                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s3                                                                                                   ; |Block_Dominskyi_SM|out_s3                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x3                                                                                                    ; |Block_Dominskyi_SM|in_x3                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y3                                                                                                    ; |Block_Dominskyi_SM|in_y3                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s4                                                                                                   ; |Block_Dominskyi_SM|out_s4                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x4                                                                                                    ; |Block_Dominskyi_SM|in_x4                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y4                                                                                                    ; |Block_Dominskyi_SM|in_y4                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s5                                                                                                   ; |Block_Dominskyi_SM|out_s5                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x5                                                                                                    ; |Block_Dominskyi_SM|in_x5                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y5                                                                                                    ; |Block_Dominskyi_SM|in_y5                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s6                                                                                                   ; |Block_Dominskyi_SM|out_s6                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x6                                                                                                    ; |Block_Dominskyi_SM|in_x6                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y6                                                                                                    ; |Block_Dominskyi_SM|in_y6                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s7                                                                                                   ; |Block_Dominskyi_SM|out_s7                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x7                                                                                                    ; |Block_Dominskyi_SM|in_x7                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y7                                                                                                    ; |Block_Dominskyi_SM|in_y7                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_z1                                                                                                   ; |Block_Dominskyi_SM|out_z1                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|in_x8                                                                                                    ; |Block_Dominskyi_SM|in_x8                                                                                                    ; out              ;
; |Block_Dominskyi_SM|in_y8                                                                                                    ; |Block_Dominskyi_SM|in_y8                                                                                                    ; out              ;
; |Block_Dominskyi_SM|out_s8                                                                                                   ; |Block_Dominskyi_SM|out_s8                                                                                                   ; pin_out          ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst7|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst6|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst5|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst4|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst3|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst2|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0            ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1 ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0   ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; |Block_Dominskyi_SM|Lab2_SM_v2:inst1|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]     ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0  ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~0  ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0             ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|_~0             ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1  ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]~1  ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]    ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|carry_eqn[0]    ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0    ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]~0    ; out0             ;
; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]      ; |Block_Dominskyi_SM|Lab2_SM_v2:inst|SM2_v2:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_qdi:auto_generated|sum_eqn[0]      ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 30 09:41:55 2020
Info: Command: quartus_sim --simulation_results_format=VWF Block_Dominskyi_SM -c Block_Dominskyi_SM
Info (324025): Using vector source file "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       0.00 %
Info (328052): Number of transitions in simulation is 0
Info (324045): Vector file Block_Dominskyi_SM.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4446 megabytes
    Info: Processing ended: Mon Nov 30 09:41:55 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


