<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: Project_Headers/pin_mapping.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_35b2bb0456da6899b329243c75a0792d.html">Project_Headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pin_mapping.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pin__mapping_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file      pin_mapping.h (derived from MK20D5.usbdmHardware)</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @version   1.2.0</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @brief     Pin declarations for FRDM_K20D5</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * *****************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * *** DO NOT EDIT THIS FILE ***</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * *****************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * This file is generated automatically.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Any manual changes will be lost.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef PROJECT_HEADERS_PIN_MAPPING_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define PROJECT_HEADERS_PIN_MAPPING_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="derivative_8h.html">derivative.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pcr_8h.html">pcr.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Namespace enclosing USBDM classes</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespace_u_s_b_d_m.html">USBDM</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * @addtogroup USBDM_Group USBDM Peripheral Interface</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * @brief Hardware Peripheral Interface and library</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/** Class to static check signal mapping is valid */</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_check_signal.html">   32</a></span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> Info, <span class="keywordtype">int</span> signalNum&gt; <span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_check_signal.html">CheckSignal</a> {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef DEBUG_BUILD</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;   static_assert((signalNum&lt;Info::numSignals), <span class="stringliteral">&quot;Non-existent signal - Modify Configure.usbdm&quot;</span>);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;   static_assert((signalNum&gt;=Info::numSignals)||(Info::info[signalNum].gpioBit != <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>), <span class="stringliteral">&quot;Signal is not mapped to a pin - Modify Configure.usbdm&quot;</span>);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;   static_assert((signalNum&gt;=Info::numSignals)||(Info::info[signalNum].gpioBit != <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>),  <span class="stringliteral">&quot;Signal doesn&#39;t exist in this device/package&quot;</span>);</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;   static_assert((signalNum&gt;=Info::numSignals)||((Info::info[signalNum].gpioBit == <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>)||(Info::info[signalNum].gpioBit == <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>)||(Info::info[signalNum].gpioBit &gt;= 0)), <span class="stringliteral">&quot;Illegal signal&quot;</span>);</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;};</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Peripheral Information Classes</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * @addtogroup OSC_Group OSC, Crystal Oscillator</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * @brief Abstraction for Crystal Oscillator</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___o_s_c___group.html#ga219e26e7380c1537aaa930778d734c27">   49</a></span>&#160;<span class="preprocessor">#define USBDM_OSC0_IS_DEFINED </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * Peripheral information for OSC, Crystal Oscillator.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html">   56</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html">Osc0Info</a> {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#aa68c63731c85d1b27577f4bdde9f7d3f">   59</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_o_s_c___type.html">OSC_Type</a> *osc   = (<span class="keyword">volatile</span> <a class="code" href="struct_o_s_c___type.html">OSC_Type</a> *)<a class="code" href="group___o_s_c___peripheral__access__layer___g_r_o_u_p.html#ga6f62d2970ed6f88c0870d717aba546ca">OSC0_BasePtr</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#a8f11008b53d05016a53af645ca233fcb">   62</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = 0;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#a2d82e7b2ae8d4748d0c163ac0ef2374c">   65</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;   <span class="comment">// Template:osc0_mk</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">   //! Frequency of OSC Clock or Crystal</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#a7bea5377d2827d79082db98e64da44de">   70</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t oscclk_clock = 8000000UL;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">   //! Frequency of 32K OSC Clock or Crystal (if applicable)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#af1a1e92ad1b3512a91f164256e789e0b">   73</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t osc32kclk_clock = 0UL;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">   //! Oscillator control register</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#a35de08bf5a44d732301513cbe54eeb3c">   76</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cr =</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <a class="code" href="group___o_s_c___register___masks___g_r_o_u_p.html#gae1cba570f6b27f65bde9ad80457387ed">OSC_CR_ERCLKEN</a>(1)  | <span class="comment">// External Reference Enable</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <a class="code" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga7475d176c4bae67579b611847b67c53c">OSC_CR_EREFSTEN</a>(0) | <span class="comment">// External Reference Stop Enable</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <a class="code" href="group___o_s_c___register___masks___g_r_o_u_p.html#ga2e4e23f204707098c960feed8dca55e6">OSC_CR_SCP</a>(2);       <span class="comment">// Oscillator load capacitance</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">    * Get OSC clock (internal, assumed available)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">    * @return Clock frequency as uint32_t in Hz</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#a93ea06c8c64ee9babf0ea5eb5e0505fc">   86</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#a93ea06c8c64ee9babf0ea5eb5e0505fc">getInternalClock</a>() {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">return</span> oscclk_clock;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;   }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    * Get OSCERCLK clock (external, masked by OSC_CR_ERCLKEN)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    * @return Clock frequency as uint32_t in Hz</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#aa43a3856522643193b54cc6e7ad41c40">   95</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#aa43a3856522643193b54cc6e7ad41c40">getOscerClock</a>() {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keywordflow">return</span> (osc-&gt;CR&amp;<a class="code" href="group___o_s_c___register___masks___g_r_o_u_p.html#gab96140627de270278cbdfc81fbef63fc">OSC_CR_ERCLKEN_MASK</a>)?getInternalClock():0;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;   }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    * Get OSC32KCLK clock</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    * @return Clock frequency as uint32_t in Hz</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#a6f013a892972a626748972ce41492be5">  104</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#a6f013a892972a626748972ce41492be5">getOsc32kClock</a>() {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="keywordflow">return</span> osc32kclk_clock;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#ab81701d6e14ad5539dd9cdd358646d8f">  109</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 2;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#aa6d2f91a735fdc3e619b1e71cb6c95d0">  112</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;         <span class="comment">/*   0: XTAL0                = PTA19 (XTAL0)                  */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  19,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;         <span class="comment">/*   1: EXTAL0               = PTA18 (EXTAL0)                 */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  18,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;   };</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#ae81f64ad5f3239aec0567fcab6ea76f2">  124</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#ae81f64ad5f3239aec0567fcab6ea76f2">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCHR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f">PORT_GPCHR_GPWE</a>(0x000CUL);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;   }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_osc0_info.html#a90a20d33e255c97c91f44f948386683c">  133</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#a90a20d33e255c97c91f44f948386683c">clearPCRs</a>() {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCHR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f">PORT_GPCHR_GPWE</a>(0xCU);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;   }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;};</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * End group OSC_Group</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * @addtogroup RTC_Group RTC, Real Time Clock</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * @brief Abstraction for Real Time Clock</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___r_t_c___group.html#ga922e0c0f62cf4bcd12f796c5570424f4">  150</a></span>&#160;<span class="preprocessor">#define USBDM_RTC_IS_DEFINED </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * Peripheral information for RTC, Real Time Clock.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html">  157</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_rtc_info.html">RtcInfo</a> {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a124ee5647ee16c55dd4e303a81156af8">  160</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_r_t_c___type.html">RTC_Type</a> *rtc   = (<span class="keyword">volatile</span> <a class="code" href="struct_r_t_c___type.html">RTC_Type</a> *)<a class="code" href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html#gab24e70531e52af9c44b5fad5eb52e372">RTC_BasePtr</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a12911988d6b4ad58c0ad310693e724d9">  163</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#ae77c3791ae99182af06bb9e263a486a8">  166</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad51b16006c9f793c4b342ea1ff91a846">SIM_SCGC6_RTC_MASK</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#aa25cf5a6265c7fce9c29dcbb4a24c13c">  169</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a8cc230409f8d9f48b9226e2f50f2b5f6">  172</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 2;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#ac41dc30237ea3d1870bb4606cead364a">  175</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>};</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;   <span class="comment">// Template:rtc_war_rar_tsie</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">   //! Frequency of RTC External Clock or Crystal</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#abe5c09703825b754425b7c75b79982c6">  180</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t rtcclk_clock = 32768UL;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">   //! Oscillator control register</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a776b30bc796f027db2bb2635f5cdc939">  183</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cr =</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac9e4be8e9ff1ae8615f97944825bd035">RTC_CR_OSCE</a>(1) | <span class="comment">// Enables 32kHz oscillator [RTC_32K]</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga227514fe8e96217ffd352795835630d0">RTC_CR_CLKO</a>(0) | <span class="comment">// Disables RTC 32kHz Clock Output</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab5d567fd2b557c6cd3568c1713b19709">RTC_CR_UM</a>(0)   | <span class="comment">// Update Mode</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga77d71ad1346f9dce80d00209745c3d6a">RTC_CR_SUP</a>(0)  | <span class="comment">// Supervisor access</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaf4b3b342ecd1384206e26ccf17dc8e3c">RTC_CR_WPE</a>(0)  | <span class="comment">// Wakeup Pin Enable</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaefa960bdff7de6d8b29e80f44aadaed1">RTC_CR_SCP</a>(2);   <span class="comment">// RTC Oscillator load capacitance</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">   //! RTC Time Compensation Register</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#aa73037e3c4753ac42d46b1d1cfe6cec8">  192</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t tcr =</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2425cc5a6f775938d0c0aa5448b96b05">RTC_TCR_CIR</a>(0) | <span class="comment">// Compensation Interval Register</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaca21d09697f88aef5b056c81daaa8445">RTC_TCR_TCR</a>(0);  <span class="comment">// Time Compensation Register</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">   //! RTC Lock Register</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a80574f89ebe20d2cd1e182b276b91278">  197</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t lr =</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga084591e0d6eba0d2f8082e3edc7ed45e">RTC_LR_LRL</a>(1) | <span class="comment">// Lock Register Lock</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga22b30e792eed5423fdf1c23a28964d1a">RTC_LR_SRL</a>(1) | <span class="comment">// Status Register Lock </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1a502847fc337b81764e45ee3bfd06d4">RTC_LR_CRL</a>(1) | <span class="comment">// Control Register Lock</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga62e9dbab511a4f727dd4674932501fee">RTC_LR_TCL</a>(1);  <span class="comment">// Time Compensation Lock</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">   //! RTC Write Access Register</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a08a4c24d12227315127a4f717ca811e2">  204</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t war =</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga58f5b2a5fbba4fb3c05590846a4b1ead">RTC_WAR_IERW</a>(1) | <span class="comment">// Interrupt Enable Register Write</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab06b4322594816514a9c8abeee17d62d">RTC_WAR_LRW</a>(1)  | <span class="comment">// Lock Register Write</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga001e37bfb6a10a69ac5e60de8fbaf168">RTC_WAR_SRW</a>(1)  | <span class="comment">// Status Register Write</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga51b44191b2337f11847c7003282f4dc9">RTC_WAR_CRW</a>(1)  | <span class="comment">// Control Register Write</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6608fdb5031c434849a183da21a52054">RTC_WAR_TCRW</a>(1) | <span class="comment">// Time Compensation Register Write</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gaea8be9d432dc099ab950bfd812fda728">RTC_WAR_TARW</a>(1) | <span class="comment">// Time Alarm Register Write</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gab982d186bbcbb2bbd4f3e31932e7e002">RTC_WAR_TPRW</a>(1) | <span class="comment">// Time Prescaler Register Write</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga423df4efea6738f8e9c7935bf730053a">RTC_WAR_TSRW</a>(1);  <span class="comment">// Time Seconds Register Write</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">   //! RTC Read Access Register</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#af1e806a7ab21804f8b0dbbbf7550309c">  215</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t rar =</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#gac47c8a830085dfdf1d6fcca09812903b">RTC_RAR_IERR</a>(1) | <span class="comment">// Interrupt Enable Register Read  </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga66907d35a67609371d1a5d1873214077">RTC_RAR_LRR</a>(1)  | <span class="comment">// Lock Register Read              </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga61397e357c6e26e05c765ede1a8b5c36">RTC_RAR_SRR</a>(1)  | <span class="comment">// Status Register Read            </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2cf763d575d06556477fbcc99505c54b">RTC_RAR_CRR</a>(1)  | <span class="comment">// Control Register Read           </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga412e2f31b1d825bddb2855bab7dbdad6">RTC_RAR_TCRR</a>(1) | <span class="comment">// Time Compensation Register Read </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6ecb00f2d94bc0ddd18813444d5ba23c">RTC_RAR_TARR</a>(1) | <span class="comment">// Time Alarm Register Read        </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3c56da3e92966b869c7c01747585ecf6">RTC_RAR_TPRR</a>(1) | <span class="comment">// Time Prescaler Register Read    </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga5212291e6e08ea71c1ba5ec639b8e026">RTC_RAR_TSRR</a>(1);  <span class="comment">// Time Seconds Register Read</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#ae1723058983109d9cd4973f1b0f4fa7c">  226</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#aef65afff6bd128644d041b7a2977821f">  229</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">   //! Time for cold start (corrected for 12 leap years since 1970)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a207384cf8eae7e05dfa9746778073b34">  232</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t coldStartTime = </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            ((((2017-1970)*365UL +</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;               (181) +</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;               (1+12-1))*24 +</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;              (12))*60 +</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;             (0))*60;<span class="comment"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">    * Get RTC clock frequency (internal, not masked by RTC_CR_CLKO)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">    * @return Clock frequency as uint32_t</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#af412ff0cb4caf2a5f270bbee2c61fdef">  243</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_rtc_info.html#af412ff0cb4caf2a5f270bbee2c61fdef">getInternalClock</a>() {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">return</span> (rtc-&gt;CR&amp;<a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1517078d0ce615b7feb94ef57b28e4c8">RTC_CR_OSCE_MASK</a>)?rtcclk_clock:0;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;   }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">    * Get RTC clock frequency (external, masked by RTC_CR_CLKO)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">    * @return Clock frequency as uint32_t</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#ad58191398c5c0473aa71f9fbb0da652c">  252</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_rtc_info.html#ad58191398c5c0473aa71f9fbb0da652c">getExternalClock</a>() {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <span class="keywordflow">return</span> (rtc-&gt;CR&amp;<a class="code" href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4c9ab830040b30f5ebc3e21f357e3d58">RTC_CR_CLKO_MASK</a>)?0:getInternalClock();</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;   }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#abdea1103b892cdeb8f39b0d39ab69ee8">  257</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 3;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a4e8a98e16aa8e713de4716d11141e9c1">  260</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;         <span class="comment">/*   0: XTAL32               = XTAL32 (XTAL32)                */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;         <span class="comment">/*   1: EXTAL32              = EXTAL32 (EXTAL32)              */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;         <span class="comment">/*   2: RTC_CLKOUT           = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;   };</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#ad416dee6e6ec9867a6e1ac3f4c7d58c4">  273</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_rtc_info.html#ad416dee6e6ec9867a6e1ac3f4c7d58c4">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;   }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_rtc_info.html#a9052cf4089133749e168220d3213417b">  280</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_rtc_info.html#a9052cf4089133749e168220d3213417b">clearPCRs</a>() {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;   }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;};</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * End group RTC_Group</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> * @addtogroup MCG_Group MCG, Multipurpose Clock Generator</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * @brief Abstraction for Multipurpose Clock Generator</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___m_c_g___group.html#gac0a6c26ce6d7a94e30e4c40e5c58a183">  294</a></span>&#160;<span class="preprocessor">#define USBDM_MCG_IS_DEFINED </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * Peripheral information for MCG, Multipurpose Clock Generator.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html">  301</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html">McgInfo</a> {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#ac4f86c16ce1c68399576bf566a396b8c">  304</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_m_c_g___type.html">MCG_Type</a> *mcg   = (<span class="keyword">volatile</span> <a class="code" href="struct_m_c_g___type.html">MCG_Type</a> *)<a class="code" href="group___m_c_g___peripheral__access__layer___g_r_o_u_p.html#ga6f5466ca891bbacdc9c895547c58dab7">MCG_BasePtr</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a92eaab24df75c8f076b7d63ea96196bc">  307</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a839f160586016a643c19ac0146751004">  310</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>};</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;   <span class="comment">// Template:mcg_mk</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a2235ca46c8ea42d7e2a22c96f0e30d9c">  315</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7631e473aeffff20d8b7417c8c09a1e8">  318</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">   //! Indicates need for special handling of CLKDIV1 register</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#ae6b522c1321c9f112fae907818ff9ecb">  321</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> ERRATA_E2448 = 0;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8">  323</a></span>&#160;   <span class="keyword">enum</span> <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8">ClockMode</a> {</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a25f4b36434c800e2c116feb7b63a3cf1">  324</a></span>&#160;      ClockMode_None = -1,</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a7b452344c24ef73e6c6908edf27b20fb">  325</a></span>&#160;      ClockMode_FEI  = 0,</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a0fb3f880e570fa4aea2a179d999835cd">  326</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a0fb3f880e570fa4aea2a179d999835cd">ClockMode_FEE</a>,</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a15dd2994d86de470cc561b0ff00e897c">  327</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a15dd2994d86de470cc561b0ff00e897c">ClockMode_FBI</a>,</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8adc16537f9ead26faa98ebb902f226af2">  328</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8adc16537f9ead26faa98ebb902f226af2">ClockMode_BLPI</a>,</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a878a1af3dadc2c1d17a23f9863e32747">  329</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a878a1af3dadc2c1d17a23f9863e32747">ClockMode_FBE</a>,</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a2b73cf43f9b356cdf3daa95f227602e1">  330</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a2b73cf43f9b356cdf3daa95f227602e1">ClockMode_BLPE</a>,</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8afeb9905ccffc9426de2fc90d47699df9">  331</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8afeb9905ccffc9426de2fc90d47699df9">ClockMode_PBE</a>,</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8aab4138b0e4abbe1675aef1b1b259f098">  332</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8aab4138b0e4abbe1675aef1b1b259f098">ClockMode_PEE</a>,</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;   };</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a420675eb1c23b8439285e5f50eae104f">  335</a></span>&#160;   <span class="keyword">enum</span> <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a420675eb1c23b8439285e5f50eae104f">ModeFlags</a> {</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a420675eb1c23b8439285e5f50eae104fa511341f20eb945be7cec07a49b12fac0">  336</a></span>&#160;      Mode_LP  = (1&lt;&lt;0),</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;   };</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">   //! Frequency of Slow Internal Reference Clock [~32kHz]</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a5f1f58d0695a206e8e2e5d55958981bd">  340</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t system_slow_irc_clock = 32768UL;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">   //! Frequency of Fast Internal Reference Clock [~4MHz]</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#ad08a491689e62245444405c5a662aef4">  343</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t system_fast_irc_clock = 4000000UL;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">   //! PLL VDIV min value</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a098fda6c5e72fb9ad7a2bd0c4c982d3d">  346</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pll_vdiv_min = 24;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">   //! PLL post divider</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#ad72ec083193824f2506aaaabc62cc296">  349</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pll_post_divider = 1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html">  351</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html">ClockInfo</a> {<span class="comment"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">      //! Clock Mode</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a188e6e354cb3c3a76091d33339cfdaa4">  353</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8">ClockMode</a> <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a188e6e354cb3c3a76091d33339cfdaa4">clockMode</a>:8;<span class="comment"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">      //! Mode flags</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a45469615f8e867aab39db5ac0013adee">  355</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a45469615f8e867aab39db5ac0013adee">modeFlags</a>;<span class="comment"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">      //! Control Register 1</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a15369d537af3c43d74808f643ae68951">  357</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a15369d537af3c43d74808f643ae68951">c1</a>;<span class="comment"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">      //! Control Register 2</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a0ad569344663ea46c05f7d92c2684ee8">  359</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a0ad569344663ea46c05f7d92c2684ee8">c2</a>;<span class="comment"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">      //! Control Register 4</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#ac38d069a9f1cb550bedea1a0468e433c">  361</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#ac38d069a9f1cb550bedea1a0468e433c">c4</a>;<span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">      //! Control Register 5</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a9b3fff76ff15e01a9c4d1fb90645d751">  363</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a9b3fff76ff15e01a9c4d1fb90645d751">c5</a>;<span class="comment"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">      //! Control Register 6</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#aa3fe6815536d6398de05795554c3b689">  365</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#aa3fe6815536d6398de05795554c3b689">c6</a>;<span class="comment"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">      //! Status and Control Register</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a483be666186049b3f01f7a66f4a135f3">  367</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a483be666186049b3f01f7a66f4a135f3">sc</a>;<span class="comment"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">      //! Control Register 7</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a3a58d2a482bf90a38a64a5580663b4ca">  369</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a3a58d2a482bf90a38a64a5580663b4ca">c7</a>;<span class="comment"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">      //! Control Register 8</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a10c5da6708566a86e7bfd02440cbb55e">  371</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a10c5da6708566a86e7bfd02440cbb55e">c8</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;   };</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">// Various clock configurations</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#af470959f78db238c717916611065e3ce">  375</a></span>&#160;   <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html">ClockInfo</a> clockInfo[1];</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">    * Get MCGERCLK</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">    * @return MCGERCLK as uint32_t</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#ac1832fdfa02a134cf3d354be2bf81bc7">  382</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#ac1832fdfa02a134cf3d354be2bf81bc7">getErcClock</a>() {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;   </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="keywordflow">switch</span>((mcg-&gt;C7&amp;<a class="code" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f">MCG_C7_OSCSEL_MASK</a>)) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;         default               : <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac1a1e06d2189b74b5587b53d3104cb4a">MCG_C7_OSCSEL</a>(0) : <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#a93ea06c8c64ee9babf0ea5eb5e0505fc">Osc0Info::getInternalClock</a>();</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___m_c_g___register___masks___g_r_o_u_p.html#gac1a1e06d2189b74b5587b53d3104cb4a">MCG_C7_OSCSEL</a>(1) : <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_rtc_info.html#af412ff0cb4caf2a5f270bbee2c61fdef">RtcInfo::getInternalClock</a>();</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      }</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;   }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">    * Get Internal MCGIRCLK (ungated by MCG_C1_IRCLKEN_MASK)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">    * @return MCGIRCLK as uint32_t</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#a296b7a57d3105b4fdefc0e068a190b14">  396</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#a296b7a57d3105b4fdefc0e068a190b14">getInternalIrcClock</a>() {</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;         <span class="keywordflow">if</span> (mcg-&gt;C2&amp;<a class="code" href="group___m_c_g___register___masks___g_r_o_u_p.html#gaef3ef9fc35df3b7d404dd2b7279051cb">MCG_C2_IRCS_MASK</a>) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">   #ifdef MCG_SC_FCRDIV_MASK</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            <span class="keywordflow">return</span> (system_fast_irc_clock/(1&lt;&lt;((mcg-&gt;SC&amp;<a class="code" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b">MCG_SC_FCRDIV_MASK</a>)&gt;&gt;<a class="code" href="group___m_c_g___register___masks___g_r_o_u_p.html#gacc99cc05a01e5807395bfe11518b26e3">MCG_SC_FCRDIV_SHIFT</a>)));</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">   #else</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            <span class="keywordflow">return</span> system_fast_irc_clock;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">   #endif</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;         }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;         <span class="keywordflow">else</span> {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;            <span class="keywordflow">return</span> system_slow_irc_clock;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;         }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;   }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">    * Get MCGIRCLK (gated by MCG_C1_IRCLKEN_MASK)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">    * @return MCGIRCLK as uint32_t</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_mcg_info.html#afdde2c9500ae8e77aa6ceed770353fca">  414</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#afdde2c9500ae8e77aa6ceed770353fca">getMcgIrClock</a>() {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">if</span> (mcg-&gt;C1&amp;<a class="code" href="group___m_c_g___register___masks___g_r_o_u_p.html#ga50398d9dc80a3016fddc6a2aef3df994">MCG_C1_IRCLKEN_MASK</a>) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;         <span class="keywordflow">return</span> getInternalIrcClock();</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      }</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;         <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;   }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;};</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * End group MCG_Group</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * @addtogroup SIM_Group SIM, System Integration Module</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * @brief Abstraction for System Integration Module</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_i_m___group.html#ga8199c87a1860eeb9bfc07dab9447e389">  434</a></span>&#160;<span class="preprocessor">#define USBDM_SIM_IS_DEFINED </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * Peripheral information for SIM, System Integration Module.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html">  441</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_sim_info.html">SimInfo</a> {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a976c06afa220b80d0487429409e80d2a">  444</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_s_i_m___type.html">SIM_Type</a> *sim   = (<span class="keyword">volatile</span> <a class="code" href="struct_s_i_m___type.html">SIM_Type</a> *)<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#ad9834bd222ee5e05f0d245a13c824832">  447</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;   <span class="comment">// Template:sim_mk20d5</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">   //! System Options Register 1</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a501097cfea8c99f6b68c1c4bd89345ad">  452</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sopt1 = </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf89520e7506a3dec707983ab729aef08">SIM_SOPT1_OSC32KSEL</a>(2);     <span class="comment">// 32K oscillator clock select</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">    * Get ERCLK32K clock frequency</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">    * @return Clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a5515de79528545cdf941b0f5c7c9a23f">  460</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a5515de79528545cdf941b0f5c7c9a23f">getErc32kClock</a>() {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;   </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      <span class="keywordflow">switch</span>(sim-&gt;SOPT1&amp;<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4">SIM_SOPT1_OSC32KSEL_MASK</a>) {</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;         default                     : <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf89520e7506a3dec707983ab729aef08">SIM_SOPT1_OSC32KSEL</a>(0) : <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#a6f013a892972a626748972ce41492be5">Osc0Info::getOsc32kClock</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf89520e7506a3dec707983ab729aef08">SIM_SOPT1_OSC32KSEL</a>(2) : <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_rtc_info.html#ad58191398c5c0473aa71f9fbb0da652c">RtcInfo::getExternalClock</a>();</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf89520e7506a3dec707983ab729aef08">SIM_SOPT1_OSC32KSEL</a>(3) : <span class="keywordflow">return</span> 1000;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;   }</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">   //! System Options Register 2</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a01995e90d2d5e1ba1bc22382c30d1855">  471</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sopt2 = </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9485b2c9de24268ebd1ae620622fcefa">SIM_SOPT2_PTD7PAD</a>(0) |       <span class="comment">// PTD7 pad drive strength</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga78428c831f0263054ac91c55ed89c016">SIM_SOPT2_USBSRC</a>(1) |        <span class="comment">// USB clock source select</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8d44d4d4557fe51bf7b212dd91af91ab">SIM_SOPT2_PLLFLLSEL</a>(1) |     <span class="comment">// PLL/FLL clock select</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga34712f0ffce6dca092bd902ef7eb783f">SIM_SOPT2_CLKOUTSEL</a>(6) |     <span class="comment">// CLKOUT pin clock source select</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad826a2d088a5cae1628582c992b0349e">SIM_SOPT2_RTCCLKOUTSEL</a>(1);   <span class="comment">// RTC clock out select</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">    * Get Peripheral clock frequency</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">    * @return Clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#ab6ea5734d1655023c53ed00f0640c70c">  483</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#ab6ea5734d1655023c53ed00f0640c70c">getPeripheralClock</a>() {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      <span class="keywordflow">switch</span>(sim-&gt;SOPT2&amp;<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa14141a225f9778babacbf3b90d0bae2">SIM_SOPT2_PLLFLLSEL_MASK</a>) {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;         <span class="keywordflow">default</span>:                     <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8d44d4d4557fe51bf7b212dd91af91ab">SIM_SOPT2_PLLFLLSEL</a>(0): <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#aca25ebd386df2ede79885743b24a1bd3">SystemMcgFllClock</a>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8d44d4d4557fe51bf7b212dd91af91ab">SIM_SOPT2_PLLFLLSEL</a>(1): <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a0a7705fdbe04b94b7037a14372cf6440">SystemMcgPllClock</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;   }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">   //! System Options Register 4</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a9b1f37fe4e698b5a73c8fb43b3a10328">  493</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sopt4 = </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa978b16b7f6d6957d5aa9e53e76d0fca">SIM_SOPT4_FTM0TRG0SRC</a>(0) |   <span class="comment">// FlexTimer 0 Hardware Trigger 0 Source Select</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5a518f1f4c7c7dc592e6b69bba80b68b">SIM_SOPT4_FTM1CLKSEL</a>(0)  |   <span class="comment">// FlexTimer 1 External Clock Pin Select</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacc02c7283a010f29424df7839fec1d36">SIM_SOPT4_FTM0CLKSEL</a>(0)  |   <span class="comment">// FlexTimer 0 External Clock Pin Select</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaafa0324827d777673c2170317942e24b">SIM_SOPT4_FTM1CH0SRC</a>(0)  |   <span class="comment">// FTM1 channel 0 input capture source select</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga007c3ff0f836a5c44abde0cfc7706d3a">SIM_SOPT4_FTM1FLT0</a>(0)    |   <span class="comment">// FlexTimer 1 Fault 0 Select</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gae3b559637db920847b18d6cebce303d3">SIM_SOPT4_FTM0FLT1</a>(0)    |   <span class="comment">// FlexTimer 0 Fault 1 Select</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga349b7a0ef6c75237aaf524d4a2eea215">SIM_SOPT4_FTM0FLT0</a>(0);       <span class="comment">// FlexTimer 0 Fault 0 Select</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">   //! System Options Register 5</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a612986d784550bc8778270fae2449692">  503</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sopt5 = </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga65e932e39703b2b18dea82ca440fc68f">SIM_SOPT5_UART0TXSRC</a>(0) |      <span class="comment">// UART 0 transmit data source select</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga90e650c4ec5da3b971b3acdf511c466a">SIM_SOPT5_UART0RXSRC</a>(0) |      <span class="comment">// UART 0 receive data source select</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga78611068b87a39563cd065ff840e3c68">SIM_SOPT5_UART1TXSRC</a>(0) |      <span class="comment">// UART 1 transmit data source select</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga51d909264c2944ea7fb47356aa705536">SIM_SOPT5_UART1RXSRC</a>(0);       <span class="comment">// UART 1 receive data source select</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">   //! System Options Register 7</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a5310a21e8b09605ccff7df961fd92fe1">  510</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sopt7 = </div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa6e4ac1e062d8dbe841774255a1c04e9">SIM_SOPT7_ADC0ALTTRGEN</a>(0) |    <span class="comment">// ADC0 alternate trigger enable</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga32aad79c431ab427d548f59637f16e76">SIM_SOPT7_ADC0PRETRGSEL</a>(0) |   <span class="comment">// ADC0 pretrigger select</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(0);       <span class="comment">// ADC0 trigger select</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">   //! System Clock Divider Register 1</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#ae6da77d8fe7b4b6b5c6a88af815ea464">  516</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clkdiv1 = </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4e380b274f15fdde19e4fbd5c341a728">SIM_CLKDIV1_OUTDIV4</a>(3)|  <span class="comment">// Flash clock</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacf3906094a4539818d91cfda55ae2141">SIM_CLKDIV1_OUTDIV2</a>(1)|  <span class="comment">// Bus clock</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga288f4756a2240c6242f28335cc21a0a8">SIM_CLKDIV1_OUTDIV1</a>(1);  <span class="comment">// Core/system clock </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">   //! System Clock Divider Register 2</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#ae1c0f4cbc0ea7bbf3472b4fa80a6d22a">  522</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clkdiv2 = </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      2;  <span class="comment">// USB clock divider divisor &amp; fraction </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">    * Get USB clock frequency</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">    * @return Clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#ad383c1bd943ac41aacc52086c5c7eb19">  530</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#ad383c1bd943ac41aacc52086c5c7eb19">getUsbClock</a>() {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">return</span> (getPeripheralClock()*</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;         (((sim-&gt;CLKDIV2&amp;<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab0c8e972a7c3831440784c5293a5d5f0">SIM_CLKDIV2_USBFRAC_MASK</a>)&gt;&gt;<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga01ab71acec84c43fdb78e81f7f8e554a">SIM_CLKDIV2_USBFRAC_SHIFT</a>)+1))/</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;         (((sim-&gt;CLKDIV2&amp;<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaebed7d452e72dd54cb74783b61c64447">SIM_CLKDIV2_USBDIV_MASK</a>)&gt;&gt;<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa085ff25a9d47eecd8a51517fc80778b">SIM_CLKDIV2_USBDIV_SHIFT</a>)+1);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;   }</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">    * Initialise SIM registers</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a4f7fb46b013c2f5038d887b7e5e7e4b1">  539</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a4f7fb46b013c2f5038d887b7e5e7e4b1">initRegs</a>() {</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">      #ifdef SIM_SCGC4_USBOTG_MASK</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      <span class="comment">// The USB interface must be disabled for clock changes to have effect</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      sim-&gt;SCGC4 &amp;= ~<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga136bfa98e3aafded899c9806d5410d4d">SIM_SCGC4_USBOTG_MASK</a>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">      #endif</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;   </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      sim-&gt;SOPT1 = sopt1;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      sim-&gt;SOPT2 = sopt2;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      sim-&gt;SOPT4 = sopt4;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      sim-&gt;SOPT5 = sopt5;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      sim-&gt;SOPT7 = sopt7;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;   </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      sim-&gt;CLKDIV1 = clkdiv1;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      sim-&gt;CLKDIV2 = clkdiv2;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;   }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">    * Select the ADC0 Trigger source in STOP and VLPS modes, or when ADC0 Alternative Trigger is active.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5">  559</a></span>&#160;   <span class="keyword">enum</span> <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5">SimAdc0Trigger</a> {</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a1fcc5be51710e5c355093e757aac1c65">  560</a></span>&#160;      SimAdc0Trigger_PdbExTrig    = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(0),   <span class="comment">//!&lt; External Trigger Source PDBx_EXTRG</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5ad738f10b078e78559e230fbc17d8f8db">  561</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_Cmp0         = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(1),   <span class="comment">//!&lt; Comparator 0</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a7579ac5d6e072393ff28580c6883564e">  562</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_Cmp1         = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(2),   <span class="comment">//!&lt; Comparator 1</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a972a480cd09d3c4b1f3ad38bd6e92f1f">  563</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_3            = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(3),   <span class="comment">//!&lt; Reserved</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5ad57d0dca7f73bc4a5dc60e7d1039dc5b">  564</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_PitCh0       = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(4),   <span class="comment">//!&lt; PIT Channel 0</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5afdbbf672ab6a75828b32db6a00cd9261">  565</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_PitCh1       = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(5),   <span class="comment">//!&lt; PIT Channel 1</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5adaf5303e179d5a62829c4bc804964947">  566</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_PitCh2       = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(6),   <span class="comment">//!&lt; PIT Channel 2</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a95f6b2fec0547c7486b083ad714080af">  567</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_PitCh3       = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(7),   <span class="comment">//!&lt; PIT Channel 3</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a9c2a1d6bc99171fd32c2130e7f3432fc">  568</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_Ftm0         = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(8),   <span class="comment">//!&lt; FTM0 Init and Ext Trigger Outputs</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a2e443376917e3a70f7948205e3350a21">  569</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_Ftm1         = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(9),   <span class="comment">//!&lt; FTM1 Init and Ext Trigger Outputs</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a3e292709292893ae3a255846a993a811">  570</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_Ftm2         = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(10),  <span class="comment">//!&lt; FTM2 Init and Ext Trigger Outputs (if present)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5afb9e1c1d712bbabc3dd92d5f3713a552">  571</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_Ftm3         = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(11),  <span class="comment">//!&lt; FTM3 Init and Ext Trigger Outputs (if present)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a7ecd718cd7be5bdbe34d85223a7fe59f">  572</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_RtcAlarm     = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(12),  <span class="comment">//!&lt; RTC Alarm</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5afbe83b0c77297166cb79b7c8c163af53">  573</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_RtcSeconds   = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(13),  <span class="comment">//!&lt; RTC Seconds</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5a1af73e09533002e2d75418a93dce61d7">  574</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_Lptrm        = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(14),  <span class="comment">//!&lt; LPTMR</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5ad7b8662a46dbe4027db31a25aba04ec8">  575</a></span>&#160;<span class="comment"></span>      SimAdc0Trigger_15           = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(15),  <span class="comment">//!&lt; Reserved</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"></span>   };</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">    * Select the ADC0 Alternative Trigger sources.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">    * If PDB is selected then Pre-trigger 0/1 is determined by the PDB setup</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">    * otherwise Pre-trigger 0/1 is determined by this selection.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a7639cd682e22c04953190c1a7a430f17">  583</a></span>&#160;   <span class="keyword">enum</span> <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a7639cd682e22c04953190c1a7a430f17">SimAdc0AltTrigger</a> {</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a7639cd682e22c04953190c1a7a430f17aae7fc1fbe0d57af63de9d7117397f0a8">  584</a></span>&#160;      SimAdc0AltTrigger_Pdb           = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa6e4ac1e062d8dbe841774255a1c04e9">SIM_SOPT7_ADC0ALTTRGEN</a>(0),                              <span class="comment">//!&lt; PDB trigger</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a7639cd682e22c04953190c1a7a430f17aa289b3327a7e4404c42e72df45b82450">  585</a></span>&#160;<span class="comment"></span>      SimAdc0AltTrigger_PreTrigger_0  = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa6e4ac1e062d8dbe841774255a1c04e9">SIM_SOPT7_ADC0ALTTRGEN</a>(1)|<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga32aad79c431ab427d548f59637f16e76">SIM_SOPT7_ADC0PRETRGSEL</a>(0),   <span class="comment">//!&lt; Pre-trigger 0 = A (SC1[0])</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#a7639cd682e22c04953190c1a7a430f17a909b4f8c69b79ba411e71b185fb3039d">  586</a></span>&#160;<span class="comment"></span>      SimAdc0AltTrigger_PreTrigger_1  = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa6e4ac1e062d8dbe841774255a1c04e9">SIM_SOPT7_ADC0ALTTRGEN</a>(1)|<a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga32aad79c431ab427d548f59637f16e76">SIM_SOPT7_ADC0PRETRGSEL</a>(1),   <span class="comment">//!&lt; Pre-trigger 1 = B (SC1[1])</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"></span>   };</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">    * Select the ADC0 Trigger source</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">    * If PDB is selected by SimAdc0Trigger then Pre-trigger 0/1 is determined by the PDB setup,</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">    * otherwise Pre-trigger 0/1 is determined by this parameter.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">    * For example, setAdc0Triggers(SimAdc0AltTrigger_PreTrigger_1, SimAdc0Trigger_PitCh0) will set the trigger source</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">    * to PIT channel 0 and conversion will use SC1[1]/R[1]. </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">    * @param[in] simAdc0AltTrigger  Select the ADC0 Alternative Trigger sources </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">    * @param[in] simAdc0Trigger     Select the ADC0 Trigger source in STOP and VLPS modes, or when ADC0 Alternative Trigger is active.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_sim_info.html#ad385efc03e5276179932feb5bd8195fe">  600</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#ad385efc03e5276179932feb5bd8195fe">setAdc0Triggers</a>(<a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a7639cd682e22c04953190c1a7a430f17">SimAdc0AltTrigger</a> simAdc0AltTrigger, <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5">SimAdc0Trigger</a> simAdc0Trigger=SimAdc0Trigger_PdbExTrig) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      sim-&gt;SOPT7 = simAdc0Trigger|simAdc0AltTrigger;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;   };</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;};</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * End group SIM_Group</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> * @addtogroup ADC_Group ADC, Analogue Input</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> * @brief Abstraction for Analogue Input</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#gaeef245998ab4acbc5f7ed7fd62417078">  615</a></span>&#160;<span class="preprocessor">#define USBDM_ADC0_IS_DEFINED </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> * Peripheral information for ADC, Analogue Input.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html">  622</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_adc0_info.html">Adc0Info</a> {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a216719e21fd6a6853302a56209b62abe">  625</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_a_d_c___type.html">ADC_Type</a> *adc   = (<span class="keyword">volatile</span> <a class="code" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="code" href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html#ga38e87e087aa7a033552dbe06978f4dc2">ADC0_BasePtr</a>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#af67812f8c9b2f3114a0860c02b522310">  628</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a3d4852955609ee9bfc40137bb752206c">  631</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga481c725e02da6a245c9d715307969f09">SIM_SCGC6_ADC0_MASK</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a44985c17b56264d6e06def47dd745a5b">  634</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a8f0fb5792882ba343b7eef3922795523">  637</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a4850b7dd9a447393fb7c8479cf3fcece">  640</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>};</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;   <span class="comment">// Template:adc0_diff_a</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a516db2cac2e1e713d18b1038e809b8bd">  645</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a86a7c57c2f6786f8a78c328a23406959">  648</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">   //! Default value for ADCx_CFG1 register</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a73e06210f66cfa2dd82b693099a56755">  651</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cfg1  = </div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga1f7b28bec60a20af8775724a4b33a6e6">ADC_CFG1_ADICLK</a>(3)|</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#gabdbbdc3e2263f1d453aac3fef184d997">ADC_CFG1_MODE</a>(2)|</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga83a0b2b8e5d22c85bc752995eadc23c8">ADC_CFG1_ADLSMP</a>(0)|</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga7407a87e3d32012930901336c97b7694">ADC_CFG1_ADIV</a>(0)|</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga614be72cb30e582c26d0b006b1aa9480">ADC_CFG1_ADLPC</a>(0);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">   //! Default value for ADCx_CFG2 register</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a8e6c7a8e09572262db107175f0139901">  659</a></span>&#160;<span class="comment"></span>    <span class="keyword">static</span> constexpr uint32_t cfg2  = </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga5c50199c9b27cb92554a647909c6338a">ADC_CFG2_MUXSEL_MASK</a> | <span class="comment">// Choose &#39;b&#39; channels</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#gae23653c06f0dfe00b27a15ef15138c8e">ADC_CFG2_ADLSTS</a>(0)|</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga450ab5053af7a32f369bc1436b35d7f5">ADC_CFG2_ADHSC</a>(0)|</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga50dca8b1fee08be88a54965c18aa3f34">ADC_CFG2_ADACKEN</a>(0);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">   //! Default value for ADCx_SC2 register</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a43e4abe9d81d35c36483cb2cb74e41af">  666</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sc2  =</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaa7694354f2e8d79359a86e4facdc1996">ADC_SC2_ACFE</a>(0)|</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9c0a129086504b0b4a517d9ac2c48690">ADC_SC2_ACFGT</a>(0)|</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#gad7fb3f932510bfc9289e81b533ab0e3c">ADC_SC2_ACREN</a>(0)|</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#gacac3b41d5c2bb74a8c614f200f0c0a36">ADC_SC2_REFSEL</a>(0)|</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">ADC_SC2_DMAEN</a>(0)|</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;       <a class="code" href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf29a088073467afcfa39e0265ffd3a6a">ADC_SC2_ADTRG</a>(0);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">   //! Default value for ADCx_CV1 register</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a5872dfd937487adf7a24d8558ed0a0ae">  675</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cv1  = 0;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">   //! Default value for ADCx_CV2 register</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a4913393091de11c89ecf939d0aa52349">  678</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cv2  = 0;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a9b4c862e79493a7d3d6c9ba95b19f384">  681</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 24;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a0cd4e1174f52f64d5ac6ec77bf1f9d21">  684</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;         <span class="comment">/*   0: ADC0_SE0             = ADC0_DP0 (A10)                 */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;         <span class="comment">/*   1: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;         <span class="comment">/*   2: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;         <span class="comment">/*   3: ADC0_SE3             = ADC0_DP3 (A8)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;         <span class="comment">/*   4: ADC0_SE4b            = PTC2 (D10)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;         <span class="comment">/*   5: ADC0_SE5b            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;         <span class="comment">/*   6: ADC0_SE6b            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;         <span class="comment">/*   7: ADC0_SE7b            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;         <span class="comment">/*   8: ADC0_SE8             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;         <span class="comment">/*   9: ADC0_SE9             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;         <span class="comment">/*  10: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;         <span class="comment">/*  11: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;         <span class="comment">/*  12: ADC0_SE12            = PTB2 (D15)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;         <span class="comment">/*  13: ADC0_SE13            = PTB3 (D14)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  3,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;         <span class="comment">/*  14: ADC0_SE14            = PTC0 (A0)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  0,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;         <span class="comment">/*  15: ADC0_SE15            = PTC1 (A1)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  1,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;         <span class="comment">/*  16: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;         <span class="comment">/*  17: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;         <span class="comment">/*  18: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;         <span class="comment">/*  19: ADC0_SE19            = ADC0_DM0 (A11)                 */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;         <span class="comment">/*  20: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;         <span class="comment">/*  21: ADC0_SE21            = ADC0_DM3 (A9)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;         <span class="comment">/*  22: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;         <span class="comment">/*  23: ADC0_SE23            = ADC0_SE23 (A7)                 */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;   };</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#af34bf471b214c630242826252edf3eec">  718</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_info.html#af34bf471b214c630242826252edf3eec">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x000CUL);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0007UL);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;   }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info.html#a6cb82e52b358cd16f9bff9c6d3ea1a89">  728</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_info.html#a6cb82e52b358cd16f9bff9c6d3ea1a89">clearPCRs</a>() {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0xCU);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x7U);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;   }</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html">  735</a></span>&#160;   <span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html">InfoDP</a> {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;   <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">      //! Number of signals available in info table</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#a89c84bfcfbe87aca28e10da0ac3ce933">  738</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 4;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">      //! Information for each signal of peripheral</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#a3fded529e506292637c7437afbc84853">  741</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;   </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;            <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;            <span class="comment">/*   0: ADC0_DP0             = ADC0_DP0 (A10)                 */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;            <span class="comment">/*   1: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            <span class="comment">/*   2: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            <span class="comment">/*   3: ADC0_DP3             = ADC0_DP3 (A8)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      };</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">       * Initialise pins used by peripheral</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">       * </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">       * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#a36e28cf591f72770da9db1fae571bb67">  755</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#a36e28cf591f72770da9db1fae571bb67">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;         (void)pcrValue;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      }</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">       * Resets pins used by peripheral</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#af428c3404fe58d86c392932c3afd1f7e">  762</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#af428c3404fe58d86c392932c3afd1f7e">clearPCRs</a>() {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      }</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;   }; </div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html">  767</a></span>&#160;   <span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html">InfoDM</a> {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;   <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">      //! Number of signals available in info table</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#ab3045ddab6d6d2c9814276d5d9e943b0">  770</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 4;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">      //! Information for each signal of peripheral</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#a89f8237ddb582d21f942c4fd9707ad76">  773</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;   </div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            <span class="comment">/*   0: ADC0_DM0             = ADC0_DM0 (A11)                 */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;            <span class="comment">/*   1: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;            <span class="comment">/*   2: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;            <span class="comment">/*   3: ADC0_DM3             = ADC0_DM3 (A9)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      };</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">       * Initialise pins used by peripheral</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">       * </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">       * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#afdb378fb18d4ecb24f52b823a15ca00a">  787</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#afdb378fb18d4ecb24f52b823a15ca00a">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;         (void)pcrValue;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      }</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">       * Resets pins used by peripheral</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#aa7187861174c8125ab61f0cceda76b1c">  794</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#aa7187861174c8125ab61f0cceda76b1c">clearPCRs</a>() {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;   }; </div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;};</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> * End group ADC_Group</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> * @addtogroup CMP_Group CMP, Analogue Comparator</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> * @brief Abstraction for Analogue Comparator</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_p___group.html#ga246c6eb51e1383205c5949cf8fb433b7">  810</a></span>&#160;<span class="preprocessor">#define USBDM_CMP0_IS_DEFINED </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> * Peripheral information for CMP, Analogue Comparator.</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html">  817</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_cmp0_info.html">Cmp0Info</a> {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a706e509ec9562b34d179e6d8ec0b563b">  820</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_c_m_p___type.html">CMP_Type</a> *cmp   = (<span class="keyword">volatile</span> <a class="code" href="struct_c_m_p___type.html">CMP_Type</a> *)<a class="code" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#gaa1e88c9f1157091d8f535408ac934037">CMP0_BasePtr</a>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a53a77352018935a2fb28adc685b69981">  823</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#ad8b792a0acf283cde45edf36dc1ed95b">  826</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad7304bdb8fc46deb77c5e444e56fae40">SIM_SCGC4_CMP_MASK</a>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#aa599f32756d1c138fafa63f899ba8d42">  829</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#af9796ed7e95a631e4330d6edb66e7c6d">  832</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a4a9fb845222cf2767656a3ac7aadaa49">  835</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>};</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;   <span class="comment">// Template:cmp0</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">   //! CMP Control Register 0</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a30065a1d1a4dfcad567379e15a02e18d">  840</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cr0 =</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga1f6d81f303672acd661263de6da7ea13">CMP_CR0_FILTER_CNT</a>(0)     | <span class="comment">// Filter Sample Count</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga78eaf28aa2956818501310daaeffca74">CMP_CR0_HYSTCTR</a>(0);         <span class="comment">// Comparator hard block hysteresis control</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">   #ifndef CMP_CR1_TRIGM</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="pin__mapping_8h.html#a61fda6b28c0a7402599a7cce546c3b56">  845</a></span>&#160;<span class="preprocessor">   #define CMP_CR1_TRIGM(x) 0</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">   #endif</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">   //! CMP Control Register 1</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#af9fef0999cf4267cd09efa061b49e190">  849</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cr1 =</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab96d1c95a5c8ef96cf9369822ac387f6">CMP_CR1_SE</a>(0)    | <span class="comment">// Sample Enable</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga2e5439a86a5b43d4216a4dbd4fa5536a">CMP_CR1_WE</a>(0)    | <span class="comment">// Windowing Enable</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      <a class="code" href="pin__mapping_8h.html#a61fda6b28c0a7402599a7cce546c3b56">CMP_CR1_TRIGM</a>(0) | <span class="comment">// Trigger Mode Enable</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab32908b6aa407efc6cf10f244832a078">CMP_CR1_PMODE</a>(0) | <span class="comment">// Power mode Select</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga773bf2a2c66a8a3658045c17a09c6b25">CMP_CR1_INV</a>(0)   | <span class="comment">// Comparator Invert</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga7b21f24c4a39952ce03371054c09fd6e">CMP_CR1_COS</a>(0)   | <span class="comment">// Comparator Output Select</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#gac2c253d65771b16bf9124105672e5fbd">CMP_CR1_OPE</a>(0);    <span class="comment">// Comparator Output Pin Enable</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">   //! CMP Filter Period Register</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a77870c4fab6cea30d1c9e50459fe18a7">  859</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t fpr =</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga006ee9cac0b4b9daa94e3b1d6a440627">CMP_FPR_FILT_PER</a>(0); <span class="comment">// Filter Sample Period</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">   //! CMP Status and Control Register</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#ad95c347fe8d8fb75d80ec08d8e2cda97">  863</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t scr =</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga37fb4febf635332c87cd88361b4f8875">CMP_SCR_DMAEN</a>(0) | <span class="comment">// DMA Enable Control</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga663074e77d49fc2f2a715957bbcb76c1">CMP_SCR_IER</a>(0) | <span class="comment">// Comparator Interrupt Enable Rising</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga4cedf2626e72a16419c72b4bc802063e">CMP_SCR_IEF</a>(0);  <span class="comment">// Comparator Interrupt Enable Falling</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">   //! DAC Control Register</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a1ab1b9952233c074905fb1fc4a46978d">  869</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t daccr =</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga27c3cbdda69ab132f0a4ac2408221e37">CMP_DACCR_VRSEL</a>(0); <span class="comment">// Supply Voltage Reference Source Select</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">   //! MUX Control Register</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a37c9369858fa385a5b52a0e0f23dff32">  873</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t muxcr =</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga23ea598b890c708e1748b52475f92f50">CMP_MUXCR_PSEL</a>(0)| <span class="comment">// Plus Input Mux Control</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga31028e9db6d77502d4561380ce1b12fe">CMP_MUXCR_MSEL</a>(0); <span class="comment">// Minus Input Mux Control</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#ac1daee83bff1f09af8fd308a3cf7bc6c">  878</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#ae983ffc661c02bab75f9d70af375fe32">  881</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#aece2998c9572e1736b5c1e5695c0399d">  884</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 9;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a2bc1a6f334f95d29a84e60b17fa62f2b">  887</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;         <span class="comment">/*   0: CMP0_IN0             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;         <span class="comment">/*   1: CMP0_IN1             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;         <span class="comment">/*   2: CMP0_IN2             = PTC8 (D4)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  8,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;         <span class="comment">/*   3: CMP0_IN3             = PTC9 (D23)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  9,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;         <span class="comment">/*   4: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;         <span class="comment">/*   5: CMP0_IN5             = VREF_OUT (A6)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;         <span class="comment">/*   6: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;         <span class="comment">/*   7: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;         <span class="comment">/*   8: CMP0_OUT             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;   };</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#a8c8d2650f1abdd5b22524d51ed65aa37">  906</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_cmp0_info.html#a8c8d2650f1abdd5b22524d51ed65aa37">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0300UL);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;   }</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp0_info.html#ae8c5e7926082564ff4469c6f2ab9cbf0">  915</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_cmp0_info.html#ae8c5e7926082564ff4469c6f2ab9cbf0">clearPCRs</a>() {</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x300U);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;   }</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;};</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___c_m_p___group.html#ga5eaf3576995cb303ca5577f5496dc839">  923</a></span>&#160;<span class="preprocessor">#define USBDM_CMP1_IS_DEFINED </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> * Peripheral information for CMP, Analogue Comparator.</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html">  930</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_cmp1_info.html">Cmp1Info</a> {</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a5c4dcbf934857212dc15c566c2fa3754">  933</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_c_m_p___type.html">CMP_Type</a> *cmp   = (<span class="keyword">volatile</span> <a class="code" href="struct_c_m_p___type.html">CMP_Type</a> *)<a class="code" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#ga80e4346fc6339df0b0d1ae2aec0b74cc">CMP1_BasePtr</a>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a63bcf86340374a9dd4169cd2c75c15b4">  936</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a6670466b9f800a3c82ad12051ac74e4e">  939</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gad7304bdb8fc46deb77c5e444e56fae40">SIM_SCGC4_CMP_MASK</a>;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#af458d345208200b68246b52b8b91a9e9">  942</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#addec8060b81ae755b670a10832f3b2d2">  945</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a7c15466c1609c44f9527241db2ef3039">  948</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>};</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;   <span class="comment">// Template:cmp0</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">   //! CMP Control Register 0</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a42937757b3967230f6e41d2a146c366f">  953</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cr0 =</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga1f6d81f303672acd661263de6da7ea13">CMP_CR0_FILTER_CNT</a>(0)     | <span class="comment">// Filter Sample Count</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga78eaf28aa2956818501310daaeffca74">CMP_CR0_HYSTCTR</a>(0);         <span class="comment">// Comparator hard block hysteresis control</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">   #ifndef CMP_CR1_TRIGM</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">   #define CMP_CR1_TRIGM(x) 0</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">   #endif</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">   //! CMP Control Register 1</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#abbe40065a9d7b0a3490aca662ff7b1c5">  962</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cr1 =</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab96d1c95a5c8ef96cf9369822ac387f6">CMP_CR1_SE</a>(0)    | <span class="comment">// Sample Enable</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga2e5439a86a5b43d4216a4dbd4fa5536a">CMP_CR1_WE</a>(0)    | <span class="comment">// Windowing Enable</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      <a class="code" href="pin__mapping_8h.html#a61fda6b28c0a7402599a7cce546c3b56">CMP_CR1_TRIGM</a>(0) | <span class="comment">// Trigger Mode Enable</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#gab32908b6aa407efc6cf10f244832a078">CMP_CR1_PMODE</a>(0) | <span class="comment">// Power mode Select</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga773bf2a2c66a8a3658045c17a09c6b25">CMP_CR1_INV</a>(0)   | <span class="comment">// Comparator Invert</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga7b21f24c4a39952ce03371054c09fd6e">CMP_CR1_COS</a>(0)   | <span class="comment">// Comparator Output Select</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#gac2c253d65771b16bf9124105672e5fbd">CMP_CR1_OPE</a>(0);    <span class="comment">// Comparator Output Pin Enable</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">   //! CMP Filter Period Register</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a78c46cea50acb4414e97597ca2f25165">  972</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t fpr =</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga006ee9cac0b4b9daa94e3b1d6a440627">CMP_FPR_FILT_PER</a>(0); <span class="comment">// Filter Sample Period</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">   //! CMP Status and Control Register</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a23b768a1bdc789e8d7439b15529e8841">  976</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t scr =</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga37fb4febf635332c87cd88361b4f8875">CMP_SCR_DMAEN</a>(0) | <span class="comment">// DMA Enable Control</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga663074e77d49fc2f2a715957bbcb76c1">CMP_SCR_IER</a>(0) | <span class="comment">// Comparator Interrupt Enable Rising</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga4cedf2626e72a16419c72b4bc802063e">CMP_SCR_IEF</a>(0);  <span class="comment">// Comparator Interrupt Enable Falling</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">   //! DAC Control Register</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a314862f356d819d2c14cce0c5f6cbb06">  982</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t daccr =</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga27c3cbdda69ab132f0a4ac2408221e37">CMP_DACCR_VRSEL</a>(0); <span class="comment">// Supply Voltage Reference Source Select</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">   //! MUX Control Register</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a72d2a9e04988f197f1c4fd954e4c7f37">  986</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t muxcr =</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga23ea598b890c708e1748b52475f92f50">CMP_MUXCR_PSEL</a>(0)| <span class="comment">// Plus Input Mux Control</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <a class="code" href="group___c_m_p___register___masks___g_r_o_u_p.html#ga31028e9db6d77502d4561380ce1b12fe">CMP_MUXCR_MSEL</a>(0); <span class="comment">// Minus Input Mux Control</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a623dbef1e41a7681d6a88b5bd3c43270">  991</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#acceafbb5505be4591754a921003de836">  994</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a771992afe81a715f45d828077221397f">  997</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 9;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a5eaddd43cf4485f38856be9ef64a8238"> 1000</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;         <span class="comment">/*   0: CMP1_IN0             = PTC2 (D10)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;         <span class="comment">/*   1: CMP1_IN1             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;         <span class="comment">/*   2: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;         <span class="comment">/*   3: CMP1_IN3             = ADC0_SE23 (A7)                 */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;         <span class="comment">/*   4: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;         <span class="comment">/*   5: CMP1_IN5             = VREF_OUT (A6)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;         <span class="comment">/*   6: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;         <span class="comment">/*   7: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;         <span class="comment">/*   8: CMP1_OUT             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;   };</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#a814959f5fe5d0799bae270d2f28a269c"> 1019</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_cmp1_info.html#a814959f5fe5d0799bae270d2f28a269c">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0004UL);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;   }</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmp1_info.html#af687ec4edad3d198e3f450e7d04f1a47"> 1028</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_cmp1_info.html#af687ec4edad3d198e3f450e7d04f1a47">clearPCRs</a>() {</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x4U);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;   }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;};</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment"> * End group CMP_Group</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"> * @addtogroup CMT_Group CMT, Carrier Modulator Transmitter</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"> * @brief Abstraction for Carrier Modulator Transmitter</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___c_m_t___group.html#gab84c57d2138d4a6285f18ea7f1de85e6"> 1045</a></span>&#160;<span class="preprocessor">#define USBDM_CMT_IS_DEFINED </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment"> * Peripheral information for CMT, Carrier Modulator Transmitter.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html"> 1052</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_cmt_info.html">CmtInfo</a> {</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#a4cdf07abe0352c4732af2aa422885922"> 1055</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_c_m_t___type.html">CMT_Type</a> *cmt   = (<span class="keyword">volatile</span> <a class="code" href="struct_c_m_t___type.html">CMT_Type</a> *)<a class="code" href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html#gad668d4cd050268ebb3c0cd625441a641">CMT_BasePtr</a>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#a478270b334a3f2c4c61f96e1eb9bb731"> 1058</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#a3d3c3547b52ebd458ad567c08a95465c"> 1061</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9511253ca2efb3add3f216b07a2af5f2">SIM_SCGC4_CMT_MASK</a>;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#a8a4b344542c59a4d4d682e9c60e2b1d0"> 1064</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#a68579c9777632f0d130d2df0fa4f425a"> 1067</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#aa619202887b99e2749d032d52293d77c"> 1070</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>};</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;   <span class="comment">// Template:cmt_0</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#a8089b41cda5f80afa29702aaf2b2ce04"> 1075</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 1;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#af68a37935f88b6a21713deb3af061675"> 1078</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;         <span class="comment">/*   0: CMT_IRO              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;   };</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#a2784def10a21903b18effc23f4d7e000"> 1089</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_cmt_info.html#a2784def10a21903b18effc23f4d7e000">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;   }</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_cmt_info.html#af47f46abb572ba91beb89454d8c7d38f"> 1096</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_cmt_info.html#af47f46abb572ba91beb89454d8c7d38f">clearPCRs</a>() {</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;   }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;};</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment"> * End group CMT_Group</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"> * @addtogroup Control_Group CONTROL, Control</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> * @brief Abstraction for Control</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___control___group.html#gad537fc5539cabdaf47cc8fa5e8a444da"> 1110</a></span>&#160;<span class="preprocessor">#define USBDM_CONTROL_IS_DEFINED </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment"> * Peripheral information for CONTROL, Control.</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_control_info.html"> 1117</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_control_info.html">ControlInfo</a> {</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_control_info.html#a4f8e8f8a44ff1450d6f95b140be0bc3c"> 1120</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_control_info.html#a83cfb0a7e0ec0876465748f4c3b9cde1"> 1123</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 10;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_control_info.html#a55ab523bdd09e57904c52cac6ddbbeda"> 1126</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;         <span class="comment">/*   0: RESET_b              = RESET_b (RESET_b)              */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;         <span class="comment">/*   1: JTAG_TCLK            = PTA0 (SWD_CLK)                 */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  0,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(7)|defaultPcrValue  },</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;         <span class="comment">/*   2: SWD_CLK              = PTA0 (SWD_CLK)                 */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  0,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(7)|defaultPcrValue  },</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;         <span class="comment">/*   3: JTAG_TDI             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;         <span class="comment">/*   4: JTAG_TDO             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;         <span class="comment">/*   5: TRACE_SWO            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;         <span class="comment">/*   6: JTAG_TMS             = PTA3 (SWD_DIO)                 */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  3,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(7)|defaultPcrValue  },</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;         <span class="comment">/*   7: SWD_DIO              = PTA3 (SWD_DIO)                 */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  3,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(7)|defaultPcrValue  },</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;         <span class="comment">/*   8: NMI_b                = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;         <span class="comment">/*   9: JTAG_TRST_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;   };</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_control_info.html#a1f45ec2c361c7962e27acc6105bf234f"> 1146</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_control_info.html#a1f45ec2c361c7962e27acc6105bf234f">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(7)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0009UL);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;   }</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_control_info.html#a267b3ae0285047d663aa058cc35466e5"> 1155</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_control_info.html#a267b3ae0285047d663aa058cc35466e5">clearPCRs</a>() {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x9U);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;   }</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;};</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"> * End group Control_Group</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> * @addtogroup CRC_TODO_Group CRC, (Incomplete)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"> * @brief Abstraction for (Incomplete)</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___c_r_c___t_o_d_o___group.html#ga6e592ee9f054635737ccfeb39bd8f288"> 1172</a></span>&#160;<span class="preprocessor">#define USBDM_CRC0_IS_DEFINED </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment"> * Peripheral information for CRC, (Incomplete).</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_crc0_info.html"> 1179</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_crc0_info.html">Crc0Info</a> {</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_crc0_info.html#adce0f55faa42de4398a3dbfc02d82af7"> 1182</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_c_r_c___type.html">CRC_Type</a> *crc   = (<span class="keyword">volatile</span> <a class="code" href="struct_c_r_c___type.html">CRC_Type</a> *)<a class="code" href="group___c_r_c___peripheral__access__layer___g_r_o_u_p.html#ga972b741093eef8dc30e2c3a3bf2efbc7">CRC0_BasePtr</a>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_crc0_info.html#ab0c73ebac969650a16fde796b1f29a89"> 1185</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga86c274c19f77641dda714eb0cd3fb82f">SIM_SCGC6_CRC_MASK</a>;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_crc0_info.html#ab3330d3feda0410659b400bdae0e23de"> 1188</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_crc0_info.html#a6375474c08d26770eea82405a97e117c"> 1191</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;};</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"> * End group CRC_TODO_Group</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"> * @addtogroup CONSOLE_Group Console, Console</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"> * @brief Abstraction for Console</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment"> * End group CONSOLE_Group</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"> * @addtogroup DMA_Group DMA, Direct Memory Access (DMA)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment"> * @brief Abstraction for Direct Memory Access (DMA)</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___d_m_a___group.html#ga1a12ead4a63e13679d5431dc046000e9"> 1213</a></span>&#160;<span class="preprocessor">#define USBDM_DMA0_IS_DEFINED </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"> * Peripheral information for DMA, Direct Memory Access (DMA).</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html"> 1220</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_dma0_info.html">Dma0Info</a> {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#af630c8bcbe84ccba8c8c0b53ab1611b1"> 1223</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_d_m_a___type.html">DMA_Type</a> *dma   = (<span class="keyword">volatile</span> <a class="code" href="struct_d_m_a___type.html">DMA_Type</a> *)<a class="code" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html#gac3e4c4102e27bfacdb141c3bdafdc120">DMA0_BasePtr</a>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#adfb40ace7f833d512a5d3b21f7abf79b"> 1226</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac559e129885604991932101719e3b368">SIM_SCGC7_DMA_MASK</a>;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#a3576addabd11f9789e48eb4a66431869"> 1229</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC7));</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#ad79b37c21512fae1a41c043171fa2ff4"> 1232</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 4;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#a5735f0474a8a8d419d98bc41ba902239"> 1235</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>};</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;   <span class="comment">// Template:dma0_4ch</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#a54fece3fc397f991d0954b5eb58d84a8"> 1240</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#ac5f7d8de76a7eb7f487d8a410a732048"> 1243</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;   <span class="comment">// Number of DMA channels implemented</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dma0_info.html#a269c5651db6b670fba4ceba1f4e65a21"> 1246</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> NumChannels = 4;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;};</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> * End group DMA_Group</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment"> * @addtogroup DMAMUX_Group DMAMUX, Direct Memory Access (DMA)</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"> * @brief Abstraction for Direct Memory Access (DMA)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ga2c825d0cd20cc49c9100661d42840c41"> 1259</a></span>&#160;<span class="preprocessor">#define USBDM_DMAMUX0_IS_DEFINED </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment"> * Peripheral information for DMAMUX, Direct Memory Access (DMA).</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"> * DMA channel numbers </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#gaf26d2f5eaed2a157020062606f7527f8"> 1269</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___d_m_a_m_u_x___group.html#gaf26d2f5eaed2a157020062606f7527f8">DmaSlot</a> {</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a42a2d60ce95403ee93dd84abd5be27ec"> 1270</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a42a2d60ce95403ee93dd84abd5be27ec">DmaSlot_Disabled</a>                    = 0,</div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acce1e40c0c8ca8e04fc2992ace708e11"> 1271</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acce1e40c0c8ca8e04fc2992ace708e11">DmaSlot_UART0_Receive</a>               = 2,</div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a001bb1b5211c165dac051ecc042874f9"> 1272</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a001bb1b5211c165dac051ecc042874f9">DmaSlot_UART0_Transmit</a>              = 3,</div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8c0b1391e510fc6bfc6d14dfb9ec14ca"> 1273</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8c0b1391e510fc6bfc6d14dfb9ec14ca">DmaSlot_UART1_Receive</a>               = 4,</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acd8a69403bcb4d007469b6dad9a0dbb2"> 1274</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acd8a69403bcb4d007469b6dad9a0dbb2">DmaSlot_UART1_Transmit</a>              = 5,</div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ad0b42e9e3f692244d094ef7d6629e9ce"> 1275</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ad0b42e9e3f692244d094ef7d6629e9ce">DmaSlot_UART2_Receive</a>               = 6,</div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3bd16f64e3ce46b8a888c5d0f6b0983a"> 1276</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3bd16f64e3ce46b8a888c5d0f6b0983a">DmaSlot_UART2_Transmit</a>              = 7,</div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8afc143494ab2bf97a68ed585a75a91fbe"> 1277</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8afc143494ab2bf97a68ed585a75a91fbe">DmaSlot_I2S0_Receive</a>                = 14,</div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9c205e709aee3480fad2451fd6522e0f"> 1278</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9c205e709aee3480fad2451fd6522e0f">DmaSlot_I2S0_Transmit</a>               = 15,</div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8aca3bedc28a09b81a6b1b1320240b3f7d"> 1279</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8aca3bedc28a09b81a6b1b1320240b3f7d">DmaSlot_SPI0_Receive</a>                = 16,</div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a880877f0953e51e0344e0bf327e45cd0"> 1280</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a880877f0953e51e0344e0bf327e45cd0">DmaSlot_SPI0_Transmit</a>               = 17,</div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a401507f273893385a0271a6a96710262"> 1281</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a401507f273893385a0271a6a96710262">DmaSlot_I2C0</a>                        = 22,</div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8af293d5c49e085a2b8565d7cc76061bcc"> 1282</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8af293d5c49e085a2b8565d7cc76061bcc">DmaSlot_FTM0_Ch_0</a>                   = 24,</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a881552f90c99db7e5d608c985a2bf5e1"> 1283</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a881552f90c99db7e5d608c985a2bf5e1">DmaSlot_FTM0_Ch_1</a>                   = 25,</div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3bcb448277ad3c98b4ad50262b06e301"> 1284</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3bcb448277ad3c98b4ad50262b06e301">DmaSlot_FTM0_Ch_2</a>                   = 26,</div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a286363a55f60f1c21af2847d9e24fde7"> 1285</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a286363a55f60f1c21af2847d9e24fde7">DmaSlot_FTM0_Ch_3</a>                   = 27,</div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8adcab0e1326d7d677f8a7943aa590acdd"> 1286</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8adcab0e1326d7d677f8a7943aa590acdd">DmaSlot_FTM0_Ch_4</a>                   = 28,</div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a317306893dfe75a2498d4cd7272f8159"> 1287</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a317306893dfe75a2498d4cd7272f8159">DmaSlot_FTM0_Ch_5</a>                   = 29,</div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ac0897c42989990af716265e501e8e3f8"> 1288</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ac0897c42989990af716265e501e8e3f8">DmaSlot_FTM0_Ch_6</a>                   = 30,</div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a2336246476468f3514e7644e9c84caac"> 1289</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a2336246476468f3514e7644e9c84caac">DmaSlot_FTM0_Ch_7</a>                   = 31,</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a259a97cf582a4be14ccb06441c043888"> 1290</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a259a97cf582a4be14ccb06441c043888">DmaSlot_FTM1_Ch_0</a>                   = 32,</div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3a51a922ae5d8a10ea48ed774c768607"> 1291</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3a51a922ae5d8a10ea48ed774c768607">DmaSlot_FTM1_Ch_1</a>                   = 33,</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ad9e2bfd2ae60c4b605a1353e54aab6d4"> 1292</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ad9e2bfd2ae60c4b605a1353e54aab6d4">DmaSlot_ADC0</a>                        = 40,</div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a89e50cdffc8d970376b92ddfbb56bfee"> 1293</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a89e50cdffc8d970376b92ddfbb56bfee">DmaSlot_CMP0</a>                        = 42,</div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a47ddf21e48e8b722368c124859ad696f"> 1294</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a47ddf21e48e8b722368c124859ad696f">DmaSlot_CMP1</a>                        = 43,</div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acdc8aeab83635cf9c5fae12b9ea2db6e"> 1295</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acdc8aeab83635cf9c5fae12b9ea2db6e">DmaSlot_CMT</a>                         = 47,</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ae83d9abd43305633b1481fb078f39cb9"> 1296</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ae83d9abd43305633b1481fb078f39cb9">DmaSlot_PDB</a>                         = 48,</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8dc48734e05ee00cfa6040d6a0ffd2e6"> 1297</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8dc48734e05ee00cfa6040d6a0ffd2e6">DmaSlot_PortA</a>                       = 49,</div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a7089b7612b654a9f98386b4f87ca524e"> 1298</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a7089b7612b654a9f98386b4f87ca524e">DmaSlot_PortB</a>                       = 50,</div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9794c5c5eee57d6ac5210248fd68b654"> 1299</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9794c5c5eee57d6ac5210248fd68b654">DmaSlot_PortC</a>                       = 51,</div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a2d95ba6879df069421c8a1f071aa21a1"> 1300</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a2d95ba6879df069421c8a1f071aa21a1">DmaSlot_PortD</a>                       = 52,</div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acfeab8711f6c875913502e648282aac3"> 1301</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acfeab8711f6c875913502e648282aac3">DmaSlot_PortE</a>                       = 53,</div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8abb48a95c764dfefa9a1f3ac9e70a2903"> 1302</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8abb48a95c764dfefa9a1f3ac9e70a2903">DmaSlot_AlwaysEnabled0</a>              = 54,</div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a25283dd57f58ce103f99169858424597"> 1303</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a25283dd57f58ce103f99169858424597">DmaSlot_AlwaysEnabled1</a>              = 55,</div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8c5652cae73e7e05398ba7b4bdda7b8e"> 1304</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8c5652cae73e7e05398ba7b4bdda7b8e">DmaSlot_AlwaysEnabled2</a>              = 56,</div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a23b7019858f5ee1d3bc7e38adf211060"> 1305</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a23b7019858f5ee1d3bc7e38adf211060">DmaSlot_AlwaysEnabled3</a>              = 57,</div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8accf916b11f4b03dc6a2d767b524b2705"> 1306</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8accf916b11f4b03dc6a2d767b524b2705">DmaSlot_AlwaysEnabled4</a>              = 48,</div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a6e900695a6742d8ed479ee444dfc4a12"> 1307</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a6e900695a6742d8ed479ee444dfc4a12">DmaSlot_AlwaysEnabled5</a>              = 59,</div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9f38141e69db6ba9e09c7783ccf0b124"> 1308</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9f38141e69db6ba9e09c7783ccf0b124">DmaSlot_AlwaysEnabled6</a>              = 60,</div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a0fb4ac9ec08c8ba262bdc611b3e07fc1"> 1309</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a0fb4ac9ec08c8ba262bdc611b3e07fc1">DmaSlot_AlwaysEnabled7</a>              = 61,</div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a5e407a64e4cb493fa4b65f69743c2197"> 1310</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a5e407a64e4cb493fa4b65f69743c2197">DmaSlot_AlwaysEnabled8</a>              = 62,</div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a28a224543638b92a86e4e40fa15f6cb7"> 1311</a></span>&#160;   <a class="code" href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a28a224543638b92a86e4e40fa15f6cb7">DmaSlot_AlwaysEnabled9</a>              = 63,</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;};</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html"> 1314</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_dmamux0_info.html">Dmamux0Info</a> {</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#ae2fc91869b697b9d2b6bc6bc328724a7"> 1317</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a> *dmamux   = (<span class="keyword">volatile</span> <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a> *)<a class="code" href="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p.html#gadeb8e1897c83b7925993f90cd9d5b0e3">DMAMUX0_BasePtr</a>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#a56e0a8be9f46737c0909965fd34e9478"> 1320</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1aec9f7358829c265b833a933a85d752">SIM_SCGC6_DMAMUX0_MASK</a>;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#aa2c7a8737b9ae41459eb27816fab47e6"> 1323</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#a41f0ac4207c4e26096fb3a713b6b1676"> 1326</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;   <span class="comment">// Template:dmamux0_4ch_trig_mk20d5</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;   <span class="comment">// Number of DMA channels implemented</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#afb6f58368f0e3b6d25f2170aa3b96ea9"> 1331</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> NumChannels = 4;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#a4e71f770df4534a05146ff29f88181f9"> 1333</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t chcfg0_source = <a class="code" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga26ed125b670223f11ea326335729bb9b">DMAMUX_CHCFG_SOURCE</a>(0);</div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#a7f6d019d588a29a6db337afa980b05e0"> 1334</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t chcfg1_source = <a class="code" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga26ed125b670223f11ea326335729bb9b">DMAMUX_CHCFG_SOURCE</a>(0);</div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#ad17f468816a1c56b99a7148333de038b"> 1335</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t chcfg2_source = <a class="code" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga26ed125b670223f11ea326335729bb9b">DMAMUX_CHCFG_SOURCE</a>(0);</div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_dmamux0_info.html#a7950825b35595af60fb612122e576a93"> 1336</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t chcfg3_source = <a class="code" href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga26ed125b670223f11ea326335729bb9b">DMAMUX_CHCFG_SOURCE</a>(0);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;};</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment"> * End group DMAMUX_Group</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"> * @addtogroup EWM_Group EWM, External Watchdog Monitor</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"> * @brief Abstraction for External Watchdog Monitor</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___e_w_m___group.html#ga594700ca09ca8b1222c581e673df1d92"> 1348</a></span>&#160;<span class="preprocessor">#define USBDM_EWM_IS_DEFINED </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"> * Peripheral information for EWM, External Watchdog Monitor.</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html"> 1355</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ewm_info.html">EwmInfo</a> {</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#adeea002fd215d68d9c846383522b58a3"> 1358</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_e_w_m___type.html">EWM_Type</a> *ewm   = (<span class="keyword">volatile</span> <a class="code" href="struct_e_w_m___type.html">EWM_Type</a> *)<a class="code" href="group___e_w_m___peripheral__access__layer___g_r_o_u_p.html#gafe607ad46ef91535a4ade2e074d899ff">EWM_BasePtr</a>;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#aecb413c9817a23b4c676e7f39061829a"> 1361</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#afd7fe1e7d52a2ee7387ef7467fdbcb2b"> 1364</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga374818f52beee72a9bafcb9efd573dbb">SIM_SCGC4_EWM_MASK</a>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#aece268ce42be6995bcd46ab08f6aba6e"> 1367</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#a271c4cda3a495f2d2b889d5a78f472a1"> 1370</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;   <span class="comment">// Template:ewm_2</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#ade67a4cc5c425406688d15c1de34d4c4"> 1375</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 2;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#a7067a1d8a13e75ac6e140d868a9b9095"> 1378</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;         <span class="comment">/*   0: EWM_IN               = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;         <span class="comment">/*   1: EWM_OUT_b            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;   };</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#a3dd3b633a4e9d5daf33f01b2bf7a6817"> 1390</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ewm_info.html#a3dd3b633a4e9d5daf33f01b2bf7a6817">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;   }</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ewm_info.html#a3939d1b3954f299f1d220ecd6cac6503"> 1397</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ewm_info.html#a3939d1b3954f299f1d220ecd6cac6503">clearPCRs</a>() {</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;   }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;};</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment"> * End group EWM_Group</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment"> * @addtogroup FTFL_Group FTFL, Flash Memory Module</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment"> * @brief Abstraction for Flash Memory Module</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___f_t_f_l___group.html#gad6d18a7f168dbb52c8fb41ada1c0f330"> 1411</a></span>&#160;<span class="preprocessor">#define USBDM_FTFL_IS_DEFINED </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment"> * Peripheral information for FTFL, Flash Memory Module.</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html"> 1418</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html">FtflInfo</a> {</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a82a5849c8b94d80f6c475e0a985156fa"> 1421</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_f_t_f_l___type.html">FTFL_Type</a> *ftfl   = (<span class="keyword">volatile</span> <a class="code" href="struct_f_t_f_l___type.html">FTFL_Type</a> *)<a class="code" href="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p.html#ga992508c27fc8b3938ff01e36e90e62fb">FTFL_BasePtr</a>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#ab8913920e79d4134e4156eb6e822f3c2"> 1424</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga24fa87943affabcffbb223ae36f5ebb9">SIM_SCGC6_FTFL_MASK</a>;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#af02d9f595087f8831e04b0d7d3f02e77"> 1427</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a8bc5362ffd60290adc5fc59a93c9fdfc"> 1430</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;   <span class="comment">// Template:ftfl_32k_flexrom</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;   <span class="comment">// Sector size for program flash (minimum erase element)</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#aa117710e0fcecdcaf3cfca2f5586efc4"> 1435</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> programFlashSectorSize = 1024;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;   <span class="comment">// Phrase size for program flash (minimum programming element)</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#ad3e946013c2ea45ad1029f40be90f908"> 1438</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> programFlashPhraseSize = 4;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;   <span class="comment">// Sector size for data flash (minimum erase element)</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#ade4f04b0080075d6770b740216989ff7"> 1441</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> dataFlashSectorSize = 1024;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;   <span class="comment">// Phrase size for data flash (minimum programming element)</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a1150cd75a5e0a0412297afccaf2b90ee"> 1444</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">unsigned</span> dataFlashPhraseSize = 4;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html"> 1446</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html">EepromSizes</a> {</div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html#acfea08965195382d27a433478aaebad1"> 1447</a></span>&#160;      <span class="keyword">const</span> uint16_t <a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html#acfea08965195382d27a433478aaebad1">size</a>;    <span class="comment">// EEPROM size</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html#af431014e12a36a5b9a759c8a8d5b0481"> 1448</a></span>&#160;      <span class="keyword">const</span> uint8_t  <a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html#af431014e12a36a5b9a759c8a8d5b0481">value</a>;   <span class="comment">// Value to select size</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;   };</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">   /** EEPROM Data Set Size Field */</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a9860c111a33cd602a1c2c100ff4b94f8"> 1452</a></span>&#160;   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html">EepromSizes</a> eepromSizes[] = {</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;         <span class="comment">// Size  Value</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;         {  32,   0x09, },</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;         {  64,   0x08, },</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;         {  128,  0x07, },</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;         {  256,  0x06, },</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;         {  512,  0x05, },</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;         {  1024, 0x04, },</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;         {  2048, 0x03, },</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;   };</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html"> 1463</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html">PartitionInformation</a> {</div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a3e745319ea956ef63918aac521f021ba"> 1464</a></span>&#160;      <span class="keyword">const</span> uint32_t <a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a3e745319ea956ef63918aac521f021ba">flashSize</a>;     <span class="comment">//! Remaining data flash</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a9f5ad50b545c3f828bf7fd60924f7508"> 1465</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint32_t <a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a9f5ad50b545c3f828bf7fd60924f7508">eeepromSize</a>;   <span class="comment">//! Flash allocated to EEPROM backing store</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a558c5ab91a3d3a5aabcf6db60852f2a3"> 1466</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> uint8_t  <a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a558c5ab91a3d3a5aabcf6db60852f2a3">value</a>;         <span class="comment">//! Partition value</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"></span>   };</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">   /** Flash partition information */</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a4c1c5f5e139f76ef0de50c77d2cd37db"> 1470</a></span>&#160;   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html">PartitionInformation</a> partitionInformation[] {</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;         <span class="comment">// Flash   Backing   Value</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;         { 32*1024, 0*1024 ,  0xFF},</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;         { 24*1024, 8*1024 ,  0x01},</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;         { 16*1024, 16*1024,  0x0A},</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;         { 8*1024,  24*1024,  0x09},</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;         { 0*1024,  32*1024,  0x08},</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;   };</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">   /** Selects EEPROM size */</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62"> 1480</a></span>&#160;   <span class="keyword">enum</span> <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62">EepromSel</a> {</div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62ae40e87a97d8ca9c1b1c5a80325ff161e"> 1481</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62ae40e87a97d8ca9c1b1c5a80325ff161e">eeprom32Bytes</a>,</div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62acfe3ababc213a34bddcbe55e43df4d22"> 1482</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62acfe3ababc213a34bddcbe55e43df4d22">eeprom64Bytes</a>,</div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62add9b1202613812f4e1cd20b52e57635b"> 1483</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62add9b1202613812f4e1cd20b52e57635b">eeprom128Bytes</a>,</div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62af0caf8dca198f19a7c7b4000ed3408ac"> 1484</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62af0caf8dca198f19a7c7b4000ed3408ac">eeprom256Bytes</a>,</div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a0b99441298ac53486eac8bb6753eaafa"> 1485</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a0b99441298ac53486eac8bb6753eaafa">eeprom512Bytes</a>,</div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a0c53fd19fd0803c8a20bfd1028fa9cb8"> 1486</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a0c53fd19fd0803c8a20bfd1028fa9cb8">eeprom1KBytes</a>,</div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a1599abab874773ca0ffa3c902bb7fde1"> 1487</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a1599abab874773ca0ffa3c902bb7fde1">eeprom2KBytes</a>,</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;   };</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">   /** Selects division of FlexNVM between flash and EEPROM backing storage */</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191b"> 1491</a></span>&#160;   <span class="keyword">enum</span> <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191b">PartitionSel</a> {</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bad0ec346fcf87d4471052b0448255eb24"> 1492</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bad0ec346fcf87d4471052b0448255eb24">partition_flash32K_eeprom0K</a>,</div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191ba9cd840269f50610d646871e3ff83af20"> 1493</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191ba9cd840269f50610d646871e3ff83af20">partition_flash24K_eeprom8K</a>,</div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bafbd684b0913023e98c00ae97c074af37"> 1494</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bafbd684b0913023e98c00ae97c074af37">partition_flash16K_eeprom16K</a>,</div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bab72886cd1beaf4c8ef44e60543f3b5c3"> 1495</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bab72886cd1beaf4c8ef44e60543f3b5c3">partition_flash8K_eeprom24K</a>,</div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191baed2a93d65dd972ac4db42122088a79fc"> 1496</a></span>&#160;      <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191baed2a93d65dd972ac4db42122088a79fc">partition_flash0K_eeprom32K</a>,</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;   </div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;      <span class="comment">// All EEPROM</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191ba6d4e2ad8915c11b9edcd044b9ed2bafb"> 1499</a></span>&#160;      partition_flash0K_eeprom_all = partition_flash0K_eeprom32K,</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;   };</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">    * Selects division of the EEPROM</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">    * Not supported on this device</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7cc495be4fed6fc5502a69757abe007c"> 1506</a></span>&#160;   <span class="keyword">enum</span> <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7cc495be4fed6fc5502a69757abe007c">PartitionSplit</a> {</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;      <span class="comment">// Not supported</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7cc495be4fed6fc5502a69757abe007cae85a4b6af2279f0302722867ac68ca47"> 1508</a></span>&#160;      partition_disabled=0x30,</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;   };</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">   //! FlexNVM - EEPROM size</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a0d7c219b8171f0bcd5f771c17c02e917"> 1512</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62">EepromSel</a> eepromSel = eeprom2KBytes;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">   //! FlexNVM - Flash EEPROM partition</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a516326ddb32564cd35065c8f2cddb310"> 1515</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191b">PartitionSel</a> partitionSel = partition_flash0K_eeprom32K;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">   //! FlexNVM - EEPROM partition - not available</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftfl_info.html#a190409df4fbb17c99060c103914cf465"> 1518</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="class_u_s_b_d_m_1_1_ftfl_info.html#a7cc495be4fed6fc5502a69757abe007c">PartitionSplit</a> partitionSplit = partition_disabled;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;};</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment"> * End group FTFL_Group</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"> * @addtogroup FTM_Group FTM, Shared Resources</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"> * @brief Abstraction for Shared Resources</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga30d3e488c06f85fc421a9c956762b186"> 1531</a></span>&#160;<span class="preprocessor">#define USBDM_FTM_IS_DEFINED </span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment"> * Peripheral information for FTM, Shared Resources.</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm_info.html"> 1538</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ftm_info.html">FtmInfo</a> {</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm_info.html#a8a2e77b7c3914123f7b9f919bbea1049"> 1541</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm_info.html#ad926a5c43d2543e1d8453ef2aec5c13f"> 1544</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 2;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm_info.html#a7edae8f6ecc928962bb5a21c763f2485"> 1547</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;         <span class="comment">/*   0: FTM_CLKIN0           = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;         <span class="comment">/*   1: FTM_CLKIN1           = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;   };</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm_info.html#a8dddc84118ce2056cd079387b936e84b"> 1559</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm_info.html#a8dddc84118ce2056cd079387b936e84b">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;   }</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm_info.html#a2be515650246b17b421063a12a152baf"> 1566</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm_info.html#a2be515650246b17b421063a12a152baf">clearPCRs</a>() {</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;   }</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;};</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#gac5e853da38dfc9dc99a93a91b22c55e9"> 1571</a></span>&#160;<span class="preprocessor">#define USBDM_FTM0_IS_DEFINED </span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment"> * Peripheral information for FTM, PWM, Input capture and Output compare.</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html"> 1578</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ftm0_info.html">Ftm0Info</a> {</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#adb074ff4d37ba053be743603c3c8b51f"> 1581</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_f_t_m___type.html">FTM_Type</a> *ftm   = (<span class="keyword">volatile</span> <a class="code" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="code" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gab3681888f65da1375f0d93d0e79ec8bf">FTM0_BasePtr</a>;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a167789b7614bfa3f0e267344879c82a4"> 1584</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a0d43e2b3fc179f17b7c269bffb699017"> 1587</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga391c6879fab4bb2359b717ab898344f9">SIM_SCGC6_FTM0_MASK</a>;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#ada6b391abf4292662463235ffdf64a5b"> 1590</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#acc4c54105bc3fd83a436e2d991e7f278"> 1593</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#af1d599212b7f3bcd8a97fb7a33159670"> 1596</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>};</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;   <span class="comment">// Template:ftm0_8ch</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">   //! Timer external input frequency </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#af2ce388ac6f343373e9d3ed95f3fca84"> 1601</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t ftmExternalClock =  0;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">   //! Default Timer Period</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#ae3779c67adeaf096fd648b1e4ff2316b"> 1604</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t mod = <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga80e3c2799c6f4480a6b8c983783ee052">FTM_MOD_MOD</a>(10000);</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">   //! Default value for SC register</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a288ffda472744bc5ffc639a4d7107b71"> 1607</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sc  = </div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5215fcd780a2699aca2587695aa7d038">FTM_SC_CPWMS</a>(0)| <span class="comment">// Centre-Aligned PWM Select</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(1)|  <span class="comment">// Clock Mode Selection</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab8e6d826825f08865adeca4382c52136">FTM_SC_TOIE</a>(0)|  <span class="comment">// Timer Overflow Interrupt Enable</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga065038b692ab15f728ec344376d66c5b">FTM_SC_PS</a>(0);    <span class="comment">// Prescale Factor Selection </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">   //! Default value for EXTTRIG) register</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a4c3fab8445118f2dba79c9f2b18cab65"> 1614</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t exttrig  = </div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;       0|                              <span class="comment">// External Trigger Enable</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6c3513d49a0b33891d6a2109e3e25c99">FTM_EXTTRIG_INITTRIGEN</a>(0);    <span class="comment">// Initialization Trigger Enable </span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a173945f268ba4093f43a1cc07dba1a2b"> 1619</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a3ab8652ea67aef1839ae7c631b4b1c0d"> 1622</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a976b68a3b9d4b7b33aa95f28f7efa3d7"> 1624</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t minimumResolution=100;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">    * Get input clock frequency</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">    * @return Input clock frequency as an uint32_t in Hz</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a519d99ba8a65a0a312db64d42521519f"> 1631</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_ftm0_info.html#a519d99ba8a65a0a312db64d42521519f">getInputClockFrequency</a>() {</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;   </div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;      <span class="keywordflow">switch</span>(ftm-&gt;SC&amp;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3">FTM_SC_CLKS_MASK</a>) {</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(0): <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(1): <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">SystemBusClock</a>;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(2): <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a7d686c02cb75e7e069e642abe800ecb5">SystemMcgffClock</a>;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(3): <span class="keywordflow">return</span> ftmExternalClock;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      }</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;   }</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">    * Get clock frequency</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">    * @return Frequency as a float in Hz</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a4c6844e7f7627d890f0edace43491fcf"> 1647</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">float</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_info.html#a4c6844e7f7627d890f0edace43491fcf">getClockFrequencyF</a>() {</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;   </div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;      <span class="keywordtype">float</span> freq = getInputClockFrequency();</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;      <span class="keywordflow">return</span> freq/(1&lt;&lt;((ftm-&gt;SC&amp;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d12f2131f28899f9d18b8e7fe12349f">FTM_SC_PS_MASK</a>)&gt;&gt;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6">FTM_SC_PS_SHIFT</a>));</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;   }</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">    * Get clock frequency</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">    * @return Frequency as a uint32_t in Hz (may underflow)</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#ac404eba9accf9a23f7cb546f2e0a9291"> 1658</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_ftm0_info.html#ac404eba9accf9a23f7cb546f2e0a9291">getClockFrequency</a>() {</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;   </div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;      uint32_t freq = getInputClockFrequency();</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      <span class="keywordflow">return</span> freq/(1&lt;&lt;((ftm-&gt;SC&amp;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d12f2131f28899f9d18b8e7fe12349f">FTM_SC_PS_MASK</a>)&gt;&gt;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6">FTM_SC_PS_SHIFT</a>));</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;   }</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#a3a8788a1f29a12f60ae4ca088c2a1197"> 1665</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 8;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#af62cd3d3c7df1480e7e2f49bdd2726fd"> 1668</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;         <span class="comment">/*   0: FTM0_CH0             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;         <span class="comment">/*   1: FTM0_CH1             = PTA4 (D21)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  4,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|defaultPcrValue  },</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;         <span class="comment">/*   2: FTM0_CH2             = PTC3 (D6/LED_RED)              */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  3,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(4)|defaultPcrValue  },</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;         <span class="comment">/*   3: FTM0_CH3             = PTC4 (D7)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  4,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(4)|defaultPcrValue  },</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;         <span class="comment">/*   4: FTM0_CH4             = PTD4 (D3/LED_GREEN)            */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60">GPIOD_BasePtr</a>,  4,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(4)|defaultPcrValue  },</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;         <span class="comment">/*   5: FTM0_CH5             = PTD5 (A3)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60">GPIOD_BasePtr</a>,  5,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(4)|defaultPcrValue  },</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;         <span class="comment">/*   6: FTM0_CH6             = PTA1 (D5)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  1,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|defaultPcrValue  },</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;         <span class="comment">/*   7: FTM0_CH7             = PTA2 (D9/LED_BLUE)             */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|defaultPcrValue  },</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;   };</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#ab3f569550cf13b178fa0e6bc00c5e023"> 1686</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_info.html#ab3f569550cf13b178fa0e6bc00c5e023">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>);</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0016UL);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(4)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0018UL);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(4)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0030UL);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;   }</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info.html#af6e5758d5b8e3ca05758d4cf79df97aa"> 1697</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_info.html#af6e5758d5b8e3ca05758d4cf79df97aa">clearPCRs</a>() {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x16U);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x18U);</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x30U);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;   }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html"> 1705</a></span>&#160;   <span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html">InfoFAULT</a> {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;   <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">      //! Number of signals available in info table</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#a861aaeb178418320727bd8233c900e01"> 1708</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 4;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">      //! Information for each signal of peripheral</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#aa44849800868f8711ca3b20f14bdf448"> 1711</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;   </div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;            <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;            <span class="comment">/*   0: FTM0_FLT0            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;            <span class="comment">/*   1: FTM0_FLT1            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;            <span class="comment">/*   2: FTM0_FLT2            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;            <span class="comment">/*   3: FTM0_FLT3            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;      };</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">       * Initialise pins used by peripheral</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">       * </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">       * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#af217d74c4966088ca4616cfe2ba38c95"> 1725</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#af217d74c4966088ca4616cfe2ba38c95">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;         (void)pcrValue;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;      }</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">       * Resets pins used by peripheral</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#aceca924250fdd3e69249705fde864523"> 1732</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#aceca924250fdd3e69249705fde864523">clearPCRs</a>() {</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      }</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;   }; </div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;};</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga67a10f6ae359dc252ddd2efbec65e9ec"> 1739</a></span>&#160;<span class="preprocessor">#define USBDM_FTM1_IS_DEFINED </span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment"> * Peripheral information for FTM, PWM, Input capture and Output compare.</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html"> 1746</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ftm1_info.html">Ftm1Info</a> {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a2996f8d93401d0dbc9ed053cf212d14b"> 1749</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_f_t_m___type.html">FTM_Type</a> *ftm   = (<span class="keyword">volatile</span> <a class="code" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="code" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gae7e2ca43711c2cae22ddddb5c54b6c1e">FTM1_BasePtr</a>;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#ae5553aef1a6d4632bf87e1c0108687cd"> 1752</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#af1805f051a14fe95c692407bd4e6c1ef"> 1755</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gacd8912282b78e6b939981ce4c313065f">SIM_SCGC6_FTM1_MASK</a>;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a74fdd541d3da244b4b55d94a0e951f5f"> 1758</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a2c7b69994e2e821ca0e8d5b2640ec1d0"> 1761</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#aeaed6f1e4f0e2e5d9af1210e5f1a17aa"> 1764</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>};</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;   <span class="comment">// Template:ftm1_2ch</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">   //! Timer external input frequency </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a28daba63224057d2755256bdd485fae2"> 1769</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t ftmExternalClock =  0;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">   //! Default Timer Period</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a4b4dda61a3c8d6b5e87baf495ee20a3d"> 1772</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t mod = <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga80e3c2799c6f4480a6b8c983783ee052">FTM_MOD_MOD</a>(10000);</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">   //! Default value for SC register</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#ab5cb9370f09d1176b6177efd6218e1d0"> 1775</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t sc  = </div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5215fcd780a2699aca2587695aa7d038">FTM_SC_CPWMS</a>(0)| <span class="comment">// Centre-Aligned PWM Select</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(1)|  <span class="comment">// Clock Mode Selection</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#gab8e6d826825f08865adeca4382c52136">FTM_SC_TOIE</a>(0)|  <span class="comment">// Timer Overflow Interrupt Enable</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga065038b692ab15f728ec344376d66c5b">FTM_SC_PS</a>(0);    <span class="comment">// Prescale Factor Selection </span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">   //! Default value for EXTTRIG) register</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a8f4be1c767531af5b48e00c35b4b4d69"> 1782</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t exttrig  = </div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;       0|                              <span class="comment">// External Trigger Enable</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;       <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6c3513d49a0b33891d6a2109e3e25c99">FTM_EXTTRIG_INITTRIGEN</a>(0);    <span class="comment">// Initialization Trigger Enable </span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a8ec11f26bb6befd304c8b43585a79e4f"> 1787</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#ac2a25f55c01583cbe0984c5a8342c30a"> 1790</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a9f27ac62aaac57ff7320f334974ec046"> 1792</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t minimumResolution=100;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">    * Get input clock frequency</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">    * @return Input clock frequency as an uint32_t in Hz</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a43e85309e8f3a663c45db949d967a5e8"> 1799</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info.html#a43e85309e8f3a663c45db949d967a5e8">getInputClockFrequency</a>() {</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;   </div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;      <span class="keywordflow">switch</span>(ftm-&gt;SC&amp;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3">FTM_SC_CLKS_MASK</a>) {</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(0): <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(1): <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">SystemBusClock</a>;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(2): <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a7d686c02cb75e7e069e642abe800ecb5">SystemMcgffClock</a>;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a>(3): <span class="keywordflow">return</span> ftmExternalClock;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;      }</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;   }</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">    * Get clock frequency</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">    * @return Frequency as a float in Hz</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a092d3b9c1e40ef1397fa228d2cfa6ce9"> 1815</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">float</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info.html#a092d3b9c1e40ef1397fa228d2cfa6ce9">getClockFrequencyF</a>() {</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;   </div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;      <span class="keywordtype">float</span> freq = getInputClockFrequency();</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;      <span class="keywordflow">return</span> freq/(1&lt;&lt;((ftm-&gt;SC&amp;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d12f2131f28899f9d18b8e7fe12349f">FTM_SC_PS_MASK</a>)&gt;&gt;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6">FTM_SC_PS_SHIFT</a>));</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;   }</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">    * Get clock frequency</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">    * @return Frequency as a uint32_t in Hz (may underflow)</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a29fb26696e419f8d30fd72272de8074b"> 1826</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info.html#a29fb26696e419f8d30fd72272de8074b">getClockFrequency</a>() {</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;   </div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;      uint32_t freq = getInputClockFrequency();</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;      <span class="keywordflow">return</span> freq/(1&lt;&lt;((ftm-&gt;SC&amp;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d12f2131f28899f9d18b8e7fe12349f">FTM_SC_PS_MASK</a>)&gt;&gt;<a class="code" href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6">FTM_SC_PS_SHIFT</a>));</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;   }</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#a4acae8e75766f8e15b3fcc8e878351b2"> 1833</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 2;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#aace7e582d5df972382babf5dfb609cff"> 1836</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;         <span class="comment">/*   0: FTM1_CH0             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;         <span class="comment">/*   1: FTM1_CH1             = PTA13 (D24)                    */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>,  13,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|defaultPcrValue  },</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;   };</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#aef9ab4a6d07a3fd20178dc5c5e0a3164"> 1848</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info.html#aef9ab4a6d07a3fd20178dc5c5e0a3164">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>);</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x2000UL);</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;   }</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info.html#abec81c25127cceb27c2442da01321d32"> 1857</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info.html#abec81c25127cceb27c2442da01321d32">clearPCRs</a>() {</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">PORTA_CLOCK_MASK</a>);</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x2000U);</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;   }</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html"> 1863</a></span>&#160;   <span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html">InfoFAULT</a> {</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;   <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">      //! Number of signals available in info table</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a109d2ce949b992637a7aaefdb52e8b91"> 1866</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 1;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment">      //! Information for each signal of peripheral</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a3deae487bfbf7d39f3c1a36534b0674b"> 1869</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;   </div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;            <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;            <span class="comment">/*   0: FTM1_FLT0            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;      };</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">       * Initialise pins used by peripheral</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">       * </span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">       * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a436d3aaff54b54711d9e4d322c000608"> 1880</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a436d3aaff54b54711d9e4d322c000608">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;         (void)pcrValue;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;      }</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">       * Resets pins used by peripheral</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a1cc8d04190476e3ecdb80612db41b3be"> 1887</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a1cc8d04190476e3ecdb80612db41b3be">clearPCRs</a>() {</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;      }</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;   }; </div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html"> 1892</a></span>&#160;   <span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html">InfoQUAD</a> {</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;   <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">      //! Number of signals available in info table</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#aa0def7b3ee8f1798157e6c02b3c4c507"> 1895</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 2;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">      //! Information for each signal of peripheral</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#a502f1863db54ccb7aeee9ba5a5b5072f"> 1898</a></span>&#160;<span class="comment"></span>      <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;   </div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;            <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;            <span class="comment">/*   0: FTM1_QD_PHA          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;            <span class="comment">/*   1: FTM1_QD_PHB          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;      };</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">       * Initialise pins used by peripheral</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">       * </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">       * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#a43e9bcbaa67c1374263d54639bdc19d3"> 1910</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#a43e9bcbaa67c1374263d54639bdc19d3">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;         (void)pcrValue;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      }</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">      /**</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">       * Resets pins used by peripheral</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">       */</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#aaa1ece5ff11d5134a3c5de685c7e4d0e"> 1917</a></span>&#160;      <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#aaa1ece5ff11d5134a3c5de685c7e4d0e">clearPCRs</a>() {</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      }</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;   }; </div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;};</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"> * End group FTM_Group</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment"> * @addtogroup GPIO_Group GPIO, Digital Input/Output</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment"> * @brief Abstraction for Digital Input/Output</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___g_p_i_o___group.html#ga80dab25cb7af6506f5c729ea6ca379de"> 1933</a></span>&#160;<span class="preprocessor">#define USBDM_GPIOA_IS_DEFINED </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment"> * Peripheral information for GPIO, Digital Input/Output.</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html"> 1940</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_gpio_a_info.html">GpioAInfo</a> {</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">   //! PORT Hardware base pointer</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#a10a39615b9f23c4c7735075830fb63c2"> 1943</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pcrAddress   = <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a>;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">   //! GPIO Hardware base pointer</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#a8e4e5091e1495c408ea43cfea9d2a02b"> 1946</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t gpioAddress   = <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a>;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">   //! Value for PCR (including MUX value)</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#a92af8ce5dbca2e70e0553867af5de403"> 1949</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = GPIO_DEFAULT_PCR;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#a50091dc17d2958b7541a9549dc39cb1f"> 1952</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9c4853233394870202cccd7844fc8a56">SIM_SCGC5_PORTA_MASK</a>;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#a98dc15f244b94261432ee1d78de839f1"> 1955</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockReg  = <a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5);</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#acca22d15426c554822f5760f1b295c36"> 1958</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#a244014ebcb767c7b1010f84dffe3ef20"> 1961</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>};</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;   <span class="comment">// Template:gpioa_0x400ff000</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#ac25fbdf5548ef10f858a7645c4903536"> 1966</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_a_info.html#aa3bd24b0799089af3ab96d741018f929"> 1969</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;};</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___g_p_i_o___group.html#gabd61c4fd7b9adab35583b7b9e6600f8a"> 1973</a></span>&#160;<span class="preprocessor">#define USBDM_GPIOB_IS_DEFINED </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"> * Peripheral information for GPIO, Digital Input/Output.</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html"> 1980</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_gpio_b_info.html">GpioBInfo</a> {</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">   //! PORT Hardware base pointer</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#a0eb6e56f78988047d4570e02119d88bf"> 1983</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pcrAddress   = <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">   //! GPIO Hardware base pointer</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#a1e468be575fb62f3da1c1a2248928b5f"> 1986</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t gpioAddress   = <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">   //! Value for PCR (including MUX value)</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#aba714f846def2c4f115d922a8e0918fa"> 1989</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = GPIO_DEFAULT_PCR;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#a87efafc618c3c5c02db9a5f0a580818b"> 1992</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5509cf72c7508dd77f0a1a9e631943e8">SIM_SCGC5_PORTB_MASK</a>;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#a90f14e2c1a685005b889977fd6e0efd2"> 1995</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockReg  = <a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#abd2089bcca7d6f6e2c64a2fc3788a637"> 1998</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#af8920214a6d55c6ccf1704d50db4ec0c"> 2001</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>};</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;   <span class="comment">// Template:gpioa_0x400ff000</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#a88706929a50b6145e44f6754fd666d82"> 2006</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_b_info.html#afa063c8cc30abfa4c3a73821dc6335b6"> 2009</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;};</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___g_p_i_o___group.html#gaad822ec832cc08c46ba7e321b3097ffb"> 2013</a></span>&#160;<span class="preprocessor">#define USBDM_GPIOC_IS_DEFINED </span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment"> * Peripheral information for GPIO, Digital Input/Output.</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html"> 2020</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_gpio_c_info.html">GpioCInfo</a> {</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">   //! PORT Hardware base pointer</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#ac5dd492caace585f81f3aa50830f50f1"> 2023</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pcrAddress   = <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">   //! GPIO Hardware base pointer</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#aa007bb39a75b3f982fbbdf03694c6662"> 2026</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t gpioAddress   = <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">   //! Value for PCR (including MUX value)</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#ada64593948a11a3ccaf735c89e39e9c0"> 2029</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = GPIO_DEFAULT_PCR;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#a44738fd579e8ae6fcb1aa1167369f060"> 2032</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaac31449d101ad0d05f2bed682571be35">SIM_SCGC5_PORTC_MASK</a>;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#a9616e66f55e287238ee58deedba90146"> 2035</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockReg  = <a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#a951b17acad070b69ed75b326d5343e9b"> 2038</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#aff73ee6c5401227bd534e2dacd0b198e"> 2041</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>};</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;   <span class="comment">// Template:gpioa_0x400ff000</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#a900e4912decc5e69ddcac0d64e904189"> 2046</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_c_info.html#a47ef377165dd61681e863c1d1a8e8314"> 2049</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;};</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___g_p_i_o___group.html#gafb4f12797fb3afca35dba42739f8d027"> 2053</a></span>&#160;<span class="preprocessor">#define USBDM_GPIOD_IS_DEFINED </span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment"> * Peripheral information for GPIO, Digital Input/Output.</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html"> 2060</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_gpio_d_info.html">GpioDInfo</a> {</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">   //! PORT Hardware base pointer</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#af8d1cb0fd4b315e2f85eba66b680b402"> 2063</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pcrAddress   = <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment">   //! GPIO Hardware base pointer</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#a2b06af317206375cc1d8d7020daeb818"> 2066</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t gpioAddress   = <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60">GPIOD_BasePtr</a>;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">   //! Value for PCR (including MUX value)</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#a2813f9eb733ff2c504d0b5cda07d88dc"> 2069</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = GPIO_DEFAULT_PCR;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#ae9f995a349e8ce79b5d207044fc2d701"> 2072</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga723a55222eb5f8fd25da5c956aa50e7b">SIM_SCGC5_PORTD_MASK</a>;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#a7a2e2b7a10aa50e5d91530db44cfaa09"> 2075</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockReg  = <a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#aaffed03b53f0cd3d372697d3ecc13da8"> 2078</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#af486c25a3ca4f39bc51bfb23fb0acfe5"> 2081</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>};</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;   <span class="comment">// Template:gpioa_0x400ff000</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#a7131d77f4b382159ff303d582c57d935"> 2086</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_d_info.html#a5efd24acc232d4453b945cd85f02acdf"> 2089</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;};</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___g_p_i_o___group.html#gacf54c40596738440fe3f0fe3aa8b985c"> 2093</a></span>&#160;<span class="preprocessor">#define USBDM_GPIOE_IS_DEFINED </span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment"> * Peripheral information for GPIO, Digital Input/Output.</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html"> 2100</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_gpio_e_info.html">GpioEInfo</a> {</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">   //! PORT Hardware base pointer</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#a6cbccafd94cbcebb4049e7d37ac7be38"> 2103</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pcrAddress   = <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa058df75fcf9d9e475ea555d7ab516c5">PORTE_BasePtr</a>;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">   //! GPIO Hardware base pointer</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#af67ba2104e2b2c192c0d514ed8884b53"> 2106</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t gpioAddress   = <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#gae8feb501b55fa74cf39a6d544202e4b0">GPIOE_BasePtr</a>;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">   //! Value for PCR (including MUX value)</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#a9e28ca3b71b48f24360e034e79e812f1"> 2109</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = GPIO_DEFAULT_PCR;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#a1ec032b9bbe78667bbb18b64efe0dc70"> 2112</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1">SIM_SCGC5_PORTE_MASK</a>;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#a93d6eb7df2af5fb203d4ce1de6d7870d"> 2115</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockReg  = <a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5);</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#a9ed67311493103ee845ce8ab31c8f353"> 2118</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#a26649fe8710af1eaddc372f4bf0c615b"> 2121</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>};</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;   <span class="comment">// Template:gpioa_0x400ff000</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#aad2d10d37da0db4e6cb3e416a01d72ab"> 2126</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_gpio_e_info.html#aafd203ead6434c7ef4d0a19dd9d81c71"> 2129</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;};</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment"> * End group GPIO_Group</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment"> * @addtogroup I2C_Group I2C, Inter-Integrated-Circuit Interface</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment"> * @brief Abstraction for Inter-Integrated-Circuit Interface</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___i2_c___group.html#ga9d5fcc5a13e09b4cd105ea37ea82c5b3"> 2142</a></span>&#160;<span class="preprocessor">#define USBDM_I2C0_IS_DEFINED </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment"> * Peripheral information for I2C, Inter-Integrated-Circuit Interface.</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html"> 2149</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_i2c0_info.html">I2c0Info</a> {</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a41a275d7e7384551b692e7015ec939fe"> 2152</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_i2_c___type.html">I2C_Type</a> *i2c   = (<span class="keyword">volatile</span> <a class="code" href="struct_i2_c___type.html">I2C_Type</a> *)<a class="code" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#gaf0ac2b44d4bc6d70d230d7b31d6ba929">I2C0_BasePtr</a>;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a43aac41d8148cca3913d9997efbc152b"> 2155</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = I2C_DEFAULT_PCR;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a4dc36c424e7144777e72746f7cf39159"> 2158</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga55fc2bdfb36e61b4771015749307c480">SIM_SCGC4_I2C0_MASK</a>;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a22c2acdbd9bf817e11840fb08fdcd359"> 2161</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#acee68e964baeb94dcd950124e10ae32e"> 2164</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a0f59eed5be1384e52a466c441d559dc2"> 2167</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>};</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;   <span class="comment">// Template:i2c0_mk10d5</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#affc41059896e86f6fe6cbfbd5adb4fee"> 2172</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a6763adfaa2d672be201522f75d9bb43c"> 2175</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">    * Get input clock frequency</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">    * @return Input clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a17dd0f8515dd4965c4788c0b951d86f3"> 2182</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_i2c0_info.html#a17dd0f8515dd4965c4788c0b951d86f3">getInputClockFrequency</a>() {</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">SystemBusClock</a>;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;   }</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a9395c54b33f1f12083a01a2d4ab3bc7c"> 2187</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 2;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a482fc2b10bfa69c2bed616c0b8d11d85"> 2190</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;         <span class="comment">/*   0: I2C0_SCL             = PTB0 (A5/ACC_SCL)              */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  0,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(2)|defaultPcrValue  },</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;         <span class="comment">/*   1: I2C0_SDA             = PTB1 (A4/ACC_SDA)              */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  1,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(2)|defaultPcrValue  },</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;   };</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#aa34097add2b321b4a39d14e7f4e11de7"> 2202</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_i2c0_info.html#aa34097add2b321b4a39d14e7f4e11de7">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>);</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(2)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0003UL);</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;   }</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2c0_info.html#a2e025d9f7add6040d2c38568b78799c3"> 2211</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_i2c0_info.html#a2e025d9f7add6040d2c38568b78799c3">clearPCRs</a>() {</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>);</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x3U);</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;   }</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;};</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"> * End group I2C_Group</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment"> * @addtogroup I2S_Group I2S, Inter-Integrated-Circuit Interface</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"> * @brief Abstraction for Inter-Integrated-Circuit Interface</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___i2_s___group.html#ga172416d4ab9da3f3fef74fba10ff3145"> 2228</a></span>&#160;<span class="preprocessor">#define USBDM_I2S0_IS_DEFINED </span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment"> * Peripheral information for I2S, Inter-Integrated-Circuit Interface.</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html"> 2235</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_i2s0_info.html">I2s0Info</a> {</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#affe0a3297de1075893752e32e96b9285"> 2238</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_i2_s___type.html">I2S_Type</a> *i2s   = (<span class="keyword">volatile</span> <a class="code" href="struct_i2_s___type.html">I2S_Type</a> *)<a class="code" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html#ga882a11b0a399707b243e77c9d9071b39">I2S0_BasePtr</a>;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#a109ebeacb2729649cfbe5306f12bb28c"> 2241</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#a7013b0d794aa43354d60c2b56a012d7c"> 2244</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga37cb1d6bca1296ed772a4ea87628853b">SIM_SCGC6_I2S_MASK</a>;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#afaa4e5c8c4301b5ff4921af1d3366651"> 2247</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#a8c876bb6656032b1151fe1ddf5373f31"> 2250</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 2;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#a337aed2b429f9c036491bfa73cbd83ad"> 2253</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a>};</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;   <span class="comment">// Template:i2s0_2ch</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#aa9029dd2fa3b5f2fa7537bb25b411def"> 2258</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 8;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#ac03e7c7fb811568fd9a0e346cbbfffd4"> 2261</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;         <span class="comment">/*   0: I2S0_MCLK            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;         <span class="comment">/*   1: I2S0_RX_BCLK         = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;         <span class="comment">/*   2: I2S0_RX_FS           = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;         <span class="comment">/*   3: I2S0_TX_BCLK         = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;         <span class="comment">/*   4: I2S0_TX_FS           = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;         <span class="comment">/*   5: I2S0_TXD0            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;         <span class="comment">/*   6: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;         <span class="comment">/*   7: I2S0_RXD0            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;   };</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#aeab89b159aee24928b4ec0e7d0bc209c"> 2279</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_i2s0_info.html#aeab89b159aee24928b4ec0e7d0bc209c">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;   }</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_i2s0_info.html#abf4a0b45a77a8f9c23b958878974c260"> 2286</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_i2s0_info.html#abf4a0b45a77a8f9c23b958878974c260">clearPCRs</a>() {</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;   }</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;};</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment"> * End group I2S_Group</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment"> * @addtogroup LLWU_Group LLWU, Low-leakage Wake-up Unit</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment"> * @brief Abstraction for Low-leakage Wake-up Unit</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___l_l_w_u___group.html#gad0aed0a469ad9f9a32720e3051f613a6"> 2300</a></span>&#160;<span class="preprocessor">#define USBDM_LLWU_IS_DEFINED </span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment"> * Peripheral information for LLWU, Low-leakage Wake-up Unit.</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html"> 2307</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_llwu_info.html">LlwuInfo</a> {</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#ac96b73c1dbe480f974b298de857f5cb0"> 2310</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a> *llwu   = (<span class="keyword">volatile</span> <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a> *)<a class="code" href="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p.html#ga1a3e148cebda25597796657fab914637">LLWU_BasePtr</a>;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a9248d2a049552b7926e8a8fac1572def"> 2313</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a14967e8d168bbf4da50b708b32d5aebd"> 2316</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#ad7b171a6416b9557fc71024da36e0f5d"> 2319</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>};</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;   <span class="comment">// Template:llwu_pe4_filt2_rst</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;   <span class="comment">// Module wake ups</span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a215ddd893c4caa2b4c172f09534dac09"> 2324</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t me =  </div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga57e76f009f14fc197aa6bf7ce0e56f22">LLWU_ME_WUME0</a>(0) |  <span class="comment">// LPTMR</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga7537345eb6a634652141bd92b6e1c029">LLWU_ME_WUME1</a>(0) |  <span class="comment">// CMP0</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaad5f38620081713700faa574d4756037">LLWU_ME_WUME2</a>(0) |  <span class="comment">// CMP1</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gafd25630d6da4e8bd90c95a1b534bfe26">LLWU_ME_WUME3</a>(0) |  <span class="comment">// CMP2/3 (if present)</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4f426ee3d4121039991f556746934a66">LLWU_ME_WUME4</a>(0) |  <span class="comment">// TSI0 (if present)</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga57fe3b7c8697cae28d20ea2edd7502f6">LLWU_ME_WUME5</a>(0) |  <span class="comment">// RTC Alarm</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga92d72bda2b26242276060b869bae0fb4">LLWU_ME_WUME6</a>(0) |  <span class="comment">//</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga01fde478dc65d018fd0b6f70e6a5540f">LLWU_ME_WUME7</a>(0);   <span class="comment">// RTC Seconds</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;   <span class="comment">// LLWU Pin Enable registers</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a99b0de274758d17a2999cde93f58e751"> 2335</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t pe1 = </div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga61f1d3c27404e82bdebb9627e83f35dd">LLWU_PE1_WUPE0</a>(0)|   <span class="comment">// LLWUP 0</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gab35a751adac37592806af18a4f6e3837">LLWU_PE1_WUPE1</a>(0)|   <span class="comment">// LLWUP 1</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gae6a462624a848afff074ae6e6da83cb0">LLWU_PE1_WUPE2</a>(0)|   <span class="comment">// LLWUP 2</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga3dfb03917664cd276f352b77e95624b9">LLWU_PE1_WUPE3</a>(0);   <span class="comment">// LLWUP 3 </span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;</div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a599d5116ac24f400a73e6648e0b1c4b9"> 2341</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t pe2 = </div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadd7ab2866ab9683237ee5d6c003cf2aa">LLWU_PE2_WUPE4</a>(0)|   <span class="comment">// LLWUP 4</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga956b7d4a8e1a041de809612c0cad83e3">LLWU_PE2_WUPE5</a>(0)|   <span class="comment">// LLWUP 5</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa96b35faf789a4b85552957c8227c1e0">LLWU_PE2_WUPE6</a>(0)|   <span class="comment">// LLWUP 6</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaecb28f5285444e1576a192260d5c3048">LLWU_PE2_WUPE7</a>(0);   <span class="comment">// LLWUP 7 </span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;</div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a168884432f36820b2d65d4b755814e67"> 2347</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t pe3 = </div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad6e40b93385848a0a6dc1177f884107a">LLWU_PE3_WUPE8</a>(0)|   <span class="comment">// LLWUP 8</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga644ab845edd61fbd851fca7254c6a3f0">LLWU_PE3_WUPE9</a>(0)|   <span class="comment">// LLWUP 9</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga5ba778d142ba95753b9eec4e9c5e73f6">LLWU_PE3_WUPE10</a>(0)|  <span class="comment">// LLWUP 10</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga73485bbb713aeb9b283996279ffdea6c">LLWU_PE3_WUPE11</a>(0);  <span class="comment">// LLWUP 11 </span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;</div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#ad5ea6c5013dc03a92ac8795b2dcf2efd"> 2353</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t pe4 = </div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga433532e85a0db075b0e525c1483a27ad">LLWU_PE4_WUPE12</a>(0)|  <span class="comment">// LLWUP 12</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9">LLWU_PE4_WUPE13</a>(0)|  <span class="comment">// LLWUP 13</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga376a97009729f8dde435a783deb148d8">LLWU_PE4_WUPE14</a>(0)|  <span class="comment">// LLWUP 14</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadd015539f974ee2820707b9abf3787ba">LLWU_PE4_WUPE15</a>(0);  <span class="comment">// LLWUP 15 </span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;   <span class="comment">// Pin Filter 1 register</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#aa82aa35e8d38a836d699646b12f56448"> 2360</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t filt1 = </div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaab4188930cdb08360f33fa0688466de6">LLWU_FILT_FILTE</a>(0) |   <span class="comment">// Digital Filter On External Pin</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac9435d014db5719f8ae1aab385d4be5a">LLWU_FILT_FILTSEL</a>(0);  <span class="comment">// Filter Pin Select</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;   <span class="comment">// Pin Filter 2 register</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a181f93bda3e5999a200ff240c1c391ea"> 2365</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t filt2 =</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaab4188930cdb08360f33fa0688466de6">LLWU_FILT_FILTE</a>(0) |   <span class="comment">// Digital Filter On External Pin</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac9435d014db5719f8ae1aab385d4be5a">LLWU_FILT_FILTSEL</a>(0);  <span class="comment">// Filter Pin Select</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;   <span class="comment">// LLWU Reset Enable register</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a4090f6f72b46a546e3310842e6aaa2c8"> 2370</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t rst =</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad8091af3da5e3220b82e3de8adc2a45e">LLWU_RST_LLRSTE</a>(1) |  <span class="comment">// Low-Leakage Mode RESET Enable</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;      <a class="code" href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa13d0a0ebfdd0939b1ba9ae0a8843dec">LLWU_RST_RSTFILT</a>(0);  <span class="comment">// Digital Filter On RESET Pin</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a49deeb24b44fbcde15d5408f15cd8332"> 2375</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a6b9e3d7012ea216dfcb7965997053b2c"> 2378</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#ab7cfb8a57ae43ed2c9bdb76f3bf27832"> 2381</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 16;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a793a3200c42e65d9b92d4df556d78323"> 2384</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;         <span class="comment">/*   0: LLWU_P0              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;         <span class="comment">/*   1: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;         <span class="comment">/*   2: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;         <span class="comment">/*   3: LLWU_P3              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;         <span class="comment">/*   4: LLWU_P4              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;         <span class="comment">/*   5: LLWU_P5              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;         <span class="comment">/*   6: LLWU_P6              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;         <span class="comment">/*   7: LLWU_P7              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;         <span class="comment">/*   8: LLWU_P8              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;         <span class="comment">/*   9: LLWU_P9              = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;         <span class="comment">/*  10: LLWU_P10             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;         <span class="comment">/*  11: LLWU_P11             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;         <span class="comment">/*  12: LLWU_P12             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;         <span class="comment">/*  13: LLWU_P13             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;         <span class="comment">/*  14: LLWU_P14             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;         <span class="comment">/*  15: LLWU_P15             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;   };</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a25403f3be5450a0c081a0d184d0fc596"> 2410</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_llwu_info.html#a25403f3be5450a0c081a0d184d0fc596">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;   }</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_llwu_info.html#a5a2aceb4c35ad8b31068e40c5b7f1f2c"> 2417</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_llwu_info.html#a5a2aceb4c35ad8b31068e40c5b7f1f2c">clearPCRs</a>() {</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;   }</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;};</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment"> * End group LLWU_Group</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment"> * @addtogroup LPTMR_Group LPTMR, Low Power Timer</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment"> * @brief Abstraction for Low Power Timer</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___group.html#gae7150c8b78c2155132e58cbff8e1978a"> 2431</a></span>&#160;<span class="preprocessor">#define USBDM_LPTMR0_IS_DEFINED </span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment"> * Peripheral information for LPTMR, Low Power Timer.</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html"> 2438</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_lptmr0_info.html">Lptmr0Info</a> {</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a8d2324e1e3791c311bc8b14176cbdc38"> 2441</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a> *lptmr   = (<span class="keyword">volatile</span> <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a> *)<a class="code" href="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p.html#gab4e139913e4943bf38f42290e620b3f1">LPTMR0_BasePtr</a>;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#ab65310555589573251837a341e1ee067"> 2444</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#ad6eb06c0c57d735d91cfe8611e18a357"> 2447</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6f63b73e0ad63163df381c795d583cc1">SIM_SCGC5_LPTMR_MASK</a>;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a56f20f8774ae82f9ecd0a83db4c0cc65"> 2450</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5));</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a6d40ab9c6a3f7d322820ee81e0157743"> 2453</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#adbe440d945ac39fd522817e54b5f74da"> 2456</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>};</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;   <span class="comment">// Template:lptmr0_0</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">   //! Default Timer Compare value</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a01fc71315feee744036cbfba9613a091"> 2461</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t cmr = 65535;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">   //! Default PSR value</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a16e458fc70d446f5c88e7f884baf478c"> 2464</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t psr = </div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga37d8f4b0de3a75590548d8f3b6686b95">LPTMR_PSR_PRESCALE</a>(0)|</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga3d7c49e91df0f310a5dcf2effef9ae25">LPTMR_PSR_PBYP</a>(0)|</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabeba0b705770f53c56a569a5ee74536b">LPTMR_PSR_PCS</a>(0);</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">   //! Default CSR value</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#af7aba30d3f4a5252a4ff69aa235683b7"> 2470</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t csr = </div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga1b3ffe4be02efef291da12ce9e097a9d">LPTMR_CSR_TIE</a>(0)|</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gae8af700b27a8e6aad5c035eb9181766c">LPTMR_CSR_TMS</a>(0)|</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga9f9f9658cf9a8a4d04923d1487adae6a">LPTMR_CSR_TFC</a>(0)|</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga1e706f8fb1de17fa05f83c3a8928a91c">LPTMR_CSR_TPP</a>(0)|</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;      <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2">LPTMR_CSR_TPS</a>(0);</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#ada7a1666e2ee928e6f3aaec7b807b461"> 2478</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a6fe28217fe6a8c7242a40cb4a0035f1a"> 2481</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">    * Get input clock frequency</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">    * @return Input clock frequency as an uint32_t in Hz</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#ac0967ef071c34dd9cd0ac64c60209677"> 2488</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_lptmr0_info.html#ac0967ef071c34dd9cd0ac64c60209677">getInputClockFrequency</a>() {</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;   </div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;      <span class="keywordflow">switch</span>(lptmr-&gt;PSR&amp;<a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga40daa10db43ec0c0a1944e6289ca29cc">LPTMR_PSR_PCS_MASK</a>) {</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabeba0b705770f53c56a569a5ee74536b">LPTMR_PSR_PCS</a>(0): <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#afdde2c9500ae8e77aa6ceed770353fca">McgInfo::getMcgIrClock</a>();</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabeba0b705770f53c56a569a5ee74536b">LPTMR_PSR_PCS</a>(1): <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#ac26c54e22e0bf3d8870a3b66fd27d960">SystemLpoClock</a>;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabeba0b705770f53c56a569a5ee74536b">LPTMR_PSR_PCS</a>(2): <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a5515de79528545cdf941b0f5c7c9a23f">SimInfo::getErc32kClock</a>();</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabeba0b705770f53c56a569a5ee74536b">LPTMR_PSR_PCS</a>(3): <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#aa43a3856522643193b54cc6e7ad41c40">Osc0Info::getOscerClock</a>();</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;      }</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;   }</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">    * Get clock frequency</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">    * @return Frequency as a float in Hz</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#abbb74633e1486fda8d373a831280ff88"> 2504</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">float</span> <a class="code" href="class_u_s_b_d_m_1_1_lptmr0_info.html#abbb74633e1486fda8d373a831280ff88">getClockFrequencyF</a>() {</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;   </div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;      <span class="keywordtype">float</span> freq = getInputClockFrequency();</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;      <span class="keywordflow">if</span> (lptmr-&gt;PSR&amp;<a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gab3daae6085cf702b31db5be78fe03872">LPTMR_PSR_PBYP_MASK</a>) {</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;         <span class="keywordflow">return</span> freq;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;      }</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;      <span class="keywordflow">return</span> freq/(1&lt;&lt;(((lptmr-&gt;PSR&amp;<a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga93a6fe3fb169a73716a837cedb92dbef">LPTMR_PSR_PRESCALE_MASK</a>)&gt;&gt;<a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga7ed76902e13634d0c543ade3ef47525a">LPTMR_PSR_PRESCALE_SHIFT</a>)+1));</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;   }</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">    * Get clock frequency</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">    * @return Frequency as a uint32_t in Hz (may underflow)</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a7615e79d299b6bbccab8372dc1f9d295"> 2518</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a7615e79d299b6bbccab8372dc1f9d295">getClockFrequency</a>() {</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;   </div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;      uint32_t freq = getInputClockFrequency();</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;      <span class="keywordflow">if</span> (lptmr-&gt;PSR&amp;<a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gab3daae6085cf702b31db5be78fe03872">LPTMR_PSR_PBYP_MASK</a>) {</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;         <span class="keywordflow">return</span> freq;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;      }</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;      <span class="keywordflow">return</span> freq/(1&lt;&lt;(((lptmr-&gt;PSR&amp;<a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga93a6fe3fb169a73716a837cedb92dbef">LPTMR_PSR_PRESCALE_MASK</a>)&gt;&gt;<a class="code" href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga7ed76902e13634d0c543ade3ef47525a">LPTMR_PSR_PRESCALE_SHIFT</a>)+1));</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;   }</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a2e4fcf259f648252f180caa60f486c2c"> 2528</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 3;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a52ed82b8872d8b820d0ff02fbfb2bba8"> 2531</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;         <span class="comment">/*   0: --                   = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">INVALID_PCR</a>,  0 },</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;         <span class="comment">/*   1: LPTMR0_ALT1          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;         <span class="comment">/*   2: LPTMR0_ALT2          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;   };</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a3b05707779c30690a417b12dc64328ff"> 2544</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a3b05707779c30690a417b12dc64328ff">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;   }</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a3a4fb2a85a6c8a01a66429c0865b44bf"> 2551</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_lptmr0_info.html#a3a4fb2a85a6c8a01a66429c0865b44bf">clearPCRs</a>() {</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;   }</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;};</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"> * End group LPTMR_Group</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"> * @addtogroup PDB_Group PDB, Programmable Delay Block</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment"> * @brief Abstraction for Programmable Delay Block</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___p_d_b___group.html#gac36c77fe7e0d2805148dca654c8a74ab"> 2565</a></span>&#160;<span class="preprocessor">#define USBDM_PDB0_IS_DEFINED </span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment"> * Peripheral information for PDB, Programmable Delay Block.</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html"> 2572</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_pdb0_info.html">Pdb0Info</a> {</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a5c661e531d55cfb14d37c06a204cf5e2"> 2575</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_p_d_b___type.html">PDB_Type</a> *pdb   = (<span class="keyword">volatile</span> <a class="code" href="struct_p_d_b___type.html">PDB_Type</a> *)<a class="code" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga6df083a7e9620b9957008e6edd7eb6b7">PDB0_BasePtr</a>;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a7ff42b8eff6df8f487c0a4428e8290f5"> 2578</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#ab8bd314113917860be058083a16d99ec"> 2581</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga794d45b465ceb7b9cc3f1453aeab6d1f">SIM_SCGC6_PDB_MASK</a>;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#ae945cbfb139c6559cfeec80df36b9978"> 2584</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a07824c4bbc5b022d3fe606d2ad170764"> 2587</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a6b988b2afbb5f54f454750825d0a81e4"> 2590</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>};</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;   <span class="comment">// Template:pdb0_2ch_2trig_0dac_2po</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#aac634686109b3d97cb8496614657a36b"> 2594</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t pdb_sc = </div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga52e674d4841cbe8d87374deadb69b45f">PDB_SC_MULT</a>(0) |      <span class="comment">// Multiplication Factor Select for Prescaler</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga98dcac8748ba0eeee4470cedcbbd6e8e">PDB_SC_PDBIE</a>(0) |     <span class="comment">// Interrupt Enable</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gad82c5e1b8128b560787b5bdb67a70e5f">PDB_SC_TRGSEL</a>(0) |    <span class="comment">// Trigger Input Source Select</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5b7cd747de95052518759e92b7e0f867">PDB_SC_PRESCALER</a>(0) | <span class="comment">// Prescaler Divider Select</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf59f2858467f2c5e5d3a7fb6ec275db1">PDB_SC_DMAEN</a>(0) |     <span class="comment">// DMA Enable</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga025ef364c34241696067cbe84797a343">PDB_SC_CONT</a>(0) |     <span class="comment">// Continuous Mode Enable</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga312af2bced4144186dd31b9f92ef2f8b">PDB_SC_PDBEIE</a>(0) |    <span class="comment">// Sequence Error Interrupt Enable</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga6b704d8e041f977dfe02f0288a8e01bd">PDB_SC_LDMOD</a>(0);      <span class="comment">// Load Mode Select</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;</div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a769a92f73dc517812add162f5c61b7c1"> 2604</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t pdb_mod = </div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga6e9107df37db341b8d9f7041561354a1">PDB_MOD_MOD</a>(65535);  <span class="comment">// PDB Modulus</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#ae7b85b2ebecb2733779619f260aa1de5"> 2607</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t pdb_idly = </div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga495ff2eb5cc22dc5cc0585f77eb9c043">PDB_IDLY_IDLY</a>(0);  <span class="comment">// Counter Modulus</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html"> 2610</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html">PdbChannel</a> {</div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a33519de968622d79f0c38b2cdb853ab3"> 2611</a></span>&#160;      uint32_t <a class="code" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a33519de968622d79f0c38b2cdb853ab3">c1</a>;</div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a1106932f1b7451298fe42c593e890821"> 2612</a></span>&#160;      uint32_t <a class="code" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a1106932f1b7451298fe42c593e890821">dly0</a>;</div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a8e27c94cfe5677fdc7c7445161ef80fe"> 2613</a></span>&#160;      uint32_t <a class="code" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a8e27c94cfe5677fdc7c7445161ef80fe">dly1</a>;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;   };</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;   <span class="comment">// Number of PDB channels</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a0e3f49287ce9ab1121a6f0e6ad4a2de9"> 2617</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">size_t</span> numChannels = 2;</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;   <span class="comment">// Default values for channel registers</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#aa3821e1a072c1c548a25790e1f0f9565"> 2620</a></span>&#160;   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html">PdbChannel</a> pdb_ch[numChannels] = {</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;   {                   <span class="comment">// Channel[0] Control Register 1</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5e17c540740d6900e1a1184dd0c21e69">PDB_C1_BB</a>(0) |   <span class="comment">// Pre-Trigger Back-to-Back Operation Enable</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae5c193c9c001f33a49f1ae3c2a11133c">PDB_C1_TOS</a>(0) |  <span class="comment">// Pre-Trigger Output Select</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gab2ca4b13b2a865c68c2e1505f4b4f13b">PDB_C1_EN</a>(0),    <span class="comment">// Pre-Trigger Enable</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga39781873dd40fb95e69b65d323ab49bf">PDB_DLY_DLY</a>(0),  <span class="comment">// Channel[0] pre-trigger delay 0</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga39781873dd40fb95e69b65d323ab49bf">PDB_DLY_DLY</a>(0),  <span class="comment">// Channel[0] pre-trigger delay 1</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;   },</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;   {                   <span class="comment">// Channel[1] Control Register 1</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5e17c540740d6900e1a1184dd0c21e69">PDB_C1_BB</a>(0) |   <span class="comment">// Channel Pre-Trigger Back-to-Back Operation Enable</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae5c193c9c001f33a49f1ae3c2a11133c">PDB_C1_TOS</a>(0) |  <span class="comment">// Channel Pre-Trigger Output Select</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gab2ca4b13b2a865c68c2e1505f4b4f13b">PDB_C1_EN</a>(0),    <span class="comment">// Channel Pre-Trigger Enable</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga39781873dd40fb95e69b65d323ab49bf">PDB_DLY_DLY</a>(0),  <span class="comment">// Channel[1] pre-trigger delay 0</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga39781873dd40fb95e69b65d323ab49bf">PDB_DLY_DLY</a>(0),  <span class="comment">// Channel[1] pre-trigger delay 1</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;   },</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;   };</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;   <span class="comment">// Number of DACs</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a82bd90c9fca27d61e9ea17cf54c79f26"> 2638</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">size_t</span> numDacs = 0;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;</div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a0f1ef651ed6d7bc3b9c5a57d190a4b9d"> 2640</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t pdb_poen = </div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf0b83a8c4124b3bdf53e5173d121db0f">PDB_POEN_POEN</a>(0);   <span class="comment">// Pulse-Out Enable</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;   <span class="comment">// Number of PDB pulse outputs</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a32dc285640b65916a29b37123b58f042"> 2644</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">size_t</span> numPulseOutputs = 2;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a06cb51457977c72b0669e7b4ad969aac"> 2646</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t pdb_podly[numPulseOutputs] = {</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;      <span class="comment">// Pulse Output[0] Delays {</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae6b4c6aa88511e952d5cd0938d11d854">PDB_PODLY_DLY1</a>(0) |  <span class="comment">// Delay 1</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga47e4784ba83a37ab49598af71889500c">PDB_PODLY_DLY2</a>(0),   <span class="comment">// Delay 2</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;      <span class="comment">// Pulse Output[1] Delays</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#gae6b4c6aa88511e952d5cd0938d11d854">PDB_PODLY_DLY1</a>(0) |  <span class="comment">// Delay 1</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;      <a class="code" href="group___p_d_b___register___masks___g_r_o_u_p.html#ga47e4784ba83a37ab49598af71889500c">PDB_PODLY_DLY2</a>(0),   <span class="comment">// Delay 2</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;   }; </div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">     * Get PDB clock frequency</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">     *</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">     * @return Frequency as a uint32_t in Hz</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a6532096c281a83b869c58574e0803038"> 2661</a></span>&#160;   <span class="keyword">static</span> __attribute__((always_inline)) uint32_t <a class="code" href="class_u_s_b_d_m_1_1_pdb0_info.html#a6532096c281a83b869c58574e0803038">getInputClockFrequency</a>() {</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">SystemBusClock</a>;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;   }</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a52271971c8d58e035ddcb5b648e45ab2"> 2666</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a7df8a61e7e01c0e3fcde06d5407e5779"> 2669</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a0ad3d63f396d3767e4e0979e76793fd9"> 2672</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 1;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a9920a55bf3bfdedee325367d04e3a97c"> 2675</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;         <span class="comment">/*   0: PDB0_EXTRG           = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;   };</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#a27ad16fefcc64e5be06618a869b560cb"> 2686</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_pdb0_info.html#a27ad16fefcc64e5be06618a869b560cb">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;   }</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pdb0_info.html#aa077e8acbaa85b7b3dd5c1d6c2508133"> 2693</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_pdb0_info.html#aa077e8acbaa85b7b3dd5c1d6c2508133">clearPCRs</a>() {</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;   }</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;};</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment"> * End group PDB_Group</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment"> * @addtogroup PIT_Group PIT, Programmable Interrupt Timer</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment"> * @brief Abstraction for Programmable Interrupt Timer</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___p_i_t___group.html#gadfbc8787e9a396a8bea37c3605937a8e"> 2707</a></span>&#160;<span class="preprocessor">#define USBDM_PIT_IS_DEFINED </span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment"> * Peripheral information for PIT, Programmable Interrupt Timer.</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html"> 2714</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_pit_info.html">PitInfo</a> {</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a16172674e344ab3c16bba87983e8f6a8"> 2717</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_p_i_t___type.html">PIT_Type</a> *pit   = (<span class="keyword">volatile</span> <a class="code" href="struct_p_i_t___type.html">PIT_Type</a> *)<a class="code" href="group___p_i_t___peripheral__access__layer___g_r_o_u_p.html#gae4d451da20178b6c75cb730c16a9c357">PIT_BasePtr</a>;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#aea23cb8c00e1d290fc27acbd81fa10e7"> 2720</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf5baabd241aba695593ce6369aa56ee2">SIM_SCGC6_PIT_MASK</a>;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a13fc6b40c253fa539b6580ee838e3572"> 2723</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a02f0b45d3a763020f8ce00da2d02d966"> 2726</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 4;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a64001727230ab99b93487f148a7619a1"> 2729</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>};</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;   <span class="comment">// Template:pit_4ch</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a39750039ad77d160a2d463feb00843d4"> 2734</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a48a8b80d5e9d1e0b2c67dc5558cc56dd"> 2737</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">   //! Default value for PIT-&gt;SC register</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a9076a006caae527cf472abf8c29161da"> 2740</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t pit_ldval  = 10000;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">   //! PIT operation in debug mode</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a5b085bf123d0b9dd8844a414d6d62c58"> 2743</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t mcr = </div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;      <a class="code" href="group___p_i_t___register___masks___g_r_o_u_p.html#gab52ff9f5a1c18eee41b58100aa415dfe">PIT_MCR_FRZ</a>(0) |  <span class="comment">// Freeze in debug mode</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;      <a class="code" href="group___p_i_t___register___masks___g_r_o_u_p.html#gafae73f01b87a4e133c1289e0d09f8de2">PIT_MCR_MDIS</a>(0);  <span class="comment">// Disable</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">    * Get clock frequency</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">    * @return Input clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_pit_info.html#a5e026f0ca2459cf8652909943c2c0883"> 2752</a></span>&#160;   <span class="keyword">static</span> __attribute__((always_inline)) uint32_t <a class="code" href="class_u_s_b_d_m_1_1_pit_info.html#a5e026f0ca2459cf8652909943c2c0883">getClockFrequency</a>() {</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">SystemBusClock</a>;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;   }</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;};</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment"> * End group PIT_Group</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment"> * @addtogroup Power_Group POWER, Power</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment"> * @brief Abstraction for Power</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___power___group.html#gafd952dcb913c6ab347b4fd867575d911"> 2767</a></span>&#160;<span class="preprocessor">#define USBDM_POWER_IS_DEFINED </span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment"> * Peripheral information for POWER, Power.</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_power_info.html"> 2774</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_power_info.html">PowerInfo</a> {</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_power_info.html#af166fb4f131c314807243e33411af335"> 2777</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_power_info.html#ad00200436c6bcd7cf1f18b5427441760"> 2780</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 13;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_power_info.html#ab8085cf0676f6b8035f97538bc73c8b1"> 2783</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;         <span class="comment">/*   0: VBAT                 = VBAT (VBAT)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;         <span class="comment">/*   1: VDD1                 = VDD1 (VDD1)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;         <span class="comment">/*   2: VDD2                 = VDD2 (VDD2)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;         <span class="comment">/*   3: VDD3                 = VDD3 (VDD3)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;         <span class="comment">/*   4: VDDA                 = VDDA (VDDA)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;         <span class="comment">/*   5: VOUT33               = VOUT33 (VOUT33)                */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;         <span class="comment">/*   6: VREFH                = VREFH (VREFH)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;         <span class="comment">/*   7: VREFL                = VREFL (VREFL)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;         <span class="comment">/*   8: VREGIN               = VREGIN (VREGIN)                */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;         <span class="comment">/*   9: VSS1                 = VSS1 (VSS1)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;         <span class="comment">/*  10: VSS2                 = VSS2 (VSS2)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;         <span class="comment">/*  11: VSS3                 = VSS3 (VSS3)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;         <span class="comment">/*  12: VSSA                 = VSSA (VSSA)                    */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;   };</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_power_info.html#ad29fb027533decccfb47ac3bdf9bb55e"> 2806</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_power_info.html#ad29fb027533decccfb47ac3bdf9bb55e">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;   }</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_power_info.html#ad56e56e8a6e1d0c40e51bdf98bfb4d83"> 2813</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_power_info.html#ad56e56e8a6e1d0c40e51bdf98bfb4d83">clearPCRs</a>() {</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;   }</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;};</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment"> * End group Power_Group</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment"> * @addtogroup SMC_Group SMC, System Mode Controller</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment"> * @brief Abstraction for System Mode Controller</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___s_m_c___group.html#gadfeae6bbef8324327957abb0c928a0d6"> 2827</a></span>&#160;<span class="preprocessor">#define USBDM_SMC_IS_DEFINED </span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment"> * Peripheral information for SMC, System Mode Controller.</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_smc_info.html"> 2834</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_smc_info.html">SmcInfo</a> {</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_smc_info.html#aa1ec06547492fc860d8d7020a5ed71b9"> 2837</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_s_m_c___type.html">SMC_Type</a> *smc   = (<span class="keyword">volatile</span> <a class="code" href="struct_s_m_c___type.html">SMC_Type</a> *)<a class="code" href="group___s_m_c___peripheral__access__layer___g_r_o_u_p.html#gab9d96f70d9886834febee4145a3b6dfe">SMC_BasePtr</a>;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_smc_info.html#a735274c020926751ef61ad27daafce6d"> 2840</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;   <span class="comment">// Template:smc_mk10d5</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;   <span class="comment">// Power Mode Protection Register</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_smc_info.html#aa6c010b65a73ec0ebdbf08d942bc88e6"> 2845</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t pmprot =  </div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#ifdef SMC_PMPROT_AHSRUN</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;      SMC_PMPROT_AHSRUN(0) |  <span class="comment">// Allow High Speed Run mode</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;      <a class="code" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga9cc7998d16f01dc2d8deb5cd1bf184df">SMC_PMPROT_AVLP</a>(0) |  <span class="comment">// Allow very low power modes</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;      <a class="code" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga94eb76615367d90d1cd865316a56120d">SMC_PMPROT_ALLS</a>(0) |  <span class="comment">// Allow low leakage stop mode</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;      <a class="code" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga541d218a478588a9ea88a20e32dca00d">SMC_PMPROT_AVLLS</a>(0);  <span class="comment">// Allow very low leakage stop mode</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#ifndef SMC_PMCTRL_LPWUI</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;   <span class="comment">// Power Mode Control Register</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;   <span class="keyword">static</span> constexpr uint8_t pmctrl =  </div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;      <a class="code" href="group___s_m_c___register___masks___g_r_o_u_p.html#ga14b0e2f1e0a9dae353f8c8514617137a">SMC_PMCTRL_LPWUI</a>(1);   <span class="comment">// Low Power Wake Up on Interrupt</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;   <span class="comment">// VLLS Control Register</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_smc_info.html#a13aba0ec51a2462d71eb62f73fdd3b28"> 2861</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t stopctrl =  </div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#ifdef SMC_STOPCTRL_PSTOPO</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;      SMC_STOPCTRL_PSTOPO(0) |  <span class="comment">// Partial Stop Option (if present)</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;      <a class="code" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaac6a41dda8ce84c5d1c5b7d4513e3e4c">SMC_STOPCTRL_PORPO</a>(0) |  <span class="comment">// POR Power Option</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#ifdef SMC_STOPCTRL_LPOPO</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;      SMC_STOPCTRL_LPOPO(0) |  <span class="comment">// POR Power Option (if present)</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;      <a class="code" href="group___s_m_c___register___masks___g_r_o_u_p.html#gaf3dd481ac9c732560a8b109990947dae">SMC_STOPCTRL_LLSM</a>(0);   <span class="comment">// LLS or VLLS Mode Control</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;};</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment"> * End group SMC_Group</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment"> * @addtogroup SPI_Group SPI, Serial Peripheral Interface</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment"> * @brief Abstraction for Serial Peripheral Interface</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___s_p_i___group.html#ga8f12870d8ae5f2012e1748ba3fd6f821"> 2884</a></span>&#160;<span class="preprocessor">#define USBDM_SPI0_IS_DEFINED </span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment"> * Peripheral information for SPI, Serial Peripheral Interface.</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html"> 2891</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_spi0_info.html">Spi0Info</a> {</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#ae88bb00bb37987688a6ad58dc78fc45d"> 2894</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_s_p_i___type.html">SPI_Type</a> *spi   = (<span class="keyword">volatile</span> <a class="code" href="struct_s_p_i___type.html">SPI_Type</a> *)<a class="code" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gad6874c2719efc1ecc08b11044fb82b8f">SPI0_BasePtr</a>;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a7ee8e44ae71af48eca2284983d1c4bdc"> 2897</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a6eba1d8f0078fc96d96d1c9d55f45abd"> 2900</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6cfd673689486764c72caf5eeba1513c">SIM_SCGC6_SPI0_MASK</a>;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a1240a6b0e50972e63cf3cab6fd2708f2"> 2903</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a2e4ff8b6d1a697d0a2f292fd3cb5dda3"> 2906</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#aaa06df879d042c8925ab736ca421019d"> 2909</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>};</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;   <span class="comment">// Template:spi0_mk_pcsis6</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a7148ebbb602da475a9c19fb9e5bf51aa"> 2914</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a1dbc7124ad371c2273955701774dce71"> 2917</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#ifdef SPI_CTAR_LSBFE_SHIFT</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">   //! Default communication mode: order, clock phase and clock polarity</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a377798a8a817a73f3bbc2570cbb7a118"> 2921</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t modeValue = </div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;      <a class="code" href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4c9cea463fa7641c820c5622500cd296">SPI_CTAR_LSBFE</a>(0)| <span class="comment">// LSB or MSB first</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;      <a class="code" href="group___s_p_i___register___masks___g_r_o_u_p.html#gacdc3b6863744321da04658ee05d0d599">SPI_CTAR_MODE</a>(0);  <span class="comment">// Mode (CPOL+CPHA)</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;</div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a2dad54ffb36553209116f3ceebd8e97b"> 2927</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_spi0_info.html#a2dad54ffb36553209116f3ceebd8e97b">getClockFrequency</a>() {</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">SystemBusClock</a>;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;   }</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">   //! Default speed (Hz)</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a1020c03e7cc07b4b6d7fc181d54779cf"> 2932</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t speed = </div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;      10000000;</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#aae41ef1453ae8298984cbd17a5ad889c"> 2936</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 8;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#a917f4af024e07efc168e4056b60d239f"> 2939</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;         <span class="comment">/*   0: SPI0_SCK             = PTD1 (D13)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60">GPIOD_BasePtr</a>,  1,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(2)|defaultPcrValue  },</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;         <span class="comment">/*   1: SPI0_SIN             = PTD3 (D12)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60">GPIOD_BasePtr</a>,  3,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(2)|defaultPcrValue  },</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;         <span class="comment">/*   2: SPI0_SOUT            = PTD2 (D11)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60">GPIOD_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(2)|defaultPcrValue  },</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;         <span class="comment">/*   3: SPI0_PCS0            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;         <span class="comment">/*   4: SPI0_PCS1            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;         <span class="comment">/*   5: SPI0_PCS2            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;         <span class="comment">/*   6: SPI0_PCS3            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;         <span class="comment">/*   7: SPI0_PCS4            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;   };</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#acd0593a4a824aa4ee2263c76142ee449"> 2957</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_spi0_info.html#acd0593a4a824aa4ee2263c76142ee449">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>);</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(2)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x000EUL);</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;   }</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_spi0_info.html#ab04e4de2d0e848625f375c4382b6f0fd"> 2966</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_spi0_info.html#ab04e4de2d0e848625f375c4382b6f0fd">clearPCRs</a>() {</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">PORTD_CLOCK_MASK</a>);</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0xEU);</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;   }</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;};</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment"> * End group SPI_Group</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="comment"> * @addtogroup TSI_Group TSI, Low-leakage Wake-up Unit</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment"> * @brief Abstraction for Low-leakage Wake-up Unit</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___t_s_i___group.html#ga83833340dd39b5c84eaceb8d3782e08d"> 2983</a></span>&#160;<span class="preprocessor">#define USBDM_TSI0_IS_DEFINED </span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment"> * Peripheral information for TSI, Low-leakage Wake-up Unit.</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html"> 2990</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html">Tsi0Info</a> {</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a45af08dc9f5ebfca3df05f6ab14254e9"> 2993</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_t_s_i___type.html">TSI_Type</a> *tsi   = (<span class="keyword">volatile</span> <a class="code" href="struct_t_s_i___type.html">TSI_Type</a> *)<a class="code" href="group___t_s_i___peripheral__access__layer___g_r_o_u_p.html#gab25ace14bcda1476d97f2a02bdd15272">TSI0_BasePtr</a>;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a7914da4fe391cbd0152e0f581fdbcac3"> 2996</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a36cac35144bb3003a96fe06c4cf6eecb"> 2999</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac2249f882745d0ccc36201a5791517c4">SIM_SCGC5_TSI0_MASK</a>;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#abf7a06d35c400e08744fa401a60b814c"> 3002</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC5));</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a4cff68ea106ab7f8a2019d89f39bd9ce"> 3005</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a79841ab1d9a6df92bc9ac0d7c950e759"> 3008</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>};</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;   <span class="comment">// Template:tsi0_mk</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a51afc1ec97df923d1f21cad7bd7133c0"> 3012</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t tsi_gencs = \</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;      TSI_GENCS_STPE(0)       |  <span class="comment">// TSI STOP Enable</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga3ae0930dcc693d3273c5454b113184cd">TSI_GENCS_STM</a>(0)        |  <span class="comment">// Scan Trigger Mode</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga4f97d9b111217d817cd8efa1530b5a1d">TSI_GENCS_ESOR</a>(1)       |  <span class="comment">// EOS or OOR Interrupt select</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab3d555055a426dd7aeff9bbd54b551ab">TSI_GENCS_ERIE</a>(0)       |  <span class="comment">// Error Interrupt Enable</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga9c7ddea024f5bc341de68220d105d3e2">TSI_GENCS_TSIIE</a>(0)      |  <span class="comment">// Touch Sensing Input Interrupt Module Enable</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga0562bb631fc7da30eaf08301b5430d53">TSI_GENCS_PS</a>(3)         |  <span class="comment">// Electrode Oscillator Prescaler</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gad18125542d6e5cebc57833da32c13668">TSI_GENCS_NSCN</a>(8-1)     |  <span class="comment">// Consecutive Scan number</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga5f9e7baedd6e7f7ec92e1bab82bb3dfe">TSI_GENCS_LPSCNITV</a>(9)   |  <span class="comment">// Low-Power Mode Scan Interval</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga55dd0115bf164ab76e7cfacb906f9f7e">TSI_GENCS_LPCLKS</a>(0);       <span class="comment">// Low-Power Mode Clock Source</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;</div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a2c4a2056c8b44069adc5920b1e2321c2"> 3023</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t tsi_scanc = \</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;      TSI_SCANC_AMPSC(3)           |  <span class="comment">// Active Mode Prescaler</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga05d062b9f97d4ca27064c11d6f3f87de">TSI_SCANC_AMCLKS</a>(0)          |  <span class="comment">// Active Mode Clock Source</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab0764cbb77dcb8cc732dc8c14cde3a31">TSI_SCANC_SMOD</a>(8)            |  <span class="comment">// Scan Period Modulus</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gaf434aa3bc5313f222d0c9428f6ff8091">TSI_SCANC_EXTCHRG</a>((16/2)-1)  |  <span class="comment">// External Oscillator Charge Current select</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab6393f9ad5a89ba4cdfb7428ab56e40b">TSI_SCANC_REFCHRG</a>((16/2)-1);    <span class="comment">// Reference Oscillator Charge Current select</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a8cc2a0d6ae2e10a1547e3d1bfd627cd4"> 3030</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t tsi_pen = \</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;      (6) |    <span class="comment">// Pins enable channel as TSI inputs</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga0762fb1a56882d5a6aafb368d27dce71">TSI_PEN_LPSP</a>(1);    <span class="comment">// Low Power Scan channel</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a94bd907e01ce690f23535dbd9f4919ee"> 3034</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t tsi_threshold = \</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;      TSI_THRESHOLD_LTHH(0) |   <span class="comment">// Low Power Channel Low Threshold value</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;      <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#gab4a689790fcdc87fe13d8f21caba206f">TSI_THRESHOLD_HTHH</a>(0);    <span class="comment">// Low Power Channel High Threshold value</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">    * Get input clock when configured in Active mode</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">    * @return frequency on Hz</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a6136fb2363d5715f2b80dc11a29774bd"> 3043</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a6136fb2363d5715f2b80dc11a29774bd">getInputClockFrequency</a>() {</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;      <span class="keywordflow">switch</span>(tsi-&gt;SCANC&amp;<a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga020a126e5eafeff150a1b960bc17679f">TSI_SCANC_AMCLKS_MASK</a>) {</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga05d062b9f97d4ca27064c11d6f3f87de">TSI_SCANC_AMCLKS</a>(0):  <span class="keywordflow">return</span> 1000;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga05d062b9f97d4ca27064c11d6f3f87de">TSI_SCANC_AMCLKS</a>(1):  <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_mcg_info.html#afdde2c9500ae8e77aa6ceed770353fca">McgInfo::getMcgIrClock</a>();</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga05d062b9f97d4ca27064c11d6f3f87de">TSI_SCANC_AMCLKS</a>(2):  <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_osc0_info.html#aa43a3856522643193b54cc6e7ad41c40">Osc0Info::getOscerClock</a>();</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;      }</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;   }</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">    * Get input clock when configured in low power mode</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">    * @return frequency on Hz</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a62198411654c31401dd6c2c937da683e"> 3057</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#a62198411654c31401dd6c2c937da683e">getLowPowerInputClockFrequency</a>() {</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;      <span class="keywordflow">switch</span>(tsi-&gt;GENCS&amp;<a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga10761aaf1cd7148018bd3ae41583e66c">TSI_GENCS_LPCLKS_MASK</a>) {</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga55dd0115bf164ab76e7cfacb906f9f7e">TSI_GENCS_LPCLKS</a>(0):  <span class="keywordflow">return</span> 1000;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;         <span class="keywordflow">case</span> <a class="code" href="group___t_s_i___register___masks___g_r_o_u_p.html#ga55dd0115bf164ab76e7cfacb906f9f7e">TSI_GENCS_LPCLKS</a>(1):  <span class="keywordflow">return</span> <a class="code" href="class_u_s_b_d_m_1_1_sim_info.html#a5515de79528545cdf941b0f5c7c9a23f">SimInfo::getErc32kClock</a>();</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;      }</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;   }</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a712357ba37ce6c976ac6357923439dfe"> 3066</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a595293f596c655309227943358ce2017"> 3069</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a76cdc5cc14be24bc17c727d201d1e075"> 3072</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 16;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#a0156febcae2226c4c863a89ebf299592"> 3075</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;         <span class="comment">/*   0: TSI0_CH0             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;         <span class="comment">/*   1: TSI0_CH1             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;         <span class="comment">/*   2: TSI0_CH2             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;         <span class="comment">/*   3: TSI0_CH3             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;         <span class="comment">/*   4: TSI0_CH4             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;         <span class="comment">/*   5: TSI0_CH5             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;         <span class="comment">/*   6: TSI0_CH6             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;         <span class="comment">/*   7: TSI0_CH7             = PTB2 (D15)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;         <span class="comment">/*   8: TSI0_CH8             = PTB3 (D14)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  3,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;         <span class="comment">/*   9: TSI0_CH9             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;         <span class="comment">/*  10: TSI0_CH10            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;         <span class="comment">/*  11: TSI0_CH11            = PTB18 (Touch1)                 */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  18,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;         <span class="comment">/*  12: TSI0_CH12            = PTB19 (Touch2)                 */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  19,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;         <span class="comment">/*  13: TSI0_CH13            = PTC0 (A0)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  0,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;         <span class="comment">/*  14: TSI0_CH14            = PTC1 (A1)                      */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  1,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;         <span class="comment">/*  15: TSI0_CH15            = PTC2 (D10)                     */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a>,  2,   <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|defaultPcrValue  },</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;   };</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#af86e28b635ab4393883026d8a1a52830"> 3101</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#af86e28b635ab4393883026d8a1a52830">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x000CUL);</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCHR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f">PORT_GPCHR_GPWE</a>(0x000CUL);</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x0007UL);</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;   }</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_tsi0_info.html#ad208bb9733195d2343f121420e319bdc"> 3112</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_tsi0_info.html#ad208bb9733195d2343f121420e319bdc">clearPCRs</a>() {</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>|<a class="code" href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">PORTC_CLOCK_MASK</a>);</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0xCU);</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCHR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f">PORT_GPCHR_GPWE</a>(0xCU);</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a>)-&gt;GPCLR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a>(0x7U);</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;   }</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;};</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment"> * End group TSI_Group</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment"> * @addtogroup UART_Group UART, Universal Asynchronous Receiver/Transmitter</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment"> * @brief Abstraction for Universal Asynchronous Receiver/Transmitter</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___u_a_r_t___group.html#gaf5abe82b1ed7d31e90fda0abe9033d2e"> 3131</a></span>&#160;<span class="preprocessor">#define USBDM_UART0_IS_DEFINED </span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment"> * Peripheral information for UART, Universal Asynchronous Receiver/Transmitter.</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html"> 3138</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_uart0_info.html">Uart0Info</a> {</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#aed40520ed2dbfc0608647f541296db17"> 3141</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a> *uart   = (<span class="keyword">volatile</span> <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="code" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gac8d7e2b7652b3153505f8b05406a9a74">UART0_BasePtr</a>;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#ac33a5309edfcef63e59e30feb17da201"> 3144</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a12824c8c732ede5e513f7e3dba4feeb0"> 3147</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8fc8faeefc38393c83454ceba120d5df">SIM_SCGC4_UART0_MASK</a>;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a301e12da003921c0d6d088efe286b901"> 3150</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a83628304569eda0a390dd3fd0561319f"> 3153</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#aad3967e39dacc77489aaa2afe897e211"> 3156</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>};</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;   <span class="comment">// Template:uart0_mk10d10_c7816_cea709</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a24882426b22eae08d8e0f1e78862594c"> 3161</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a1b3d1518658d328bcb201c747d4b7ab2"> 3164</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a2728ca92965f501bd814e0b9ea893376"> 3166</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> statusNeedsWrite = <span class="keyword">false</span>;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a6f640a9df637dc374cebd257e43bdb9d"> 3168</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t defaultBaudRate = 115200;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">    * Get input clock frequency</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment">    * @return Input clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#acc584e3dda9bfff14f1bee6f104d51e1"> 3175</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_uart0_info.html#acc584e3dda9bfff14f1bee6f104d51e1">getInputClockFrequency</a>() {</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#ae273916efc481beb47089bdea2c8f415">SystemCoreClock</a>;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;   }</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a79adfd984086e2af6e47fc2beeb785cf"> 3180</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 5;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#ad332e35e2418ec4a5fa9baa1bf74a9ae"> 3183</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;         <span class="comment">/*   0: UART0_TX             = PTB17 (ConTx)                  */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  17,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|defaultPcrValue  },</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;         <span class="comment">/*   1: UART0_RX             = PTB16 (ConRx)                  */</span>  { <a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>, <a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>,  <a class="code" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a>,  16,  <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|defaultPcrValue  },</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;         <span class="comment">/*   2: UART0_RTS_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;         <span class="comment">/*   3: UART0_CTS_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;         <span class="comment">/*   4: UART0_COL_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;   };</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#aa453b541cfd82354694a5fa26c3496e2"> 3198</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_uart0_info.html#aa453b541cfd82354694a5fa26c3496e2">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>);</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCHR = pcrValue|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(3)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f">PORT_GPCHR_GPWE</a>(0x0003UL);</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;   }</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart0_info.html#a456d739f7bc182edcdc32d34df32e039"> 3207</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_uart0_info.html#a456d739f7bc182edcdc32d34df32e039">clearPCRs</a>() {</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;      enablePortClocks(<a class="code" href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">PORTB_CLOCK_MASK</a>);</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;      ((<a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a> *)<a class="code" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a>)-&gt;GPCHR = <a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(0)|<a class="code" href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f">PORT_GPCHR_GPWE</a>(0x3U);</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;   }</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;};</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___u_a_r_t___group.html#ga89ec9be136d7b30dd8d2766eb54bdc2f"> 3215</a></span>&#160;<span class="preprocessor">#define USBDM_UART1_IS_DEFINED </span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment"> * Peripheral information for UART, Universal Asynchronous Receiver/Transmitter.</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html"> 3222</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_uart1_info.html">Uart1Info</a> {</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a45031ddc8eedd6a972323ee12004a7c6"> 3225</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a> *uart   = (<span class="keyword">volatile</span> <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="code" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa4e4b3f8fca364b25f7f8751430980de">UART1_BasePtr</a>;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a2575b7433e4e55111d65c15747ae709d"> 3228</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#ab255cf9ff0eddffbba26fa3eefc2e776"> 3231</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga24a3ebc9f4c6154041b1a39b33f3c121">SIM_SCGC4_UART1_MASK</a>;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a6d392b2d86b5e0fbe7998ddf58080241"> 3234</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a01150cdd946d7fcc4d33ce64a581fb1d"> 3237</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#aa90ec7f16e6c8d2119ba1fc177e785fd"> 3240</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>};</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;   <span class="comment">// Template:uart1_mk10d5</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a2a7a707a522ba2a1fce232735ead9aff"> 3245</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a48581a9b2574a60d325ffa7212f77ae0"> 3248</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a85fc7d2aa8f1ac151ac9cb87e4c82ea4"> 3250</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> statusNeedsWrite = <span class="keyword">false</span>;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a23b1ad885bc86b3183322e9536190068"> 3252</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t defaultBaudRate = 115200;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="comment">    * Get input clock frequency</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment">    * @return Input clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a2039737486a5c9a9eee970e2538736ec"> 3259</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_uart1_info.html#a2039737486a5c9a9eee970e2538736ec">getInputClockFrequency</a>() {</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#ae273916efc481beb47089bdea2c8f415">SystemCoreClock</a>;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;   }</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#adc0f5f1458a5993dd33644aafe6dc3d6"> 3264</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 4;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a994184161c241f4f66a4753ac87df10b"> 3267</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;         <span class="comment">/*   0: UART1_TX             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;         <span class="comment">/*   1: UART1_RX             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;         <span class="comment">/*   2: UART1_RTS_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;         <span class="comment">/*   3: UART1_CTS_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;   };</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#abb95ddd6649c218a0e99a5ba0db3371f"> 3281</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_uart1_info.html#abb95ddd6649c218a0e99a5ba0db3371f">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;   }</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart1_info.html#a2cb15f2b9c54a539c8b57b8df21abee6"> 3288</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_uart1_info.html#a2cb15f2b9c54a539c8b57b8df21abee6">clearPCRs</a>() {</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;   }</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;};</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___u_a_r_t___group.html#gafe0a73cbdea22c4f83496e1e520838f0"> 3293</a></span>&#160;<span class="preprocessor">#define USBDM_UART2_IS_DEFINED </span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment"> * Peripheral information for UART, Universal Asynchronous Receiver/Transmitter.</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html"> 3300</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_uart2_info.html">Uart2Info</a> {</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a6a1d49c046b411a82c3c8532c3f94ffb"> 3303</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a> *uart   = (<span class="keyword">volatile</span> <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="code" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gab79b549f24bf449b7d3e3992c2076b59">UART2_BasePtr</a>;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a686fa4e0aed696b08f6f58b896cc810e"> 3306</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a7e09285588154e5c5b6a1e49796b2f14"> 3309</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaea7b7b8d6abc055026d4ca7299206597">SIM_SCGC4_UART2_MASK</a>;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a31f8f6d048057be10fad975087fa680a"> 3312</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a8ce0e33b3d94ec0a931d6c777486f89a"> 3315</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#aeacfa241a6c8b4ec2b3f654dc5cff03a"> 3318</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>};</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;   <span class="comment">// Template:uart1_mk10d5</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#add0536178ec7bc9794dcd8fecbfba6d3"> 3323</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a3b19463b9a5a40ce53c3174384e58168"> 3326</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;</div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a38e1c48c1886283d29783390f43473b0"> 3328</a></span>&#160;   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> statusNeedsWrite = <span class="keyword">false</span>;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;</div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#af5e616c54c25f3433b5359583e03dd94"> 3330</a></span>&#160;   <span class="keyword">static</span> constexpr uint32_t defaultBaudRate = 115200;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">    * Get input clock frequency</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">    * @return Input clock frequency as a uint32_t in Hz</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a9f203488fa2d616762028e4d6b8dd25c"> 3337</a></span>&#160;   <span class="keyword">static</span> uint32_t <a class="code" href="class_u_s_b_d_m_1_1_uart2_info.html#a9f203488fa2d616762028e4d6b8dd25c">getInputClockFrequency</a>() {</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">SystemBusClock</a>;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;   }</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a3f3cbb003126d9e7501ac5ee01f55ebe"> 3342</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 4;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a0c2437f329d1d98e6eb7f34104747596"> 3345</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;         <span class="comment">/*   0: UART2_TX             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;         <span class="comment">/*   1: UART2_RX             = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;         <span class="comment">/*   2: UART2_RTS_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;         <span class="comment">/*   3: UART2_CTS_b          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;   };</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a02fc61f08c8508cb0ede1f8a0ef746fc"> 3359</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_uart2_info.html#a02fc61f08c8508cb0ede1f8a0ef746fc">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;   }</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_uart2_info.html#a53a2116d90ce2353cb07b46e95629abf"> 3366</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_uart2_info.html#a53a2116d90ce2353cb07b46e95629abf">clearPCRs</a>() {</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;   }</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;};</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment"> * End group UART_Group</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment"> * @addtogroup USB_Group USB, USB OTG Controller</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment"> * @brief Abstraction for USB OTG Controller</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___u_s_b___group.html#gab9318790740c7cc68b0b114f184c356f"> 3380</a></span>&#160;<span class="preprocessor">#define USBDM_USB0_IS_DEFINED </span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment"> * Peripheral information for USB, USB OTG Controller.</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html"> 3387</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_usb0_info.html">Usb0Info</a> {</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a3d3f88100cabccebc4f3462000588401"> 3390</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_u_s_b___type.html">USB_Type</a> *usb   = (<span class="keyword">volatile</span> <a class="code" href="struct_u_s_b___type.html">USB_Type</a> *)<a class="code" href="group___u_s_b___peripheral__access__layer___g_r_o_u_p.html#ga967fd48cf549dbb78b9a6a07a98c3d37">USB0_BasePtr</a>;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#acf140c74aa5ee73b3c64dd705f17c2df"> 3393</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a7600917849058e9fb5d7dc01ab57c631"> 3396</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#ga136bfa98e3aafded899c9806d5410d4d">SIM_SCGC4_USBOTG_MASK</a>;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a4a502bbeb5a139b5518d5a7c83593d2a"> 3399</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a2a71809c95728abdd90ebef44f090683"> 3402</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 1;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">   //! IRQ numbers for hardware</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a0272f8b57d1e4e37e31f130db40cbcb9"> 3405</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> irqNums[]  = {<a class="code" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>};</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;   <span class="comment">// Template:usb0_otg_c</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">   //! Class based callback handler has been installed in vector table</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a4f3838d8a0a5c8626087da3bdab66418"> 3410</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">bool</span> irqHandlerInstalled = (0 == 1);</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">   //! Default IRQ level</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a3864b8a26df0c36cd13d8e6f66ed9489"> 3413</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqLevel =  0;</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a01a2cfd53a116478139b2114071493a9"> 3416</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 4;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a9638ccae27064c0275dd879f4eaf06d6"> 3419</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;         <span class="comment">/*   0: USB0_DM              = USB0_DM (USB0_DM)              */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;         <span class="comment">/*   1: USB0_DP              = USB0_DP (USB0_DP)              */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;         <span class="comment">/*   2: USB_CLKIN            = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;         <span class="comment">/*   3: USB_SOF_OUT          = --                             */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">UNMAPPED_PCR</a>, 0 },</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;   };</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#aacf5a249f14154a12fa77796c160eee5"> 3433</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_usb0_info.html#aacf5a249f14154a12fa77796c160eee5">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;   }</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usb0_info.html#a37ab4af3c5b3675e72c5229b8f2b83ce"> 3440</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_usb0_info.html#a37ab4af3c5b3675e72c5229b8f2b83ce">clearPCRs</a>() {</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;   }</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;};</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment"> * End group USB_Group</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="comment"> * @addtogroup USBDCD_Group USBDCD, USB Device Charger Detection</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment"> * @brief Abstraction for USB Device Charger Detection</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___group.html#ga6879710bf244ce6079b82e46a5f68376"> 3454</a></span>&#160;<span class="preprocessor">#define USBDM_USBDCD_IS_DEFINED </span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment"> * Peripheral information for USBDCD, USB Device Charger Detection.</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usbdcd_info.html"> 3461</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_usbdcd_info.html">UsbdcdInfo</a> {</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usbdcd_info.html#aef5a63d7b9ab51b94e92346c0fcd62e8"> 3464</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a> *usbdcd   = (<span class="keyword">volatile</span> <a class="code" href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a> *)<a class="code" href="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p.html#ga0dd4c3b1dad9a104b7d9125e0a127a3c">USBDCD_BasePtr</a>;</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usbdcd_info.html#a89a917ab6cf1b8b90f0c143eda7e8237"> 3467</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gaffd5a351cb6080fec607562adabf3d21">SIM_SCGC6_USBDCD_MASK</a>;</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usbdcd_info.html#a618db3d9402c961818957623a28cb4fa"> 3470</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC6));</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_usbdcd_info.html#ab4f981f767bbb71bcc6856219c9cdb1a"> 3473</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;   <span class="comment">// Template:usbdcd_v1_1</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;};</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment"> * End group USBDCD_Group</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment"> * @addtogroup VREF_Group VREF, Voltage Reference</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment"> * @brief Abstraction for Voltage Reference</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___v_r_e_f___group.html#ga06a58c1195fb654bf130562cddef55ae"> 3488</a></span>&#160;<span class="preprocessor">#define USBDM_VREF_IS_DEFINED </span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment"> * Peripheral information for VREF, Voltage Reference.</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment"> * This may include pin information, constants, register addresses, and default register values,</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment"> * along with simple accessor functions.</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html"> 3495</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_u_s_b_d_m_1_1_vref_info.html">VrefInfo</a> {</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment">   //! Hardware base pointer</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#ab785f3bca0cdfb42a56688db4c8e3d5b"> 3498</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> <a class="code" href="struct_v_r_e_f___type.html">VREF_Type</a> *vref   = (<span class="keyword">volatile</span> <a class="code" href="struct_v_r_e_f___type.html">VREF_Type</a> *)<a class="code" href="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p.html#ga128e4a8bc36434832606316bec5252a6">VREF_BasePtr</a>;</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">   //! Base value for PCR (excluding MUX value)</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#a41222ee2f45b18b715f07fa7311b83ab"> 3501</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t defaultPcrValue  = DEFAULT_PCR;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment">   //! Clock mask for peripheral</span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#af83f2b7fbca9aeea2b97a8539a711ef6"> 3504</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t clockMask = <a class="code" href="group___s_i_m___register___masks___g_r_o_u_p.html#gab32de0f8a4b83a05b226638154da75c0">SIM_SCGC4_VREF_MASK</a>;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment">   //! Address of clock register for peripheral</span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#a085ce4fe166085dbf4c4502beda451c6"> 3507</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keyword">volatile</span> uint32_t *clockReg  = (<span class="keyword">volatile</span> uint32_t *)(<a class="code" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="code" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC4));</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">   //! Number of IRQs for hardware</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#a88fd2e6ba92109eae437a2d88cd52bd8"> 3510</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr uint32_t irqCount  = 0;</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;   <span class="comment">// Template:vref_c</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#ae5370ac2c1a435d7ff10476beea86d02"> 3514</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t vref_trm = </div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;       <a class="code" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gaaa2d50a050e401275bb8db441075a60c">VREF_TRM_CHOPEN</a>(1) | <span class="comment">// Chop oscillator enable</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;       <a class="code" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7b200f282af693ea614c6bb380a5bfb8">VREF_TRM_TRIM</a>(32);   <span class="comment">// Trim bits </span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#a87f558d506b28ab3e99ae2b1ecfae44d"> 3518</a></span>&#160;   <span class="keyword">static</span> constexpr uint8_t vref_sc = </div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;       <a class="code" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7a5994dbf9e379f63aea014ab33e4822">VREF_SC_VREFEN</a>(1) |   <span class="comment">// Internal Voltage Reference enable</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;       <a class="code" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gac93682ccff6c6c12d1929940d197020a">VREF_SC_REGEN</a>(1) |    <span class="comment">// Regulator enable</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;       <a class="code" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gab383d7f445ab9bf9266da50107d30f7f">VREF_SC_ICOMPEN</a>(1) |  <span class="comment">// Second order curvature compensation enable</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;       <a class="code" href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga2bd98e877f61a410c3226d6472365b5e">VREF_SC_MODE_LV</a>(1);   <span class="comment">// Buffer Mode selection </span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">   //! Number of signals available in info table</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#aa557d61b634f27ce4cedb71545848b36"> 3525</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <span class="keywordtype">int</span> numSignals  = 1;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">   //! Information for each signal of peripheral</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#acd5d1b0d0e2d181ab935d9fde9c973fe"> 3528</a></span>&#160;<span class="comment"></span>   <span class="keyword">static</span> constexpr <a class="code" href="struct_u_s_b_d_m_1_1_pcr_info.html">PcrInfo</a>  info[] = {</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;         <span class="comment">//      Signal                 Pin                                 clockMask          pcrAddress      gpioAddress     bit  PCR value</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;         <span class="comment">/*   0: VREF_OUT             = VREF_OUT (A6)                  */</span>  { 0, 0, 0, <a class="code" href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">FIXED_NO_PCR</a>, 0 },</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;   };</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">    * Initialise pins used by peripheral</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">    * </span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">    * @param pcrValue PCR value controlling pin options</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#a32824c769124db6513c5b2314a830c86"> 3539</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_vref_info.html#a32824c769124db6513c5b2314a830c86">initPCRs</a>(uint32_t pcrValue=defaultPcrValue) {</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;      (void)pcrValue;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;   }</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">   /**</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">    * Resets pins used by peripheral</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="class_u_s_b_d_m_1_1_vref_info.html#a5a85a7e8110db25729d41c8fdbdeaa73"> 3546</a></span>&#160;   <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="class_u_s_b_d_m_1_1_vref_info.html#a5a85a7e8110db25729d41c8fdbdeaa73">clearPCRs</a>() {</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;   }</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;};</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment"> * End group VREF_Group</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment"> * End group USBDM_Group</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;} <span class="comment">// End namespace USBDM</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="adc_8h.html">adc.h</a>&quot;</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ftm_8h.html">ftm.h</a>&quot;</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpio_8h.html">gpio.h</a>&quot;</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment"> * Namespace enclosing USBDM classes</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespace_u_s_b_d_m.html">USBDM</a> {</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment"> * @addtogroup USBDM_Group USBDM Peripheral Interface</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment"> * @brief Hardware Peripheral Interface and library</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment"> * @addtogroup ADC_Group ADC, Analogue Input</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment"> * @brief Abstraction for Analogue Input</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#ga7cc39c654560e8eae93149e29189854b"> 3582</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_A11</a>              = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;0&gt;</a>;</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">//using adc_A11              = const USBDM::Adc0Channel&lt;19&gt;;</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#gaded6c421a397cf2b449362e2a7b8cb0b"> 3584</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_A9</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;3&gt;</a>;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">//using adc_A9               = const USBDM::Adc0Channel&lt;21&gt;;</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#ga4e05300c4375e240b10b6a59763a276f"> 3586</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_A10</a>              = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;0&gt;</a>;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">//using adc_A10              = const USBDM::Adc0Channel&lt;0&gt;;</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#ga2a7cb1b1759783e3e16290f436e48d09"> 3588</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_A8</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;3&gt;</a>;</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment">//using adc_A8               = const USBDM::Adc0Channel&lt;3&gt;;</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#gaff72cc3cbdcb7f86dc6024c4f60d751f"> 3590</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_A7</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;23&gt;</a>;</div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#ga7f867b4924b2ad3b797ff3cc968f13de"> 3591</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_D15</a>              = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;12&gt;</a>;</div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#gae3c539bb185ff9101498938a3fc7c386"> 3592</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_D14</a>              = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;13&gt;</a>;</div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#ga7abb656239e1df6cdd372cb85c3976d2"> 3593</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_A0</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;14&gt;</a>;</div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#ga7fe9c6938e71b8e5e30624103b9bb589"> 3594</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_A1</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;15&gt;</a>;</div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___a_d_c___group.html#ga888f4e6bb933d47cad6623cd00b8ffb9"> 3595</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">adc_D10</a>              = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel&lt;4&gt;</a>;<span class="comment"></span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment"> * End group ADC_Group</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment"> * @addtogroup FTM_Group FTM, PWM, Input capture and Output compare</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment"> * @brief Abstraction for PWM, Input capture and Output compare</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga6f1b282381e32f39c2c7ce61a7e8015e"> 3605</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_D5</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;6&gt;</a>;</div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga53323bdc92eddb64c9977db7c4d9e4f2"> 3606</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_D9</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;7&gt;</a>;</div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga91ce9d51eb4c3f6f5810005fbbff4214"> 3607</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_LED_BLUE</a>         = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;7&gt;</a>;</div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#gad2de550abe4fe420aa550f401588fdcb"> 3608</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_D21</a>              = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;1&gt;</a>;</div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga070e5d09c3c60dfae502ad339c38df9d"> 3609</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_D6</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;2&gt;</a>;</div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#gaddcd0209a35797dcf787fc5a5abd03f5"> 3610</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_LED_RED</a>          = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;2&gt;</a>;</div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#gab21a89f339961c6cc2dad42b8f85b604"> 3611</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_D7</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;3&gt;</a>;</div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga4ee67bc702294e4dfdd90c5f09ef38e3"> 3612</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_D3</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;4&gt;</a>;</div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga021d225c831489c5d980cd7e739c57d2"> 3613</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_LED_GREEN</a>        = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;4&gt;</a>;</div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga1620ead62656d312ef68f7fe3221dbf9"> 3614</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">ftm_A3</a>               = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel&lt;5&gt;</a>;</div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___f_t_m___group.html#ga89a9185fea5c2c12097bd729d6d932f6"> 3615</a></span>&#160;<span class="keyword">using</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_channel.html">ftm_D24</a>              = <span class="keyword">const</span> <a class="code" href="class_u_s_b_d_m_1_1_ftm1_channel.html">USBDM::Ftm1Channel&lt;1&gt;</a>;<span class="comment"></span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment"> * End group FTM_Group</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment"> * Used to configure pin-mapping before 1st use of peripherals</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group___u_s_b_d_m___group.html#gac1583ceab2863eb2d7f89299357fb5b6">mapAllPins</a>();<span class="comment"></span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment">/** </span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment"> * End group USBDM_Group</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment"> * @}</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;} <span class="comment">// End namespace USBDM</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment"> * @page PinSummary Pin Mapping</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment"> * @section PinsByPinName Pins by Pin Name</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment"> *    Pin Name               |   Functions                                 |  Location                 |  Description  </span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment"> *  ------------------------ | --------------------------------------------|---------------------------| ------------- </span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment"> *  ADC0_DM0                 | ADC0_DM0/ADC0_SE19                          | A11                       | Photo-transistor       </span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment"> *  ADC0_DM3                 | ADC0_DM3/ADC0_SE21                          | A9                        | Temperature sensor       </span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="comment"> *  ADC0_DP0                 | ADC0_DP0/ADC0_SE0                           | A10                       | -       </span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment"> *  ADC0_DP3                 | ADC0_DP3/ADC0_SE3                           | A8                        | -       </span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment"> *  ADC0_SE23                | ADC0_SE23/CMP1_IN3                          | A7                        | -       </span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment"> *  EXTAL32                  | EXTAL32                                     | EXTAL32                   | Reserved(EXTAL32)       </span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment"> *  PTA0                     | JTAG_TCLK/SWD_CLK                           | SWD_CLK                   | Reserved (SWD)       </span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="comment"> *  PTA1                     | FTM0_CH6                                    | D5                        | -       </span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment"> *  PTA2                     | FTM0_CH7                                    | D9/LED_BLUE               | Blue LED, LCD_cs*       </span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment"> *  PTA3                     | JTAG_TMS/SWD_DIO                            | SWD_DIO                   | Reserved (SWD)       </span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment"> *  PTA4                     | FTM0_CH1                                    | D21                       | -       </span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment"> *  PTA5                     | -                                           | D2                        | -       </span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment"> *  PTA12                    | -                                           | D8                        | LCD_Reset*       </span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment"> *  PTA13                    | FTM1_CH1                                    | D24                       | -       </span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment"> *  PTA18                    | EXTAL0                                      | EXTAL0                    | Reserved (EXTAL0)       </span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment"> *  PTA19                    | XTAL0                                       | XTAL0                     | Reserved (XTAL0)       </span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment"> *  PTB0                     | I2C0_SCL                                    | A5/ACC_SCL                | Accelerometer SCL       </span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment"> *  PTB1                     | I2C0_SDA                                    | A4/ACC_SDA                | Accelerometer SDA       </span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment"> *  PTB2                     | ADC0_SE12/TSI0_CH7                          | D15                       | -       </span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment"> *  PTB3                     | ADC0_SE13/TSI0_CH8                          | D14                       | -       </span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment"> *  PTB16                    | UART0_RX                                    | ConRx                     | USB Serial Rx       </span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment"> *  PTB17                    | UART0_TX                                    | ConTx                     | USB Serial Tx       </span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment"> *  PTB18                    | TSI0_CH11                                   | Touch1                    | Touch slider 1       </span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment"> *  PTB19                    | TSI0_CH12                                   | Touch2                    | Touch slider 2       </span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment"> *  PTC0                     | ADC0_SE14/TSI0_CH13                         | A0                        | -       </span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment"> *  PTC1                     | ADC0_SE15/TSI0_CH14                         | A1                        | -       </span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment"> *  PTC2                     | ADC0_SE4b/CMP1_IN0/TSI0_CH15                | D10                       | LCD_backlight       </span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment"> *  PTC3                     | FTM0_CH2                                    | D6/LED_RED                | Red LED       </span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment"> *  PTC4                     | FTM0_CH3                                    | D7                        | -       </span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment"> *  PTC5                     | -                                           | D18                       | -       </span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment"> *  PTC6                     | -                                           | D19/ACC_INT2              | -       </span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment"> *  PTC7                     | -                                           | D20                       | -       </span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment"> *  PTC8                     | CMP0_IN2                                    | D4                        | -       </span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment"> *  PTC9                     | CMP0_IN3                                    | D23                       | -       </span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment"> *  PTC10                    | -                                           | D25                       | -       </span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment"> *  PTC11                    | -                                           | D17/ACC_INT1              | -       </span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment"> *  PTD0                     | -                                           | D16                       | -       </span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment"> *  PTD1                     | SPI0_SCK                                    | D13                       | LCD_sck       </span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment"> *  PTD2                     | SPI0_SOUT                                   | D11                       | LCD_sin       </span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment"> *  PTD3                     | SPI0_SIN                                    | D12                       | -       </span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment"> *  PTD4                     | FTM0_CH4                                    | D3/LED_GREEN              | Green LED       </span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment"> *  PTD5                     | FTM0_CH5                                    | A3                        | -       </span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment"> *  PTD6                     | -                                           | A2                        | -       </span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment"> *  PTD7                     | -                                           | D22                       | -       </span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"> *  PTE0                     | -                                           | D1                        | -       </span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment"> *  PTE1                     | -                                           | D0                        | -       </span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment"> *  RESET_b                  | RESET_b                                     | RESET_b                   | Reserved(Reset button)       </span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment"> *  USB0_DM                  | USB0_DM                                     | USB0_DM                   | Reserved(USB)       </span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment"> *  USB0_DP                  | USB0_DP                                     | USB0_DP                   | Reserved(USB)       </span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment"> *  VBAT                     | VBAT                                        | VBAT                      | -       </span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment"> *  VDD1                     | VDD1                                        | VDD1                      | -       </span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment"> *  VDD2                     | VDD2                                        | VDD2                      | -       </span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment"> *  VDD3                     | VDD3                                        | VDD3                      | -       </span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment"> *  VDDA                     | VDDA                                        | VDDA                      | -       </span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="comment"> *  VOUT33                   | VOUT33                                      | VOUT33                    | -       </span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment"> *  VREFH                    | VREFH                                       | VREFH                     | -       </span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment"> *  VREFL                    | VREFL                                       | VREFL                     | -       </span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment"> *  VREF_OUT                 | VREF_OUT/CMP1_IN5/CMP0_IN5                  | A6                        | -       </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment"> *  VREGIN                   | VREGIN                                      | VREGIN                    | -       </span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment"> *  VSS1                     | VSS1                                        | VSS1                      | -       </span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment"> *  VSS2                     | VSS2                                        | VSS2                      | -       </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment"> *  VSS3                     | VSS3                                        | VSS3                      | -       </span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment"> *  VSSA                     | VSSA                                        | VSSA                      | -       </span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment"> *  XTAL32                   | XTAL32                                      | XTAL32                    | Reserved(XTAL32)       </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="comment"> * @section PinsByLocation Pins by Location</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment"> *    Pin Name               |   Functions                                 |  Location                 |  Description  </span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment"> *  ------------------------ | --------------------------------------------|---------------------------| ------------- </span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment"> *  PTC0                     | ADC0_SE14/TSI0_CH13                         | A0                        | -       </span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment"> *  PTC1                     | ADC0_SE15/TSI0_CH14                         | A1                        | -       </span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment"> *  PTD6                     | -                                           | A2                        | -       </span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment"> *  PTD5                     | FTM0_CH5                                    | A3                        | -       </span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment"> *  PTB1                     | I2C0_SDA                                    | A4/ACC_SDA                | Accelerometer SDA       </span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment"> *  PTB0                     | I2C0_SCL                                    | A5/ACC_SCL                | Accelerometer SCL       </span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment"> *  VREF_OUT                 | VREF_OUT/CMP1_IN5/CMP0_IN5                  | A6                        | -       </span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment"> *  ADC0_SE23                | ADC0_SE23/CMP1_IN3                          | A7                        | -       </span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment"> *  ADC0_DP3                 | ADC0_DP3/ADC0_SE3                           | A8                        | -       </span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment"> *  ADC0_DM3                 | ADC0_DM3/ADC0_SE21                          | A9                        | Temperature sensor       </span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment"> *  ADC0_DP0                 | ADC0_DP0/ADC0_SE0                           | A10                       | -       </span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment"> *  ADC0_DM0                 | ADC0_DM0/ADC0_SE19                          | A11                       | Photo-transistor       </span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment"> *  PTB16                    | UART0_RX                                    | ConRx                     | USB Serial Rx       </span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment"> *  PTB17                    | UART0_TX                                    | ConTx                     | USB Serial Tx       </span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment"> *  PTE1                     | -                                           | D0                        | -       </span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment"> *  PTE0                     | -                                           | D1                        | -       </span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment"> *  PTA5                     | -                                           | D2                        | -       </span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment"> *  PTD4                     | FTM0_CH4                                    | D3/LED_GREEN              | Green LED       </span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment"> *  PTC8                     | CMP0_IN2                                    | D4                        | -       </span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment"> *  PTA1                     | FTM0_CH6                                    | D5                        | -       </span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment"> *  PTC3                     | FTM0_CH2                                    | D6/LED_RED                | Red LED       </span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="comment"> *  PTC4                     | FTM0_CH3                                    | D7                        | -       </span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="comment"> *  PTA12                    | -                                           | D8                        | LCD_Reset*       </span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment"> *  PTA2                     | FTM0_CH7                                    | D9/LED_BLUE               | Blue LED, LCD_cs*       </span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment"> *  PTC2                     | ADC0_SE4b/CMP1_IN0/TSI0_CH15                | D10                       | LCD_backlight       </span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment"> *  PTD2                     | SPI0_SOUT                                   | D11                       | LCD_sin       </span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="comment"> *  PTD3                     | SPI0_SIN                                    | D12                       | -       </span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment"> *  PTD1                     | SPI0_SCK                                    | D13                       | LCD_sck       </span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment"> *  PTB3                     | ADC0_SE13/TSI0_CH8                          | D14                       | -       </span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment"> *  PTB2                     | ADC0_SE12/TSI0_CH7                          | D15                       | -       </span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment"> *  PTD0                     | -                                           | D16                       | -       </span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment"> *  PTC11                    | -                                           | D17/ACC_INT1              | -       </span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment"> *  PTC5                     | -                                           | D18                       | -       </span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment"> *  PTC6                     | -                                           | D19/ACC_INT2              | -       </span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment"> *  PTC7                     | -                                           | D20                       | -       </span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment"> *  PTA4                     | FTM0_CH1                                    | D21                       | -       </span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment"> *  PTD7                     | -                                           | D22                       | -       </span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment"> *  PTC9                     | CMP0_IN3                                    | D23                       | -       </span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment"> *  PTA13                    | FTM1_CH1                                    | D24                       | -       </span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment"> *  PTC10                    | -                                           | D25                       | -       </span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="comment"> *  PTA18                    | EXTAL0                                      | EXTAL0                    | Reserved (EXTAL0)       </span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment"> *  EXTAL32                  | EXTAL32                                     | EXTAL32                   | Reserved(EXTAL32)       </span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment"> *  RESET_b                  | RESET_b                                     | RESET_b                   | Reserved(Reset button)       </span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment"> *  PTA0                     | JTAG_TCLK/SWD_CLK                           | SWD_CLK                   | Reserved (SWD)       </span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment"> *  PTA3                     | JTAG_TMS/SWD_DIO                            | SWD_DIO                   | Reserved (SWD)       </span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment"> *  PTB18                    | TSI0_CH11                                   | Touch1                    | Touch slider 1       </span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment"> *  PTB19                    | TSI0_CH12                                   | Touch2                    | Touch slider 2       </span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment"> *  USB0_DM                  | USB0_DM                                     | USB0_DM                   | Reserved(USB)       </span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment"> *  USB0_DP                  | USB0_DP                                     | USB0_DP                   | Reserved(USB)       </span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment"> *  VBAT                     | VBAT                                        | VBAT                      | -       </span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment"> *  VDD1                     | VDD1                                        | VDD1                      | -       </span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment"> *  VDD2                     | VDD2                                        | VDD2                      | -       </span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment"> *  VDD3                     | VDD3                                        | VDD3                      | -       </span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment"> *  VDDA                     | VDDA                                        | VDDA                      | -       </span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment"> *  VOUT33                   | VOUT33                                      | VOUT33                    | -       </span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment"> *  VREFH                    | VREFH                                       | VREFH                     | -       </span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment"> *  VREFL                    | VREFL                                       | VREFL                     | -       </span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="comment"> *  VREGIN                   | VREGIN                                      | VREGIN                    | -       </span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment"> *  VSS1                     | VSS1                                        | VSS1                      | -       </span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment"> *  VSS2                     | VSS2                                        | VSS2                      | -       </span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment"> *  VSS3                     | VSS3                                        | VSS3                      | -       </span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment"> *  VSSA                     | VSSA                                        | VSSA                      | -       </span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment"> *  PTA19                    | XTAL0                                       | XTAL0                     | Reserved (XTAL0)       </span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment"> *  XTAL32                   | XTAL32                                      | XTAL32                    | Reserved(XTAL32)       </span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment"> * @section PinsByFunction Pins by Function</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment"> *    Pin Name               |   Functions                                 |  Location                 |  Description  </span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment"> *  ------------------------ | --------------------------------------------|---------------------------| ------------- </span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment"> *  PTE1                     | -                                           | D0                        | -       </span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment"> *  ADC0_DM0                 | ADC0_DM0/ADC0_SE19                          | A11                       | Photo-transistor       </span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment"> *  ADC0_DM3                 | ADC0_DM3/ADC0_SE21                          | A9                        | Temperature sensor       </span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment"> *  ADC0_DP0                 | ADC0_DP0/ADC0_SE0                           | A10                       | -       </span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment"> *  ADC0_DP3                 | ADC0_DP3/ADC0_SE3                           | A8                        | -       </span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment"> *  PTC2                     | ADC0_SE4b/CMP1_IN0/TSI0_CH15                | D10                       | LCD_backlight       </span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="comment"> *  PTB2                     | ADC0_SE12/TSI0_CH7                          | D15                       | -       </span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment"> *  PTB3                     | ADC0_SE13/TSI0_CH8                          | D14                       | -       </span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment"> *  PTC0                     | ADC0_SE14/TSI0_CH13                         | A0                        | -       </span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment"> *  PTC1                     | ADC0_SE15/TSI0_CH14                         | A1                        | -       </span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment"> *  ADC0_SE23                | ADC0_SE23/CMP1_IN3                          | A7                        | -       </span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment"> *  PTC8                     | CMP0_IN2                                    | D4                        | -       </span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment"> *  PTC9                     | CMP0_IN3                                    | D23                       | -       </span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment"> *  PTA18                    | EXTAL0                                      | EXTAL0                    | Reserved (EXTAL0)       </span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment"> *  EXTAL32                  | EXTAL32                                     | EXTAL32                   | Reserved(EXTAL32)       </span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment"> *  PTA4                     | FTM0_CH1                                    | D21                       | -       </span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment"> *  PTC3                     | FTM0_CH2                                    | D6/LED_RED                | Red LED       </span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment"> *  PTC4                     | FTM0_CH3                                    | D7                        | -       </span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment"> *  PTD4                     | FTM0_CH4                                    | D3/LED_GREEN              | Green LED       </span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment"> *  PTD5                     | FTM0_CH5                                    | A3                        | -       </span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment"> *  PTA1                     | FTM0_CH6                                    | D5                        | -       </span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment"> *  PTA2                     | FTM0_CH7                                    | D9/LED_BLUE               | Blue LED, LCD_cs*       </span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment"> *  PTA13                    | FTM1_CH1                                    | D24                       | -       </span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment"> *  PTB0                     | I2C0_SCL                                    | A5/ACC_SCL                | Accelerometer SCL       </span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment"> *  PTB1                     | I2C0_SDA                                    | A4/ACC_SDA                | Accelerometer SDA       </span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment"> *  PTA0                     | JTAG_TCLK/SWD_CLK                           | SWD_CLK                   | Reserved (SWD)       </span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment"> *  PTA3                     | JTAG_TMS/SWD_DIO                            | SWD_DIO                   | Reserved (SWD)       </span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment"> *  RESET_b                  | RESET_b                                     | RESET_b                   | Reserved(Reset button)       </span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment"> *  PTD1                     | SPI0_SCK                                    | D13                       | LCD_sck       </span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment"> *  PTD3                     | SPI0_SIN                                    | D12                       | -       </span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment"> *  PTD2                     | SPI0_SOUT                                   | D11                       | LCD_sin       </span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment"> *  PTB18                    | TSI0_CH11                                   | Touch1                    | Touch slider 1       </span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment"> *  PTB19                    | TSI0_CH12                                   | Touch2                    | Touch slider 2       </span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment"> *  PTB16                    | UART0_RX                                    | ConRx                     | USB Serial Rx       </span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment"> *  PTB17                    | UART0_TX                                    | ConTx                     | USB Serial Tx       </span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment"> *  USB0_DM                  | USB0_DM                                     | USB0_DM                   | Reserved(USB)       </span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment"> *  USB0_DP                  | USB0_DP                                     | USB0_DP                   | Reserved(USB)       </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment"> *  VBAT                     | VBAT                                        | VBAT                      | -       </span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment"> *  VDD1                     | VDD1                                        | VDD1                      | -       </span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment"> *  VDD2                     | VDD2                                        | VDD2                      | -       </span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment"> *  VDD3                     | VDD3                                        | VDD3                      | -       </span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment"> *  VDDA                     | VDDA                                        | VDDA                      | -       </span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment"> *  VOUT33                   | VOUT33                                      | VOUT33                    | -       </span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="comment"> *  VREFH                    | VREFH                                       | VREFH                     | -       </span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="comment"> *  VREFL                    | VREFL                                       | VREFL                     | -       </span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="comment"> *  VREF_OUT                 | VREF_OUT/CMP1_IN5/CMP0_IN5                  | A6                        | -       </span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment"> *  VREGIN                   | VREGIN                                      | VREGIN                    | -       </span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment"> *  VSS1                     | VSS1                                        | VSS1                      | -       </span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment"> *  VSS2                     | VSS2                                        | VSS2                      | -       </span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment"> *  VSS3                     | VSS3                                        | VSS3                      | -       </span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment"> *  VSSA                     | VSSA                                        | VSSA                      | -       </span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment"> *  PTA19                    | XTAL0                                       | XTAL0                     | Reserved (XTAL0)       </span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment"> *  XTAL32                   | XTAL32                                      | XTAL32                    | Reserved(XTAL32)       </span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PROJECT_HEADERS_PIN_MAPPING_H */</span><span class="preprocessor"></span></div><div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html_a0aa90140a53eeea34a9837d5fa1eb1c5"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html#a0aa90140a53eeea34a9837d5fa1eb1c5">USBDM::SimInfo::SimAdc0Trigger</a></div><div class="ttdeci">SimAdc0Trigger</div><div class="ttdoc">Select the ADC0 Trigger source in STOP and VLPS modes, or when ADC0 Alternative Trigger is active...</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:559</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdoc">48 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:74</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga001e37bfb6a10a69ac5e60de8fbaf168"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga001e37bfb6a10a69ac5e60de8fbaf168">RTC_WAR_SRW</a></div><div class="ttdeci">#define RTC_WAR_SRW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5315</div></div>
<div class="ttc" id="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p_html_gac8d7e2b7652b3153505f8b05406a9a74"><div class="ttname"><a href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gac8d7e2b7652b3153505f8b05406a9a74">UART0_BasePtr</a></div><div class="ttdeci">#define UART0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7155</div></div>
<div class="ttc" id="group___s_m_c___register___masks___g_r_o_u_p_html_gaf3dd481ac9c732560a8b109990947dae"><div class="ttname"><a href="group___s_m_c___register___masks___g_r_o_u_p.html#gaf3dd481ac9c732560a8b109990947dae">SMC_STOPCTRL_LLSM</a></div><div class="ttdeci">#define SMC_STOPCTRL_LLSM(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5747</div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4090</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html">USBDM::Adc0Info::InfoDM</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:767</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga412e2f31b1d825bddb2855bab7dbdad6"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga412e2f31b1d825bddb2855bab7dbdad6">RTC_RAR_TCRR</a></div><div class="ttdeci">#define RTC_RAR_TCRR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5334</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga773bf2a2c66a8a3658045c17a09c6b25"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga773bf2a2c66a8a3658045c17a09c6b25">CMP_CR1_INV</a></div><div class="ttdeci">#define CMP_CR1_INV(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:602</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t_html_a1cc8d04190476e3ecdb80612db41b3be"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a1cc8d04190476e3ecdb80612db41b3be">USBDM::Ftm1Info::InfoFAULT::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1887</div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:236</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gae3b559637db920847b18d6cebce303d3"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gae3b559637db920847b18d6cebce303d3">SIM_SOPT4_FTM0FLT1</a></div><div class="ttdeci">#define SIM_SOPT4_FTM0FLT1(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5467</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a6d8c8c965348deb9873b99561fd9191bafbd684b0913023e98c00ae97c074af37"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bafbd684b0913023e98c00ae97c074af37">USBDM::FtflInfo::partition_flash16K_eeprom16K</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1494</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga4c9ab830040b30f5ebc3e21f357e3d58"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga4c9ab830040b30f5ebc3e21f357e3d58">RTC_CR_CLKO_MASK</a></div><div class="ttdeci">#define RTC_CR_CLKO_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5240</div></div>
<div class="ttc" id="group___p_d_b___peripheral__access__layer___g_r_o_u_p_html_ga6df083a7e9620b9957008e6edd7eb6b7"><div class="ttname"><a href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html#ga6df083a7e9620b9957008e6edd7eb6b7">PDB0_BasePtr</a></div><div class="ttdeci">#define PDB0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4573</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel_html_a1106932f1b7451298fe42c593e890821"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a1106932f1b7451298fe42c593e890821">USBDM::Pdb0Info::PdbChannel::dly0</a></div><div class="ttdeci">uint32_t dly0</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2612</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a42a2d60ce95403ee93dd84abd5be27ec"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a42a2d60ce95403ee93dd84abd5be27ec">USBDM::DmaSlot_Disabled</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1270</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a286363a55f60f1c21af2847d9e24fde7"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a286363a55f60f1c21af2847d9e24fde7">USBDM::DmaSlot_FTM0_Ch_3</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1285</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdoc">16 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:43</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdoc">46 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:72</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_vref_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_vref_info.html">USBDM::VrefInfo</a></div><div class="ttdoc">Peripheral information for VREF, Voltage Reference. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3495</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga51d909264c2944ea7fb47356aa705536"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga51d909264c2944ea7fb47356aa705536">SIM_SOPT5_UART1RXSRC</a></div><div class="ttdeci">#define SIM_SOPT5_UART1RXSRC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5495</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdoc">41 FlexTimer Module </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:67</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_i2s0_info_html_aeab89b159aee24928b4ec0e7d0bc209c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_i2s0_info.html#aeab89b159aee24928b4ec0e7d0bc209c">USBDM::I2s0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2279</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_gab96d1c95a5c8ef96cf9369822ac387f6"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#gab96d1c95a5c8ef96cf9369822ac387f6">CMP_CR1_SE</a></div><div class="ttdeci">#define CMP_CR1_SE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:611</div></div>
<div class="ttc" id="group___m_c_g___register___masks___g_r_o_u_p_html_gac1a1e06d2189b74b5587b53d3104cb4a"><div class="ttname"><a href="group___m_c_g___register___masks___g_r_o_u_p.html#gac1a1e06d2189b74b5587b53d3104cb4a">MCG_C7_OSCSEL</a></div><div class="ttdeci">#define MCG_C7_OSCSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4247</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8adc16537f9ead26faa98ebb902f226af2"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8adc16537f9ead26faa98ebb902f226af2">USBDM::McgInfo::ClockMode_BLPI</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:328</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8abb48a95c764dfefa9a1f3ac9e70a2903"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8abb48a95c764dfefa9a1f3ac9e70a2903">USBDM::DmaSlot_AlwaysEnabled0</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1302</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga37d8f4b0de3a75590548d8f3b6686b95"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga37d8f4b0de3a75590548d8f3b6686b95">LPTMR_PSR_PRESCALE</a></div><div class="ttdeci">#define LPTMR_PSR_PRESCALE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4052</div></div>
<div class="ttc" id="group___o_s_c___register___masks___g_r_o_u_p_html_ga7475d176c4bae67579b611847b67c53c"><div class="ttname"><a href="group___o_s_c___register___masks___g_r_o_u_p.html#ga7475d176c4bae67579b611847b67c53c">OSC_CR_EREFSTEN</a></div><div class="ttdeci">#define OSC_CR_EREFSTEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4425</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information_html"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html">USBDM::FtflInfo::PartitionInformation</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1463</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62">USBDM::FtflInfo::EepromSel</a></div><div class="ttdeci">EepromSel</div><div class="ttdoc">Selects EEPROM size. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1480</div></div>
<div class="ttc" id="group___f_t_m___peripheral__access__layer___g_r_o_u_p_html_gae7e2ca43711c2cae22ddddb5c54b6c1e"><div class="ttname"><a href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gae7e2ca43711c2cae22ddddb5c54b6c1e">FTM1_BasePtr</a></div><div class="ttdeci">#define FTM1_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2990</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga4a0ff5e0b4f7181e51e0139abfa6d7d3"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3">FTM_SC_CLKS_MASK</a></div><div class="ttdeci">#define FTM_SC_CLKS_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2317</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga7b21f24c4a39952ce03371054c09fd6e"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga7b21f24c4a39952ce03371054c09fd6e">CMP_CR1_COS</a></div><div class="ttdeci">#define CMP_CR1_COS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:599</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t_html_af217d74c4966088ca4616cfe2ba38c95"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#af217d74c4966088ca4616cfe2ba38c95">USBDM::Ftm0Info::InfoFAULT::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1725</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_html_ac404eba9accf9a23f7cb546f2e0a9291"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info.html#ac404eba9accf9a23f7cb546f2e0a9291">USBDM::Ftm0Info::getClockFrequency</a></div><div class="ttdeci">static uint32_t getClockFrequency()</div><div class="ttdoc">Get clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1658</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_spi0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_spi0_info.html">USBDM::Spi0Info</a></div><div class="ttdoc">Peripheral information for SPI, Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2891</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga32aad79c431ab427d548f59637f16e76"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga32aad79c431ab427d548f59637f16e76">SIM_SOPT7_ADC0PRETRGSEL</a></div><div class="ttdeci">#define SIM_SOPT7_ADC0PRETRGSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5502</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga01ab71acec84c43fdb78e81f7f8e554a"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga01ab71acec84c43fdb78e81f7f8e554a">SIM_CLKDIV2_USBFRAC_SHIFT</a></div><div class="ttdeci">#define SIM_CLKDIV2_USBFRAC_SHIFT</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5619</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a3bcb448277ad3c98b4ad50262b06e301"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3bcb448277ad3c98b4ad50262b06e301">USBDM::DmaSlot_FTM0_Ch_2</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1284</div></div>
<div class="ttc" id="pcr_8h_html"><div class="ttname"><a href="pcr_8h.html">pcr.h</a></div><div class="ttdoc">(180.ARM_Peripherals/Project_Headers/pcr-MK.h) </div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaafa0324827d777673c2170317942e24b"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaafa0324827d777673c2170317942e24b">SIM_SOPT4_FTM1CH0SRC</a></div><div class="ttdeci">#define SIM_SOPT4_FTM1CH0SRC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5473</div></div>
<div class="ttc" id="struct_f_t_f_l___type_html"><div class="ttname"><a href="struct_f_t_f_l___type.html">FTFL_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2128</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_pit_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_pit_info.html">USBDM::PitInfo</a></div><div class="ttdoc">Peripheral information for PIT, Programmable Interrupt Timer. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2714</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a47ddf21e48e8b722368c124859ad696f"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a47ddf21e48e8b722368c124859ad696f">USBDM::DmaSlot_CMP1</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1294</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdoc">54 MCG interrupt </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:80</div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:1021</div></div>
<div class="ttc" id="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p_html_ga992508c27fc8b3938ff01e36e90e62fb"><div class="ttname"><a href="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p.html#ga992508c27fc8b3938ff01e36e90e62fb">FTFL_BasePtr</a></div><div class="ttdeci">#define FTFL_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2246</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga481c725e02da6a245c9d715307969f09"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga481c725e02da6a245c9d715307969f09">SIM_SCGC6_ADC0_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_ADC0_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5597</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart0_info.html">USBDM::Uart0Info</a></div><div class="ttdoc">Peripheral information for UART, Universal Asynchronous Receiver/Transmitter. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3138</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_spi0_info_html_acd0593a4a824aa4ee2263c76142ee449"><div class="ttname"><a href="class_u_s_b_d_m_1_1_spi0_info.html#acd0593a4a824aa4ee2263c76142ee449">USBDM::Spi0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2957</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdoc">40 High-Speed Comparator </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:66</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga7407a87e3d32012930901336c97b7694"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga7407a87e3d32012930901336c97b7694">ADC_CFG1_ADIV</a></div><div class="ttdeci">#define ADC_CFG1_ADIV(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:303</div></div>
<div class="ttc" id="group___c_m_p___peripheral__access__layer___g_r_o_u_p_html_gaa1e88c9f1157091d8f535408ac934037"><div class="ttname"><a href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#gaa1e88c9f1157091d8f535408ac934037">CMP0_BasePtr</a></div><div class="ttdeci">#define CMP0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:657</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_pit_info_html_a5e026f0ca2459cf8652909943c2c0883"><div class="ttname"><a href="class_u_s_b_d_m_1_1_pit_info.html#a5e026f0ca2459cf8652909943c2c0883">USBDM::PitInfo::getClockFrequency</a></div><div class="ttdeci">static uint32_t getClockFrequency()</div><div class="ttdoc">Get clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2752</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdoc">19 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:46</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_usb0_info_html_a37ab4af3c5b3675e72c5229b8f2b83ce"><div class="ttname"><a href="class_u_s_b_d_m_1_1_usb0_info.html#a37ab4af3c5b3675e72c5229b8f2b83ce">USBDM::Usb0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3440</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga80e3c2799c6f4480a6b8c983783ee052"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga80e3c2799c6f4480a6b8c983783ee052">FTM_MOD_MOD</a></div><div class="ttdeci">#define FTM_MOD_MOD(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2336</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_gpio_e_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_gpio_e_info.html">USBDM::GpioEInfo</a></div><div class="ttdoc">Peripheral information for GPIO, Digital Input/Output. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2100</div></div>
<div class="ttc" id="group___s_p_i___register___masks___g_r_o_u_p_html_ga4c9cea463fa7641c820c5622500cd296"><div class="ttname"><a href="group___s_p_i___register___masks___g_r_o_u_p.html#ga4c9cea463fa7641c820c5622500cd296">SPI_CTAR_LSBFE</a></div><div class="ttdeci">#define SPI_CTAR_LSBFE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5908</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes_html_af431014e12a36a5b9a759c8a8d5b0481"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html#af431014e12a36a5b9a759c8a8d5b0481">USBDM::FtflInfo::EepromSizes::value</a></div><div class="ttdeci">const uint8_t value</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1448</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdoc">59 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:85</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga0562bb631fc7da30eaf08301b5430d53"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga0562bb631fc7da30eaf08301b5430d53">TSI_GENCS_PS</a></div><div class="ttdeci">#define TSI_GENCS_PS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6479</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga6ecb00f2d94bc0ddd18813444d5ba23c"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6ecb00f2d94bc0ddd18813444d5ba23c">RTC_RAR_TARR</a></div><div class="ttdeci">#define RTC_RAR_TARR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5331</div></div>
<div class="ttc" id="group___peripheral_pin_tables_html_ga2ad568d2350b8b4d76e49c38744c9ac9"><div class="ttname"><a href="group___peripheral_pin_tables.html#ga2ad568d2350b8b4d76e49c38744c9ac9">USBDM::UNMAPPED_PCR</a></div><div class="ttdeci">constexpr int8_t UNMAPPED_PCR</div><div class="ttdoc">Pin number indicating the function is not currently mapped to a pin. </div><div class="ttdef"><b>Definition:</b> pcr.h:93</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_gab32908b6aa407efc6cf10f244832a078"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#gab32908b6aa407efc6cf10f244832a078">CMP_CR1_PMODE</a></div><div class="ttdeci">#define CMP_CR1_PMODE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:605</div></div>
<div class="ttc" id="struct_c_m_t___type_html"><div class="ttname"><a href="struct_c_m_t___type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:702</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_html_abec81c25127cceb27c2442da01321d32"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info.html#abec81c25127cceb27c2442da01321d32">USBDM::Ftm1Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1857</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4acd0a9915530c775f9da7a330800942"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a></div><div class="ttdoc">30 Synchronous Serial Interface </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:56</div></div>
<div class="ttc" id="group___c_r_c___peripheral__access__layer___g_r_o_u_p_html_ga972b741093eef8dc30e2c3a3bf2efbc7"><div class="ttname"><a href="group___c_r_c___peripheral__access__layer___g_r_o_u_p.html#ga972b741093eef8dc30e2c3a3bf2efbc7">CRC0_BasePtr</a></div><div class="ttdeci">#define CRC0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:997</div></div>
<div class="ttc" id="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p_html_ga128e4a8bc36434832606316bec5252a6"><div class="ttname"><a href="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p.html#ga128e4a8bc36434832606316bec5252a6">VREF_BasePtr</a></div><div class="ttdeci">#define VREF_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7865</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdoc">55 Low Power Timer </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:81</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga663074e77d49fc2f2a715957bbcb76c1"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga663074e77d49fc2f2a715957bbcb76c1">CMP_SCR_IER</a></div><div class="ttdeci">#define CMP_SCR_IER(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:631</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga1e706f8fb1de17fa05f83c3a8928a91c"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga1e706f8fb1de17fa05f83c3a8928a91c">LPTMR_CSR_TPP</a></div><div class="ttdeci">#define LPTMR_CSR_TPP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4033</div></div>
<div class="ttc" id="group___o_s_c___register___masks___g_r_o_u_p_html_gae1cba570f6b27f65bde9ad80457387ed"><div class="ttname"><a href="group___o_s_c___register___masks___g_r_o_u_p.html#gae1cba570f6b27f65bde9ad80457387ed">OSC_CR_ERCLKEN</a></div><div class="ttdeci">#define OSC_CR_ERCLKEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4428</div></div>
<div class="ttc" id="group___s_p_i___peripheral__access__layer___g_r_o_u_p_html_gad6874c2719efc1ecc08b11044fb82b8f"><div class="ttname"><a href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gad6874c2719efc1ecc08b11044fb82b8f">SPI0_BasePtr</a></div><div class="ttdeci">#define SPI0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6039</div></div>
<div class="ttc" id="group___s_m_c___peripheral__access__layer___g_r_o_u_p_html_gab9d96f70d9886834febee4145a3b6dfe"><div class="ttname"><a href="group___s_m_c___peripheral__access__layer___g_r_o_u_p.html#gab9d96f70d9886834febee4145a3b6dfe">SMC_BasePtr</a></div><div class="ttdeci">#define SMC_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5773</div></div>
<div class="ttc" id="group___m_c_g___register___masks___g_r_o_u_p_html_ga50398d9dc80a3016fddc6a2aef3df994"><div class="ttname"><a href="group___m_c_g___register___masks___g_r_o_u_p.html#ga50398d9dc80a3016fddc6a2aef3df994">MCG_C1_IRCLKEN_MASK</a></div><div class="ttdeci">#define MCG_C1_IRCLKEN_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4124</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart2_info_html_a53a2116d90ce2353cb07b46e95629abf"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart2_info.html#a53a2116d90ce2353cb07b46e95629abf">USBDM::Uart2Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3366</div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p_html_gab4e139913e4943bf38f42290e620b3f1"><div class="ttname"><a href="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p.html#gab4e139913e4943bf38f42290e620b3f1">LPTMR0_BasePtr</a></div><div class="ttdeci">#define LPTMR0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4066</div></div>
<div class="ttc" id="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p_html_gab79b549f24bf449b7d3e3992c2076b59"><div class="ttname"><a href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gab79b549f24bf449b7d3e3992c2076b59">UART2_BasePtr</a></div><div class="ttdeci">#define UART2_BasePtr</div><div class="ttdoc">Universal Asynchronous Receiver/Transmitter. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7265</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaa978b16b7f6d6957d5aa9e53e76d0fca"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa978b16b7f6d6957d5aa9e53e76d0fca">SIM_SOPT4_FTM0TRG0SRC</a></div><div class="ttdeci">#define SIM_SOPT4_FTM0TRG0SRC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5482</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdoc">57 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:83</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html">USBDM::McgInfo::ClockInfo</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:351</div></div>
<div class="ttc" id="group___c_m_t___peripheral__access__layer___g_r_o_u_p_html_gad668d4cd050268ebb3c0cd625441a641"><div class="ttname"><a href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html#gad668d4cd050268ebb3c0cd625441a641">CMT_BasePtr</a></div><div class="ttdeci">#define CMT_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:807</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga62e9dbab511a4f727dd4674932501fee"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga62e9dbab511a4f727dd4674932501fee">RTC_LR_TCL</a></div><div class="ttdeci">#define RTC_LR_TCL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5274</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a3bd16f64e3ce46b8a888c5d0f6b0983a"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3bd16f64e3ce46b8a888c5d0f6b0983a">USBDM::DmaSlot_UART2_Transmit</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1276</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html_ad383c1bd943ac41aacc52086c5c7eb19"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html#ad383c1bd943ac41aacc52086c5c7eb19">USBDM::SimInfo::getUsbClock</a></div><div class="ttdeci">static uint32_t getUsbClock()</div><div class="ttdoc">Get USB clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:530</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gaecb28f5285444e1576a192260d5c3048"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaecb28f5285444e1576a192260d5c3048">LLWU_PE2_WUPE7</a></div><div class="ttdeci">#define LLWU_PE2_WUPE7(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3778</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga136bfa98e3aafded899c9806d5410d4d"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga136bfa98e3aafded899c9806d5410d4d">SIM_SCGC4_USBOTG_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_USBOTG_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5535</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_html_a43e85309e8f3a663c45db949d967a5e8"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info.html#a43e85309e8f3a663c45db949d967a5e8">USBDM::Ftm1Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1799</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga794d45b465ceb7b9cc3f1453aeab6d1f"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga794d45b465ceb7b9cc3f1453aeab6d1f">SIM_SCGC6_PDB_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_PDB_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5585</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8adcab0e1326d7d677f8a7943aa590acdd"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8adcab0e1326d7d677f8a7943aa590acdd">USBDM::DmaSlot_FTM0_Ch_4</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1286</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html">USBDM::FtflInfo</a></div><div class="ttdoc">Peripheral information for FTFL, Flash Memory Module. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1418</div></div>
<div class="ttc" id="group___m_c_g___peripheral__access__layer___g_r_o_u_p_html_ga6f5466ca891bbacdc9c895547c58dab7"><div class="ttname"><a href="group___m_c_g___peripheral__access__layer___g_r_o_u_p.html#ga6f5466ca891bbacdc9c895547c58dab7">MCG_BasePtr</a></div><div class="ttdeci">#define MCG_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4266</div></div>
<div class="ttc" id="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p_html_ga557ae4decba799986d1e62647c40e17c"><div class="ttname"><a href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga557ae4decba799986d1e62647c40e17c">GPIOC_BasePtr</a></div><div class="ttdeci">#define GPIOC_BasePtr</div><div class="ttdoc">General Purpose Input/Output. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3089</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a6d8c8c965348deb9873b99561fd9191ba9cd840269f50610d646871e3ff83af20"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191ba9cd840269f50610d646871e3ff83af20">USBDM::FtflInfo::partition_flash24K_eeprom8K</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1493</div></div>
<div class="ttc" id="gpio_8h_html"><div class="ttname"><a href="gpio_8h.html">gpio.h</a></div><div class="ttdoc">(180.ARM_Peripherals/Project_Headers/gpio-MK.h) </div></div>
<div class="ttc" id="group___r_t_c___peripheral__access__layer___g_r_o_u_p_html_gab24e70531e52af9c44b5fad5eb52e372"><div class="ttname"><a href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html#gab24e70531e52af9c44b5fad5eb52e372">RTC_BasePtr</a></div><div class="ttdeci">#define RTC_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5352</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaa6e4ac1e062d8dbe841774255a1c04e9"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa6e4ac1e062d8dbe841774255a1c04e9">SIM_SOPT7_ADC0ALTTRGEN</a></div><div class="ttdeci">#define SIM_SOPT7_ADC0ALTTRGEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5505</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html">USBDM::McgInfo</a></div><div class="ttdoc">Peripheral information for MCG, Multipurpose Clock Generator. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:301</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_ac26c54e22e0bf3d8870a3b66fd27d960"><div class="ttname"><a href="namespace_u_s_b_d_m.html#ac26c54e22e0bf3d8870a3b66fd27d960">USBDM::SystemLpoClock</a></div><div class="ttdeci">volatile uint32_t SystemLpoClock</div><div class="ttdoc">LPO - Low power oscillator 1kHz clock available in LP modes. </div><div class="ttdef"><b>Definition:</b> mcg.h:39</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gac2249f882745d0ccc36201a5791517c4"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gac2249f882745d0ccc36201a5791517c4">SIM_SCGC5_TSI0_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_TSI0_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5548</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_dmamux0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_dmamux0_info.html">USBDM::Dmamux0Info</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1314</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga9511253ca2efb3add3f216b07a2af5f2"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9511253ca2efb3add3f216b07a2af5f2">SIM_SCGC4_CMT_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_CMT_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5520</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8accf916b11f4b03dc6a2d767b524b2705"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8accf916b11f4b03dc6a2d767b524b2705">USBDM::DmaSlot_AlwaysEnabled4</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1306</div></div>
<div class="ttc" id="group___o_s_c___peripheral__access__layer___g_r_o_u_p_html_ga6f62d2970ed6f88c0870d717aba546ca"><div class="ttname"><a href="group___o_s_c___peripheral__access__layer___g_r_o_u_p.html#ga6f62d2970ed6f88c0870d717aba546ca">OSC0_BasePtr</a></div><div class="ttdeci">#define OSC0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4434</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_power_info_html_ad29fb027533decccfb47ac3bdf9bb55e"><div class="ttname"><a href="class_u_s_b_d_m_1_1_power_info.html#ad29fb027533decccfb47ac3bdf9bb55e">USBDM::PowerInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2806</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga2425cc5a6f775938d0c0aa5448b96b05"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2425cc5a6f775938d0c0aa5448b96b05">RTC_TCR_CIR</a></div><div class="ttdeci">#define RTC_TCR_CIR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5217</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62acfe3ababc213a34bddcbe55e43df4d22"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62acfe3ababc213a34bddcbe55e43df4d22">USBDM::FtflInfo::eeprom64Bytes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1482</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gad826a2d088a5cae1628582c992b0349e"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gad826a2d088a5cae1628582c992b0349e">SIM_SOPT2_RTCCLKOUTSEL</a></div><div class="ttdeci">#define SIM_SOPT2_RTCCLKOUTSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5445</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga52e674d4841cbe8d87374deadb69b45f"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga52e674d4841cbe8d87374deadb69b45f">PDB_SC_MULT</a></div><div class="ttdeci">#define PDB_SC_MULT(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4496</div></div>
<div class="ttc" id="struct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:831</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gacc02c7283a010f29424df7839fec1d36"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gacc02c7283a010f29424df7839fec1d36">SIM_SOPT4_FTM0CLKSEL</a></div><div class="ttdeci">#define SIM_SOPT4_FTM0CLKSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5476</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga9f9f9658cf9a8a4d04923d1487adae6a"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga9f9f9658cf9a8a4d04923d1487adae6a">LPTMR_CSR_TFC</a></div><div class="ttdeci">#define LPTMR_CSR_TFC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4030</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gaca21d09697f88aef5b056c81daaa8445"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gaca21d09697f88aef5b056c81daaa8445">RTC_TCR_TCR</a></div><div class="ttdeci">#define RTC_TCR_TCR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5214</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga0f97d1fbb1fd4c3be4a4641755e8b7a9"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9">LLWU_PE4_WUPE13</a></div><div class="ttdeci">#define LLWU_PE4_WUPE13(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3798</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga61f1d3c27404e82bdebb9627e83f35dd"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga61f1d3c27404e82bdebb9627e83f35dd">LLWU_PE1_WUPE0</a></div><div class="ttdeci">#define LLWU_PE1_WUPE0(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3756</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4448f20d9ed3dc1f3a578593a63875ae"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a></div><div class="ttdoc">29 Synchronous Serial Interface </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:55</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_osc0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_osc0_info.html">USBDM::Osc0Info</a></div><div class="ttdoc">Peripheral information for OSC, Crystal Oscillator. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:56</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info.html">USBDM::Ftm1Info</a></div><div class="ttdoc">Peripheral information for FTM, PWM, Input capture and Output compare. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1746</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gadd7ab2866ab9683237ee5d6c003cf2aa"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadd7ab2866ab9683237ee5d6c003cf2aa">LLWU_PE2_WUPE4</a></div><div class="ttdeci">#define LLWU_PE2_WUPE4(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3769</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_osc0_info_html_a90a20d33e255c97c91f44f948386683c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_osc0_info.html#a90a20d33e255c97c91f44f948386683c">USBDM::Osc0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:133</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga65e932e39703b2b18dea82ca440fc68f"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga65e932e39703b2b18dea82ca440fc68f">SIM_SOPT5_UART0TXSRC</a></div><div class="ttdeci">#define SIM_SOPT5_UART0TXSRC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5486</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_gaf0b83a8c4124b3bdf53e5173d121db0f"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf0b83a8c4124b3bdf53e5173d121db0f">PDB_POEN_POEN</a></div><div class="ttdeci">#define PDB_POEN_POEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4560</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8">USBDM::McgInfo::ClockMode</a></div><div class="ttdeci">ClockMode</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:323</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga5215fcd780a2699aca2587695aa7d038"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga5215fcd780a2699aca2587695aa7d038">FTM_SC_CPWMS</a></div><div class="ttdeci">#define FTM_SC_CPWMS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2322</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga450ab5053af7a32f369bc1436b35d7f5"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga450ab5053af7a32f369bc1436b35d7f5">ADC_CFG2_ADHSC</a></div><div class="ttdeci">#define ADC_CFG2_ADHSC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:313</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_rtc_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_rtc_info.html">USBDM::RtcInfo</a></div><div class="ttdoc">Peripheral information for RTC, Real Time Clock. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:157</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_rtc_info_html_ad58191398c5c0473aa71f9fbb0da652c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_rtc_info.html#ad58191398c5c0473aa71f9fbb0da652c">USBDM::RtcInfo::getExternalClock</a></div><div class="ttdeci">static uint32_t getExternalClock()</div><div class="ttdoc">Get RTC clock frequency (external, masked by RTC_CR_CLKO) </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:252</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga66907d35a67609371d1a5d1873214077"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga66907d35a67609371d1a5d1873214077">RTC_RAR_LRR</a></div><div class="ttdeci">#define RTC_RAR_LRR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5343</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gac47c8a830085dfdf1d6fcca09812903b"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gac47c8a830085dfdf1d6fcca09812903b">RTC_RAR_IERR</a></div><div class="ttdeci">#define RTC_RAR_IERR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5346</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_pdb0_info_html_a27ad16fefcc64e5be06618a869b560cb"><div class="ttname"><a href="class_u_s_b_d_m_1_1_pdb0_info.html#a27ad16fefcc64e5be06618a869b560cb">USBDM::Pdb0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2686</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga3c56da3e92966b869c7c01747585ecf6"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga3c56da3e92966b869c7c01747585ecf6">RTC_RAR_TPRR</a></div><div class="ttdeci">#define RTC_RAR_TPRR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5328</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8a15dd2994d86de470cc561b0ff00e897c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a15dd2994d86de470cc561b0ff00e897c">USBDM::McgInfo::ClockMode_FBI</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:327</div></div>
<div class="ttc" id="group___m_c_g___register___masks___g_r_o_u_p_html_gaef3ef9fc35df3b7d404dd2b7279051cb"><div class="ttname"><a href="group___m_c_g___register___masks___g_r_o_u_p.html#gaef3ef9fc35df3b7d404dd2b7279051cb">MCG_C2_IRCS_MASK</a></div><div class="ttdeci">#define MCG_C2_IRCS_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4137</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8acfeab8711f6c875913502e648282aac3"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acfeab8711f6c875913502e648282aac3">USBDM::DmaSlot_PortE</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1301</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_gab6393f9ad5a89ba4cdfb7428ab56e40b"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#gab6393f9ad5a89ba4cdfb7428ab56e40b">TSI_SCANC_REFCHRG</a></div><div class="ttdeci">#define TSI_SCANC_REFCHRG(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6504</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_i2c0_info_html_aa34097add2b321b4a39d14e7f4e11de7"><div class="ttname"><a href="class_u_s_b_d_m_1_1_i2c0_info.html#aa34097add2b321b4a39d14e7f4e11de7">USBDM::I2c0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2202</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Interrupt vector numbers. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:30</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga47e4784ba83a37ab49598af71889500c"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga47e4784ba83a37ab49598af71889500c">PDB_PODLY_DLY2</a></div><div class="ttdeci">#define PDB_PODLY_DLY2(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4564</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_channel_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_channel.html">USBDM::Adc0Channel</a></div><div class="ttdoc">Template class representing an ADC0 channel. </div><div class="ttdef"><b>Definition:</b> adc.h:729</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_gab0764cbb77dcb8cc732dc8c14cde3a31"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#gab0764cbb77dcb8cc732dc8c14cde3a31">TSI_SCANC_SMOD</a></div><div class="ttdeci">#define TSI_SCANC_SMOD(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6498</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_gaf29a088073467afcfa39e0265ffd3a6a"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#gaf29a088073467afcfa39e0265ffd3a6a">ADC_SC2_ADTRG</a></div><div class="ttdeci">#define ADC_SC2_ADTRG(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:346</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a483be666186049b3f01f7a66f4a135f3"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a483be666186049b3f01f7a66f4a135f3">USBDM::McgInfo::ClockInfo::sc</a></div><div class="ttdeci">const uint8_t sc</div><div class="ttdoc">Status and Control Register. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:367</div></div>
<div class="ttc" id="group___o_s_c___register___masks___g_r_o_u_p_html_ga2e4e23f204707098c960feed8dca55e6"><div class="ttname"><a href="group___o_s_c___register___masks___g_r_o_u_p.html#ga2e4e23f204707098c960feed8dca55e6">OSC_CR_SCP</a></div><div class="ttdeci">#define OSC_CR_SCP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4410</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_usbdcd_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_usbdcd_info.html">USBDM::UsbdcdInfo</a></div><div class="ttdoc">Peripheral information for USBDCD, USB Device Charger Detection. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3461</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaac31449d101ad0d05f2bed682571be35"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaac31449d101ad0d05f2bed682571be35">SIM_SCGC5_PORTC_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTC_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5557</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_i2s0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_i2s0_info.html">USBDM::I2s0Info</a></div><div class="ttdoc">Peripheral information for I2S, Inter-Integrated-Circuit Interface. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2235</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdoc">51 Universal Serial Bus </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:77</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ewm_info_html_a3dd3b633a4e9d5daf33f01b2bf7a6817"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ewm_info.html#a3dd3b633a4e9d5daf33f01b2bf7a6817">USBDM::EwmInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1390</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p_html_gac328b305319e66b1c99ee0deebbd587a"><div class="ttname"><a href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gac328b305319e66b1c99ee0deebbd587a">PORTC_BasePtr</a></div><div class="ttdeci">#define PORTC_BasePtr</div><div class="ttdoc">Pin Control and Interrupts. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4880</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_gab3d555055a426dd7aeff9bbd54b551ab"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#gab3d555055a426dd7aeff9bbd54b551ab">TSI_GENCS_ERIE</a></div><div class="ttdeci">#define TSI_GENCS_ERIE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6452</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_control_info_html_a1f45ec2c361c7962e27acc6105bf234f"><div class="ttname"><a href="class_u_s_b_d_m_1_1_control_info.html#a1f45ec2c361c7962e27acc6105bf234f">USBDM::ControlInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1146</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_smc_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_smc_info.html">USBDM::SmcInfo</a></div><div class="ttdoc">Peripheral information for SMC, System Mode Controller. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2834</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gaad5f38620081713700faa574d4756037"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaad5f38620081713700faa574d4756037">LLWU_ME_WUME2</a></div><div class="ttdeci">#define LLWU_ME_WUME2(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3814</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm_info_html_a8dddc84118ce2056cd079387b936e84b"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm_info.html#a8dddc84118ce2056cd079387b936e84b">USBDM::FtmInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1559</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html">USBDM::Adc0Info::InfoDP</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:735</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_html_a092d3b9c1e40ef1397fa228d2cfa6ce9"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info.html#a092d3b9c1e40ef1397fa228d2cfa6ce9">USBDM::Ftm1Info::getClockFrequencyF</a></div><div class="ttdeci">static float getClockFrequencyF()</div><div class="ttdoc">Get clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1815</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_gab8e6d826825f08865adeca4382c52136"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#gab8e6d826825f08865adeca4382c52136">FTM_SC_TOIE</a></div><div class="ttdeci">#define FTM_SC_TOIE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2325</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a2336246476468f3514e7644e9c84caac"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a2336246476468f3514e7644e9c84caac">USBDM::DmaSlot_FTM0_Ch_7</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1289</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8acdc8aeab83635cf9c5fae12b9ea2db6e"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acdc8aeab83635cf9c5fae12b9ea2db6e">USBDM::DmaSlot_CMT</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1295</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_html_a519d99ba8a65a0a312db64d42521519f"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info.html#a519d99ba8a65a0a312db64d42521519f">USBDM::Ftm0Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1631</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_gpio_b_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_gpio_b_info.html">USBDM::GpioBInfo</a></div><div class="ttdoc">Peripheral information for GPIO, Digital Input/Output. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1980</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga31028e9db6d77502d4561380ce1b12fe"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga31028e9db6d77502d4561380ce1b12fe">CMP_MUXCR_MSEL</a></div><div class="ttdeci">#define CMP_MUXCR_MSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:648</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a23b7019858f5ee1d3bc7e38adf211060"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a23b7019858f5ee1d3bc7e38adf211060">USBDM::DmaSlot_AlwaysEnabled3</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1305</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html_ad385efc03e5276179932feb5bd8195fe"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html#ad385efc03e5276179932feb5bd8195fe">USBDM::SimInfo::setAdc0Triggers</a></div><div class="ttdeci">static void setAdc0Triggers(SimAdc0AltTrigger simAdc0AltTrigger, SimAdc0Trigger simAdc0Trigger=SimAdc0Trigger_PdbExTrig)</div><div class="ttdoc">Select the ADC0 Trigger source. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:600</div></div>
<div class="ttc" id="group___a_d_c___peripheral__access__layer___g_r_o_u_p_html_ga38e87e087aa7a033552dbe06978f4dc2"><div class="ttname"><a href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html#ga38e87e087aa7a033552dbe06978f4dc2">ADC0_BasePtr</a></div><div class="ttdeci">#define ADC0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:439</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga6cfd673689486764c72caf5eeba1513c"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6cfd673689486764c72caf5eeba1513c">SIM_SCGC6_SPI0_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_SPI0_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5573</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_ac1832fdfa02a134cf3d354be2bf81bc7"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#ac1832fdfa02a134cf3d354be2bf81bc7">USBDM::McgInfo::getErcClock</a></div><div class="ttdeci">static uint32_t getErcClock()</div><div class="ttdoc">Get MCGERCLK. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:382</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart0_info_html_aa453b541cfd82354694a5fa26c3496e2"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart0_info.html#aa453b541cfd82354694a5fa26c3496e2">USBDM::Uart0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3198</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga614be72cb30e582c26d0b006b1aa9480"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga614be72cb30e582c26d0b006b1aa9480">ADC_CFG1_ADLPC</a></div><div class="ttdeci">#define ADC_CFG1_ADLPC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:306</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_afdde2c9500ae8e77aa6ceed770353fca"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#afdde2c9500ae8e77aa6ceed770353fca">USBDM::McgInfo::getMcgIrClock</a></div><div class="ttdeci">static uint32_t getMcgIrClock()</div><div class="ttdoc">Get MCGIRCLK (gated by MCG_C1_IRCLKEN_MASK) </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:414</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html">USBDM::Ftm1Info::InfoFAULT</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1863</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_spi0_info_html_ab04e4de2d0e848625f375c4382b6f0fd"><div class="ttname"><a href="class_u_s_b_d_m_1_1_spi0_info.html#ab04e4de2d0e848625f375c4382b6f0fd">USBDM::Spi0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2966</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga1f7b28bec60a20af8775724a4b33a6e6"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga1f7b28bec60a20af8775724a4b33a6e6">ADC_CFG1_ADICLK</a></div><div class="ttdeci">#define ADC_CFG1_ADICLK(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:294</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmt_info_html_af47f46abb572ba91beb89454d8c7d38f"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmt_info.html#af47f46abb572ba91beb89454d8c7d38f">USBDM::CmtInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1096</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdoc">27 Inter-Integrated Circuit </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:53</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel_html"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html">USBDM::Pdb0Info::PdbChannel</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2610</div></div>
<div class="ttc" id="derivative_8h_html"><div class="ttname"><a href="derivative_8h.html">derivative.h</a></div><div class="ttdoc">Include the derivative-specific header file FRDM_K20D50M.h. </div></div>
<div class="ttc" id="group___s_m_c___register___masks___g_r_o_u_p_html_ga541d218a478588a9ea88a20e32dca00d"><div class="ttname"><a href="group___s_m_c___register___masks___g_r_o_u_p.html#ga541d218a478588a9ea88a20e32dca00d">SMC_PMPROT_AVLLS</a></div><div class="ttdeci">#define SMC_PMPROT_AVLLS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5724</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t_html_aceca924250fdd3e69249705fde864523"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html#aceca924250fdd3e69249705fde864523">USBDM::Ftm0Info::InfoFAULT::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1732</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmt_info_html_a2784def10a21903b18effc23f4d7e000"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmt_info.html#a2784def10a21903b18effc23f4d7e000">USBDM::CmtInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1089</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gab4fec73a0cfeecaa863fc29f85326f4a"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a></div><div class="ttdeci">#define SIM_SOPT7_ADC0TRGSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5499</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a25283dd57f58ce103f99169858424597"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a25283dd57f58ce103f99169858424597">USBDM::DmaSlot_AlwaysEnabled1</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1303</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_pdb0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_pdb0_info.html">USBDM::Pdb0Info</a></div><div class="ttdoc">Peripheral information for PDB, Programmable Delay Block. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2572</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gaab4188930cdb08360f33fa0688466de6"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaab4188930cdb08360f33fa0688466de6">LLWU_FILT_FILTE</a></div><div class="ttdeci">#define LLWU_FILT_FILTE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3961</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga5e17c540740d6900e1a1184dd0c21e69"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5e17c540740d6900e1a1184dd0c21e69">PDB_C1_BB</a></div><div class="ttdeci">#define PDB_C1_BB(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4545</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart0_info_html_acc584e3dda9bfff14f1bee6f104d51e1"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart0_info.html#acc584e3dda9bfff14f1bee6f104d51e1">USBDM::Uart0Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3175</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8a878a1af3dadc2c1d17a23f9863e32747"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a878a1af3dadc2c1d17a23f9863e32747">USBDM::McgInfo::ClockMode_FBE</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:329</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html_ab6ea5734d1655023c53ed00f0640c70c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html#ab6ea5734d1655023c53ed00f0640c70c">USBDM::SimInfo::getPeripheralClock</a></div><div class="ttdeci">static uint32_t getPeripheralClock()</div><div class="ttdoc">Get Peripheral clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:483</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_gaf434aa3bc5313f222d0c9428f6ff8091"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#gaf434aa3bc5313f222d0c9428f6ff8091">TSI_SCANC_EXTCHRG</a></div><div class="ttdeci">#define TSI_SCANC_EXTCHRG(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6501</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a001bb1b5211c165dac051ecc042874f9"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a001bb1b5211c165dac051ecc042874f9">USBDM::DmaSlot_UART0_Transmit</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1272</div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3155</div></div>
<div class="ttc" id="adc_8h_html"><div class="ttname"><a href="adc_8h.html">adc.h</a></div><div class="ttdoc">(180.ARM_Peripherals/Project_Headers/adc.h) </div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a45469615f8e867aab39db5ac0013adee"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a45469615f8e867aab39db5ac0013adee">USBDM::McgInfo::ClockInfo::modeFlags</a></div><div class="ttdeci">const uint8_t modeFlags</div><div class="ttdoc">Mode flags. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:355</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8a2b73cf43f9b356cdf3daa95f227602e1"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a2b73cf43f9b356cdf3daa95f227602e1">USBDM::McgInfo::ClockMode_BLPE</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:330</div></div>
<div class="ttc" id="struct_i2_s___type_html"><div class="ttname"><a href="struct_i2_s___type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3341</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8acce1e40c0c8ca8e04fc2992ace708e11"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acce1e40c0c8ca8e04fc2992ace708e11">USBDM::DmaSlot_UART0_Receive</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1271</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html_a7639cd682e22c04953190c1a7a430f17"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html#a7639cd682e22c04953190c1a7a430f17">USBDM::SimInfo::SimAdc0AltTrigger</a></div><div class="ttdeci">SimAdc0AltTrigger</div><div class="ttdoc">Select the ADC0 Alternative Trigger sources. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:583</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a8c5652cae73e7e05398ba7b4bdda7b8e"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8c5652cae73e7e05398ba7b4bdda7b8e">USBDM::DmaSlot_AlwaysEnabled2</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1304</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_html_af34bf471b214c630242826252edf3eec"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info.html#af34bf471b214c630242826252edf3eec">USBDM::Adc0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:718</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_pdb0_info_html_a6532096c281a83b869c58574e0803038"><div class="ttname"><a href="class_u_s_b_d_m_1_1_pdb0_info.html#a6532096c281a83b869c58574e0803038">USBDM::Pdb0Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get PDB clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2661</div></div>
<div class="ttc" id="group___i2_s___peripheral__access__layer___g_r_o_u_p_html_ga882a11b0a399707b243e77c9d9071b39"><div class="ttname"><a href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html#ga882a11b0a399707b243e77c9d9071b39">I2S0_BasePtr</a></div><div class="ttdeci">#define I2S0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3671</div></div>
<div class="ttc" id="group___peripheral_pin_tables_html_gac67c985bee86095da4336352f8032d3f"><div class="ttname"><a href="group___peripheral_pin_tables.html#gac67c985bee86095da4336352f8032d3f">USBDM::FIXED_NO_PCR</a></div><div class="ttdeci">constexpr int8_t FIXED_NO_PCR</div><div class="ttdoc">Pin number indicating the function has a fixed mapping to a pin. </div><div class="ttdef"><b>Definition:</b> pcr.h:87</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a6e900695a6742d8ed479ee444dfc4a12"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a6e900695a6742d8ed479ee444dfc4a12">USBDM::DmaSlot_AlwaysEnabled5</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1307</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_control_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_control_info.html">USBDM::ControlInfo</a></div><div class="ttdoc">Peripheral information for CONTROL, Control. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1117</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga24a3ebc9f4c6154041b1a39b33f3c121"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga24a3ebc9f4c6154041b1a39b33f3c121">SIM_SCGC4_UART1_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_UART1_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5529</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga8fc8faeefc38393c83454ceba120d5df"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8fc8faeefc38393c83454ceba120d5df">SIM_SCGC4_UART0_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_UART0_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5526</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_a0a7705fdbe04b94b7037a14372cf6440"><div class="ttname"><a href="namespace_u_s_b_d_m.html#a0a7705fdbe04b94b7037a14372cf6440">USBDM::SystemMcgPllClock</a></div><div class="ttdeci">volatile uint32_t SystemMcgPllClock</div><div class="ttdoc">MCGPLLCLK - Output of PLL. </div><div class="ttdef"><b>Definition:</b> mcg.h:33</div></div>
<div class="ttc" id="group___d_m_a0___peripheral__access__layer___g_r_o_u_p_html_gac3e4c4102e27bfacdb141c3bdafdc120"><div class="ttname"><a href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html#gac3e4c4102e27bfacdb141c3bdafdc120">DMA0_BasePtr</a></div><div class="ttdeci">#define DMA0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:1437</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga86c274c19f77641dda714eb0cd3fb82f"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga86c274c19f77641dda714eb0cd3fb82f">SIM_SCGC6_CRC_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_CRC_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5579</div></div>
<div class="ttc" id="ftm_8h_html"><div class="ttname"><a href="ftm_8h.html">ftm.h</a></div><div class="ttdoc">(180.ARM_Peripherals/Project_Headers/ftm.h) </div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_lptmr0_info_html_a3b05707779c30690a417b12dc64328ff"><div class="ttname"><a href="class_u_s_b_d_m_1_1_lptmr0_info.html#a3b05707779c30690a417b12dc64328ff">USBDM::Lptmr0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2544</div></div>
<div class="ttc" id="group___p_i_t___peripheral__access__layer___g_r_o_u_p_html_gae4d451da20178b6c75cb730c16a9c357"><div class="ttname"><a href="group___p_i_t___peripheral__access__layer___g_r_o_u_p.html#gae4d451da20178b6c75cb730c16a9c357">PIT_BasePtr</a></div><div class="ttdeci">#define PIT_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4652</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8ad0b42e9e3f692244d094ef7d6629e9ce"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ad0b42e9e3f692244d094ef7d6629e9ce">USBDM::DmaSlot_UART2_Receive</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1275</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8ac0897c42989990af716265e501e8e3f8"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ac0897c42989990af716265e501e8e3f8">USBDM::DmaSlot_FTM0_Ch_6</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1288</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gadd015539f974ee2820707b9abf3787ba"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gadd015539f974ee2820707b9abf3787ba">LLWU_PE4_WUPE15</a></div><div class="ttdeci">#define LLWU_PE4_WUPE15(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3804</div></div>
<div class="ttc" id="group___s_m_c___register___masks___g_r_o_u_p_html_ga14b0e2f1e0a9dae353f8c8514617137a"><div class="ttname"><a href="group___s_m_c___register___masks___g_r_o_u_p.html#ga14b0e2f1e0a9dae353f8c8514617137a">SMC_PMCTRL_LPWUI</a></div><div class="ttdeci">#define SMC_PMCTRL_LPWUI(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5743</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdoc">58 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:84</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_html_a6cb82e52b358cd16f9bff9c6d3ea1a89"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info.html#a6cb82e52b358cd16f9bff9c6d3ea1a89">USBDM::Adc0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:728</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart1_info_html_a2cb15f2b9c54a539c8b57b8df21abee6"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart1_info.html#a2cb15f2b9c54a539c8b57b8df21abee6">USBDM::Uart1Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3288</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_gae6b4c6aa88511e952d5cd0938d11d854"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#gae6b4c6aa88511e952d5cd0938d11d854">PDB_PODLY_DLY1</a></div><div class="ttdeci">#define PDB_PODLY_DLY1(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4567</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga61397e357c6e26e05c765ede1a8b5c36"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga61397e357c6e26e05c765ede1a8b5c36">RTC_RAR_SRR</a></div><div class="ttdeci">#define RTC_RAR_SRR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5340</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info_1_1_info_f_a_u_l_t.html">USBDM::Ftm0Info::InfoFAULT</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1705</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga37fb4febf635332c87cd88361b4f8875"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga37fb4febf635332c87cd88361b4f8875">CMP_SCR_DMAEN</a></div><div class="ttdeci">#define CMP_SCR_DMAEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:634</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gab982d186bbcbb2bbd4f3e31932e7e002"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gab982d186bbcbb2bbd4f3e31932e7e002">RTC_WAR_TPRW</a></div><div class="ttdeci">#define RTC_WAR_TPRW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5303</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaf89520e7506a3dec707983ab729aef08"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf89520e7506a3dec707983ab729aef08">SIM_SOPT1_OSC32KSEL</a></div><div class="ttdeci">#define SIM_SOPT1_OSC32KSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5422</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62af0caf8dca198f19a7c7b4000ed3408ac"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62af0caf8dca198f19a7c7b4000ed3408ac">USBDM::FtflInfo::eeprom256Bytes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1484</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdoc">34 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:60</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdoc">45 Real Time Clock </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:71</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_gad7fb3f932510bfc9289e81b533ab0e3c"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#gad7fb3f932510bfc9289e81b533ab0e3c">ADC_SC2_ACREN</a></div><div class="ttdeci">#define ADC_SC2_ACREN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:337</div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5797</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga4e380b274f15fdde19e4fbd5c341a728"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga4e380b274f15fdde19e4fbd5c341a728">SIM_CLKDIV1_OUTDIV4</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV4(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5610</div></div>
<div class="ttc" id="group___p_o_r_t___register___masks___g_r_o_u_p_html_ga52502515ea180d574d919f0ec155da74"><div class="ttname"><a href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga52502515ea180d574d919f0ec155da74">PORT_GPCLR_GPWE</a></div><div class="ttdeci">#define PORT_GPCLR_GPWE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4824</div></div>
<div class="ttc" id="group___s_p_i___register___masks___g_r_o_u_p_html_gacdc3b6863744321da04658ee05d0d599"><div class="ttname"><a href="group___s_p_i___register___masks___g_r_o_u_p.html#gacdc3b6863744321da04658ee05d0d599">SPI_CTAR_MODE</a></div><div class="ttdeci">#define SPI_CTAR_MODE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5911</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga21ce2f3d05c087f7f46dcb9b7035e4f2"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2">LPTMR_CSR_TPS</a></div><div class="ttdeci">#define LPTMR_CSR_TPS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4036</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a10c5da6708566a86e7bfd02440cbb55e"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a10c5da6708566a86e7bfd02440cbb55e">USBDM::McgInfo::ClockInfo::c8</a></div><div class="ttdeci">const uint8_t c8</div><div class="ttdoc">Control Register 8. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:371</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8ae83d9abd43305633b1481fb078f39cb9"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ae83d9abd43305633b1481fb078f39cb9">USBDM::DmaSlot_PDB</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1296</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga23ea598b890c708e1748b52475f92f50"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga23ea598b890c708e1748b52475f92f50">CMP_MUXCR_PSEL</a></div><div class="ttdeci">#define CMP_MUXCR_PSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:651</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_tsi0_info_html_ad208bb9733195d2343f121420e319bdc"><div class="ttname"><a href="class_u_s_b_d_m_1_1_tsi0_info.html#ad208bb9733195d2343f121420e319bdc">USBDM::Tsi0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3112</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_pcr_info_html"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_pcr_info.html">USBDM::PcrInfo</a></div><div class="ttdoc">Struct for Pin Control Register information Information required to configure the PCR for a particula...</div><div class="ttdef"><b>Definition:</b> pcr.h:99</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_html_af6e5758d5b8e3ca05758d4cf79df97aa"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info.html#af6e5758d5b8e3ca05758d4cf79df97aa">USBDM::Ftm0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1697</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga1b3ffe4be02efef291da12ce9e097a9d"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga1b3ffe4be02efef291da12ce9e097a9d">LPTMR_CSR_TIE</a></div><div class="ttdeci">#define LPTMR_CSR_TIE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4039</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga6b704d8e041f977dfe02f0288a8e01bd"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga6b704d8e041f977dfe02f0288a8e01bd">PDB_SC_LDMOD</a></div><div class="ttdeci">#define PDB_SC_LDMOD(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4523</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a6d8c8c965348deb9873b99561fd9191b"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191b">USBDM::FtflInfo::PartitionSel</a></div><div class="ttdeci">PartitionSel</div><div class="ttdoc">Selects division of FlexNVM between flash and EEPROM backing storage. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1491</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4763</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga5c660cd4a6d8062e6ef4afbc17c27fa4"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4">SIM_SOPT1_OSC32KSEL_MASK</a></div><div class="ttdeci">#define SIM_SOPT1_OSC32KSEL_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5420</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga55dd0115bf164ab76e7cfacb906f9f7e"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga55dd0115bf164ab76e7cfacb906f9f7e">TSI_GENCS_LPCLKS</a></div><div class="ttdeci">#define TSI_GENCS_LPCLKS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6488</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8a0fb3f880e570fa4aea2a179d999835cd"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8a0fb3f880e570fa4aea2a179d999835cd">USBDM::McgInfo::ClockMode_FEE</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:326</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_tsi0_info_html_a6136fb2363d5715f2b80dc11a29774bd"><div class="ttname"><a href="class_u_s_b_d_m_1_1_tsi0_info.html#a6136fb2363d5715f2b80dc11a29774bd">USBDM::Tsi0Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock when configured in Active mode. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3043</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_channel_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_channel.html">USBDM::Ftm0Channel</a></div><div class="ttdoc">Template class representing a Timer channel. </div><div class="ttdef"><b>Definition:</b> ftm.h:1245</div></div>
<div class="ttc" id="group___m_c_g___register___masks___g_r_o_u_p_html_gacc99cc05a01e5807395bfe11518b26e3"><div class="ttname"><a href="group___m_c_g___register___masks___g_r_o_u_p.html#gacc99cc05a01e5807395bfe11518b26e3">MCG_SC_FCRDIV_SHIFT</a></div><div class="ttdeci">#define MCG_SC_FCRDIV_SHIFT</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4222</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga374818f52beee72a9bafcb9efd573dbb"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga374818f52beee72a9bafcb9efd573dbb">SIM_SCGC4_EWM_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_EWM_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5517</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdoc">28 Serial Peripheral Interface </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:54</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_control_info_html_a267b3ae0285047d663aa058cc35466e5"><div class="ttname"><a href="class_u_s_b_d_m_1_1_control_info.html#a267b3ae0285047d663aa058cc35466e5">USBDM::ControlInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1155</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html"><div class="ttname"><a href="struct_v_r_e_f___type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7819</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga084591e0d6eba0d2f8082e3edc7ed45e"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga084591e0d6eba0d2f8082e3edc7ed45e">RTC_LR_LRL</a></div><div class="ttdeci">#define RTC_LR_LRL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5283</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_power_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_power_info.html">USBDM::PowerInfo</a></div><div class="ttdoc">Peripheral information for POWER, Power. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2774</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_channel_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_channel.html">USBDM::Ftm1Channel</a></div><div class="ttdoc">Template class representing a FTM1 timer channel. </div><div class="ttdef"><b>Definition:</b> ftm.h:1262</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_ac38d069a9f1cb550bedea1a0468e433c"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#ac38d069a9f1cb550bedea1a0468e433c">USBDM::McgInfo::ClockInfo::c4</a></div><div class="ttdeci">const uint8_t c4</div><div class="ttdoc">Control Register 4. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:361</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmp0_info_html_a8c8d2650f1abdd5b22524d51ed65aa37"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmp0_info.html#a8c8d2650f1abdd5b22524d51ed65aa37">USBDM::Cmp0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:906</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p_html_gadeb8e1897c83b7925993f90cd9d5b0e3"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p.html#gadeb8e1897c83b7925993f90cd9d5b0e3">DMAMUX0_BasePtr</a></div><div class="ttdeci">#define DMAMUX0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:1493</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_gad18125542d6e5cebc57833da32c13668"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#gad18125542d6e5cebc57833da32c13668">TSI_GENCS_NSCN</a></div><div class="ttdeci">#define TSI_GENCS_NSCN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6482</div></div>
<div class="ttc" id="group___c_m_p___peripheral__access__layer___g_r_o_u_p_html_ga80e4346fc6339df0b0d1ae2aec0b74cc"><div class="ttname"><a href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html#ga80e4346fc6339df0b0d1ae2aec0b74cc">CMP1_BasePtr</a></div><div class="ttdeci">#define CMP1_BasePtr</div><div class="ttdoc">Comparator, Voltage Ref, D-to-A Converter and Analog Mux. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:678</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga24fa87943affabcffbb223ae36f5ebb9"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga24fa87943affabcffbb223ae36f5ebb9">SIM_SCGC6_FTFL_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_FTFL_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5567</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_osc0_info_html_a6f013a892972a626748972ce41492be5"><div class="ttname"><a href="class_u_s_b_d_m_1_1_osc0_info.html#a6f013a892972a626748972ce41492be5">USBDM::Osc0Info::getOsc32kClock</a></div><div class="ttdeci">static uint32_t getOsc32kClock()</div><div class="ttdoc">Get OSC32KCLK clock. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:104</div></div>
<div class="ttc" id="group___v_r_e_f___register___masks___g_r_o_u_p_html_ga7b200f282af693ea614c6bb380a5bfb8"><div class="ttname"><a href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7b200f282af693ea614c6bb380a5bfb8">VREF_TRM_TRIM</a></div><div class="ttdeci">#define VREF_TRM_TRIM(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7840</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gac9435d014db5719f8ae1aab385d4be5a"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gac9435d014db5719f8ae1aab385d4be5a">LLWU_FILT_FILTSEL</a></div><div class="ttdeci">#define LLWU_FILT_FILTSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3958</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62add9b1202613812f4e1cd20b52e57635b"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62add9b1202613812f4e1cd20b52e57635b">USBDM::FtflInfo::eeprom128Bytes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1483</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_i2s0_info_html_abf4a0b45a77a8f9c23b958878974c260"><div class="ttname"><a href="class_u_s_b_d_m_1_1_i2s0_info.html#abf4a0b45a77a8f9c23b958878974c260">USBDM::I2s0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2286</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga37cb1d6bca1296ed772a4ea87628853b"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga37cb1d6bca1296ed772a4ea87628853b">SIM_SCGC6_I2S_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_I2S_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5576</div></div>
<div class="ttc" id="struct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4458</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdoc">36 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:62</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a7089b7612b654a9f98386b4f87ca524e"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a7089b7612b654a9f98386b4f87ca524e">USBDM::DmaSlot_PortB</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1298</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga40daa10db43ec0c0a1944e6289ca29cc"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga40daa10db43ec0c0a1944e6289ca29cc">LPTMR_PSR_PCS_MASK</a></div><div class="ttdeci">#define LPTMR_PSR_PCS_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4044</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga5509cf72c7508dd77f0a1a9e631943e8"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5509cf72c7508dd77f0a1a9e631943e8">SIM_SCGC5_PORTB_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTB_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5554</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a9b3fff76ff15e01a9c4d1fb90645d751"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a9b3fff76ff15e01a9c4d1fb90645d751">USBDM::McgInfo::ClockInfo::c5</a></div><div class="ttdeci">const uint8_t c5</div><div class="ttdoc">Control Register 5. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:363</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga0762fb1a56882d5a6aafb368d27dce71"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga0762fb1a56882d5a6aafb368d27dce71">TSI_PEN_LPSP</a></div><div class="ttdeci">#define TSI_PEN_LPSP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6559</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga006ee9cac0b4b9daa94e3b1d6a440627"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga006ee9cac0b4b9daa94e3b1d6a440627">CMP_FPR_FILT_PER</a></div><div class="ttdeci">#define CMP_FPR_FILT_PER(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:615</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_aa3fe6815536d6398de05795554c3b689"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#aa3fe6815536d6398de05795554c3b689">USBDM::McgInfo::ClockInfo::c6</a></div><div class="ttdeci">const uint8_t c6</div><div class="ttdoc">Control Register 6. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:365</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga83a0b2b8e5d22c85bc752995eadc23c8"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga83a0b2b8e5d22c85bc752995eadc23c8">ADC_CFG1_ADLSMP</a></div><div class="ttdeci">#define ADC_CFG1_ADLSMP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:300</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga7ed76902e13634d0c543ade3ef47525a"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga7ed76902e13634d0c543ade3ef47525a">LPTMR_PSR_PRESCALE_SHIFT</a></div><div class="ttdeci">#define LPTMR_PSR_PRESCALE_SHIFT</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4051</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a8c0b1391e510fc6bfc6d14dfb9ec14ca"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8c0b1391e510fc6bfc6d14dfb9ec14ca">USBDM::DmaSlot_UART1_Receive</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1273</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga8d44d4d4557fe51bf7b212dd91af91ab"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga8d44d4d4557fe51bf7b212dd91af91ab">SIM_SOPT2_PLLFLLSEL</a></div><div class="ttdeci">#define SIM_SOPT2_PLLFLLSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5457</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga7537345eb6a634652141bd92b6e1c029"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga7537345eb6a634652141bd92b6e1c029">LLWU_ME_WUME1</a></div><div class="ttdeci">#define LLWU_ME_WUME1(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3811</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga8c61fdf29e7bfcc3b61c9b3cc86019b6"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6">FTM_SC_PS_SHIFT</a></div><div class="ttdeci">#define FTM_SC_PS_SHIFT</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2315</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gac9e4be8e9ff1ae8615f97944825bd035"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gac9e4be8e9ff1ae8615f97944825bd035">RTC_CR_OSCE</a></div><div class="ttdeci">#define RTC_CR_OSCE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5239</div></div>
<div class="ttc" id="group___s_i_m___peripheral__access__layer___g_r_o_u_p_html_ga29f3791cf14f1a39a1d1b6941d07c29d"><div class="ttname"><a href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a></div><div class="ttdeci">#define SIM_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5674</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga4f97d9b111217d817cd8efa1530b5a1d"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga4f97d9b111217d817cd8efa1530b5a1d">TSI_GENCS_ESOR</a></div><div class="ttdeci">#define TSI_GENCS_ESOR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6449</div></div>
<div class="ttc" id="group___v_r_e_f___register___masks___g_r_o_u_p_html_gaaa2d50a050e401275bb8db441075a60c"><div class="ttname"><a href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gaaa2d50a050e401275bb8db441075a60c">VREF_TRM_CHOPEN</a></div><div class="ttdeci">#define VREF_TRM_CHOPEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7843</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga3dfb03917664cd276f352b77e95624b9"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga3dfb03917664cd276f352b77e95624b9">LLWU_PE1_WUPE3</a></div><div class="ttdeci">#define LLWU_PE1_WUPE3(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3765</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga78eaf28aa2956818501310daaeffca74"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga78eaf28aa2956818501310daaeffca74">CMP_CR0_HYSTCTR</a></div><div class="ttdeci">#define CMP_CR0_HYSTCTR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:586</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3695</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gaa96b35faf789a4b85552957c8227c1e0"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa96b35faf789a4b85552957c8227c1e0">LLWU_PE2_WUPE6</a></div><div class="ttdeci">#define LLWU_PE2_WUPE6(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3775</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gab35a751adac37592806af18a4f6e3837"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gab35a751adac37592806af18a4f6e3837">LLWU_PE1_WUPE1</a></div><div class="ttdeci">#define LLWU_PE1_WUPE1(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3759</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmp0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmp0_info.html">USBDM::Cmp0Info</a></div><div class="ttdoc">Peripheral information for CMP, Analogue Comparator. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:817</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m_html_afdb378fb18d4ecb24f52b823a15ca00a"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#afdb378fb18d4ecb24f52b823a15ca00a">USBDM::Adc0Info::InfoDM::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:787</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_dma0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_dma0_info.html">USBDM::Dma0Info</a></div><div class="ttdoc">Peripheral information for DMA, Direct Memory Access (DMA). </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1220</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a6d8c8c965348deb9873b99561fd9191baed2a93d65dd972ac4db42122088a79fc"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191baed2a93d65dd972ac4db42122088a79fc">USBDM::FtflInfo::partition_flash0K_eeprom32K</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1496</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart2_info_html_a9f203488fa2d616762028e4d6b8dd25c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart2_info.html#a9f203488fa2d616762028e4d6b8dd25c">USBDM::Uart2Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3337</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel_html_a33519de968622d79f0c38b2cdb853ab3"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a33519de968622d79f0c38b2cdb853ab3">USBDM::Pdb0Info::PdbChannel::c1</a></div><div class="ttdeci">uint32_t c1</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2611</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_gab2ca4b13b2a865c68c2e1505f4b4f13b"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#gab2ca4b13b2a865c68c2e1505f4b4f13b">PDB_C1_EN</a></div><div class="ttdeci">#define PDB_C1_EN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4539</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdoc">60 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:86</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_aca25ebd386df2ede79885743b24a1bd3"><div class="ttname"><a href="namespace_u_s_b_d_m.html#aca25ebd386df2ede79885743b24a1bd3">USBDM::SystemMcgFllClock</a></div><div class="ttdeci">volatile uint32_t SystemMcgFllClock</div><div class="ttdoc">MCGFLLCLK - Output of FLL. </div><div class="ttdef"><b>Definition:</b> mcg.h:31</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a3a58d2a482bf90a38a64a5580663b4ca"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a3a58d2a482bf90a38a64a5580663b4ca">USBDM::McgInfo::ClockInfo::c7</a></div><div class="ttdeci">const uint8_t c7</div><div class="ttdoc">Control Register 7. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:369</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_a864858dc76cf5a81469ea48b17e69297"><div class="ttname"><a href="namespace_u_s_b_d_m.html#a864858dc76cf5a81469ea48b17e69297">USBDM::PORTB_CLOCK_MASK</a></div><div class="ttdeci">constexpr uint32_t PORTB_CLOCK_MASK</div><div class="ttdef"><b>Definition:</b> pcr.h:41</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaa085ff25a9d47eecd8a51517fc80778b"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa085ff25a9d47eecd8a51517fc80778b">SIM_CLKDIV2_USBDIV_SHIFT</a></div><div class="ttdeci">#define SIM_CLKDIV2_USBDIV_SHIFT</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5622</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a2d95ba6879df069421c8a1f071aa21a1"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a2d95ba6879df069421c8a1f071aa21a1">USBDM::DmaSlot_PortD</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1300</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_lptmr0_info_html_ac0967ef071c34dd9cd0ac64c60209677"><div class="ttname"><a href="class_u_s_b_d_m_1_1_lptmr0_info.html#ac0967ef071c34dd9cd0ac64c60209677">USBDM::Lptmr0Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2488</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html"><div class="ttname"><a href="namespace_u_s_b_d_m.html">USBDM</a></div><div class="ttdoc">Namespace enclosing USBDM classes. </div><div class="ttdef"><b>Definition:</b> adc.h:49</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdoc">56 General Purpose Input/Output </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:82</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a9794c5c5eee57d6ac5210248fd68b654"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9794c5c5eee57d6ac5210248fd68b654">USBDM::DmaSlot_PortC</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1299</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m_html_aa7187861174c8125ab61f0cceda76b1c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_m.html#aa7187861174c8125ab61f0cceda76b1c">USBDM::Adc0Info::InfoDM::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:794</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_rtc_info_html_af412ff0cb4caf2a5f270bbee2c61fdef"><div class="ttname"><a href="class_u_s_b_d_m_1_1_rtc_info.html#af412ff0cb4caf2a5f270bbee2c61fdef">USBDM::RtcInfo::getInternalClock</a></div><div class="ttdeci">static uint32_t getInternalClock()</div><div class="ttdoc">Get RTC clock frequency (internal, not masked by RTC_CR_CLKO) </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:243</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga6f63b73e0ad63163df381c795d583cc1"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga6f63b73e0ad63163df381c795d583cc1">SIM_SCGC5_LPTMR_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_LPTMR_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5545</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_gaf26d2f5eaed2a157020062606f7527f8"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#gaf26d2f5eaed2a157020062606f7527f8">USBDM::DmaSlot</a></div><div class="ttdeci">DmaSlot</div><div class="ttdoc">Peripheral information for DMAMUX, Direct Memory Access (DMA). </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1269</div></div>
<div class="ttc" id="group___v_r_e_f___register___masks___g_r_o_u_p_html_ga2bd98e877f61a410c3226d6472365b5e"><div class="ttname"><a href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga2bd98e877f61a410c3226d6472365b5e">VREF_SC_MODE_LV</a></div><div class="ttdeci">#define VREF_SC_MODE_LV(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7847</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart1_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart1_info.html">USBDM::Uart1Info</a></div><div class="ttdoc">Peripheral information for UART, Universal Asynchronous Receiver/Transmitter. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3222</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga4f426ee3d4121039991f556746934a66"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga4f426ee3d4121039991f556746934a66">LLWU_ME_WUME4</a></div><div class="ttdeci">#define LLWU_ME_WUME4(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3820</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdoc">32 Serial Communication Interface </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:58</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a296b7a57d3105b4fdefc0e068a190b14"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a296b7a57d3105b4fdefc0e068a190b14">USBDM::McgInfo::getInternalIrcClock</a></div><div class="ttdeci">static uint32_t getInternalIrcClock()</div><div class="ttdoc">Get Internal MCGIRCLK (ungated by MCG_C1_IRCLKEN_MASK) </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:396</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdoc">42 FlexTimer Module </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:68</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart0_info_html_a456d739f7bc182edcdc32d34df32e039"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart0_info.html#a456d739f7bc182edcdc32d34df32e039">USBDM::Uart0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3207</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_gaf59f2858467f2c5e5d3a7fb6ec275db1"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#gaf59f2858467f2c5e5d3a7fb6ec275db1">PDB_SC_DMAEN</a></div><div class="ttdeci">#define PDB_SC_DMAEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4514</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a188e6e354cb3c3a76091d33339cfdaa4"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a188e6e354cb3c3a76091d33339cfdaa4">USBDM::McgInfo::ClockInfo::clockMode</a></div><div class="ttdeci">const ClockMode clockMode</div><div class="ttdoc">Clock Mode. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:353</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_gpio_d_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_gpio_d_info.html">USBDM::GpioDInfo</a></div><div class="ttdoc">Peripheral information for GPIO, Digital Input/Output. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2060</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga90e650c4ec5da3b971b3acdf511c466a"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga90e650c4ec5da3b971b3acdf511c466a">SIM_SOPT5_UART0RXSRC</a></div><div class="ttdeci">#define SIM_SOPT5_UART0RXSRC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5489</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga9c4853233394870202cccd7844fc8a56"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9c4853233394870202cccd7844fc8a56">SIM_SCGC5_PORTA_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTA_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5551</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a89e50cdffc8d970376b92ddfbb56bfee"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a89e50cdffc8d970376b92ddfbb56bfee">USBDM::DmaSlot_CMP0</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1293</div></div>
<div class="ttc" id="pin__mapping_8h_html_a61fda6b28c0a7402599a7cce546c3b56"><div class="ttname"><a href="pin__mapping_8h.html#a61fda6b28c0a7402599a7cce546c3b56">CMP_CR1_TRIGM</a></div><div class="ttdeci">#define CMP_CR1_TRIGM(x)</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:845</div></div>
<div class="ttc" id="group___e_w_m___peripheral__access__layer___g_r_o_u_p_html_gafe607ad46ef91535a4ade2e074d899ff"><div class="ttname"><a href="group___e_w_m___peripheral__access__layer___g_r_o_u_p.html#gafe607ad46ef91535a4ade2e074d899ff">EWM_BasePtr</a></div><div class="ttdeci">#define EWM_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:1831</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga57e76f009f14fc197aa6bf7ce0e56f22"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga57e76f009f14fc197aa6bf7ce0e56f22">LLWU_ME_WUME0</a></div><div class="ttdeci">#define LLWU_ME_WUME0(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3808</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart1_info_html_a2039737486a5c9a9eee970e2538736ec"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart1_info.html#a2039737486a5c9a9eee970e2538736ec">USBDM::Uart1Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3259</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga5f9e7baedd6e7f7ec92e1bab82bb3dfe"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga5f9e7baedd6e7f7ec92e1bab82bb3dfe">TSI_GENCS_LPSCNITV</a></div><div class="ttdeci">#define TSI_GENCS_LPSCNITV(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6485</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a0ad569344663ea46c05f7d92c2684ee8"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a0ad569344663ea46c05f7d92c2684ee8">USBDM::McgInfo::ClockInfo::c2</a></div><div class="ttdeci">const uint8_t c2</div><div class="ttdoc">Control Register 2. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:359</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga376a97009729f8dde435a783deb148d8"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga376a97009729f8dde435a783deb148d8">LLWU_PE4_WUPE14</a></div><div class="ttdeci">#define LLWU_PE4_WUPE14(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3801</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga5ba778d142ba95753b9eec4e9c5e73f6"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga5ba778d142ba95753b9eec4e9c5e73f6">LLWU_PE3_WUPE10</a></div><div class="ttdeci">#define LLWU_PE3_WUPE10(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3788</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart2_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart2_info.html">USBDM::Uart2Info</a></div><div class="ttdoc">Peripheral information for UART, Universal Asynchronous Receiver/Transmitter. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3300</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8aab4138b0e4abbe1675aef1b1b259f098"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8aab4138b0e4abbe1675aef1b1b259f098">USBDM::McgInfo::ClockMode_PEE</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:332</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gad8091af3da5e3220b82e3de8adc2a45e"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad8091af3da5e3220b82e3de8adc2a45e">LLWU_RST_LLRSTE</a></div><div class="ttdeci">#define LLWU_RST_LLRSTE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3971</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_i2c0_info_html_a17dd0f8515dd4965c4788c0b951d86f3"><div class="ttname"><a href="class_u_s_b_d_m_1_1_i2c0_info.html#a17dd0f8515dd4965c4788c0b951d86f3">USBDM::I2c0Info::getInputClockFrequency</a></div><div class="ttdeci">static uint32_t getInputClockFrequency()</div><div class="ttdoc">Get input clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2182</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga065038b692ab15f728ec344376d66c5b"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga065038b692ab15f728ec344376d66c5b">FTM_SC_PS</a></div><div class="ttdeci">#define FTM_SC_PS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2316</div></div>
<div class="ttc" id="group___m_c_g___register___masks___g_r_o_u_p_html_ga9b5d58f2f0a68eabe93f088dc2f81d2b"><div class="ttname"><a href="group___m_c_g___register___masks___g_r_o_u_p.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b">MCG_SC_FCRDIV_MASK</a></div><div class="ttdeci">#define MCG_SC_FCRDIV_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4221</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p_html_a36e28cf591f72770da9db1fae571bb67"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#a36e28cf591f72770da9db1fae571bb67">USBDM::Adc0Info::InfoDP::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:755</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_osc0_info_html_ae81f64ad5f3239aec0567fcab6ea76f2"><div class="ttname"><a href="class_u_s_b_d_m_1_1_osc0_info.html#ae81f64ad5f3239aec0567fcab6ea76f2">USBDM::Osc0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:124</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_gpio_c_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_gpio_c_info.html">USBDM::GpioCInfo</a></div><div class="ttdoc">Peripheral information for GPIO, Digital Input/Output. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2020</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdoc">17 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:44</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a317306893dfe75a2498d4cd7272f8159"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a317306893dfe75a2498d4cd7272f8159">USBDM::DmaSlot_FTM0_Ch_5</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1287</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_tsi0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_tsi0_info.html">USBDM::Tsi0Info</a></div><div class="ttdoc">Peripheral information for TSI, Low-leakage Wake-up Unit. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2990</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_check_signal_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_check_signal.html">USBDM::CheckSignal</a></div><div class="ttdoc">Class to static check signal mapping is valid. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:32</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_gabdbbdc3e2263f1d453aac3fef184d997"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#gabdbbdc3e2263f1d453aac3fef184d997">ADC_CFG1_MODE</a></div><div class="ttdeci">#define ADC_CFG1_MODE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:297</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga1517078d0ce615b7feb94ef57b28e4c8"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1517078d0ce615b7feb94ef57b28e4c8">RTC_CR_OSCE_MASK</a></div><div class="ttdeci">#define RTC_CR_OSCE_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5237</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga01fde478dc65d018fd0b6f70e6a5540f"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga01fde478dc65d018fd0b6f70e6a5540f">LLWU_ME_WUME7</a></div><div class="ttdeci">#define LLWU_ME_WUME7(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3829</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_a7d686c02cb75e7e069e642abe800ecb5"><div class="ttname"><a href="namespace_u_s_b_d_m.html#a7d686c02cb75e7e069e642abe800ecb5">USBDM::SystemMcgffClock</a></div><div class="ttdeci">volatile uint32_t SystemMcgffClock</div><div class="ttdoc">MCGFFCLK - Fixed frequency clock (input to FLL) </div><div class="ttdef"><b>Definition:</b> mcg.h:27</div></div>
<div class="ttc" id="struct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6611</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gaea8be9d432dc099ab950bfd812fda728"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gaea8be9d432dc099ab950bfd812fda728">RTC_WAR_TARW</a></div><div class="ttdeci">#define RTC_WAR_TARW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5306</div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5172</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_lptmr0_info_html_abbb74633e1486fda8d373a831280ff88"><div class="ttname"><a href="class_u_s_b_d_m_1_1_lptmr0_info.html#abbb74633e1486fda8d373a831280ff88">USBDM::Lptmr0Info::getClockFrequencyF</a></div><div class="ttdeci">static float getClockFrequencyF()</div><div class="ttdoc">Get clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2504</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdoc">47 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:73</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p_html_gab2490ebe67da1c43850fec979e264d28"><div class="ttname"><a href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gab2490ebe67da1c43850fec979e264d28">PORTD_BasePtr</a></div><div class="ttdeci">#define PORTD_BasePtr</div><div class="ttdoc">Pin Control and Interrupts. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4901</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a6d8c8c965348deb9873b99561fd9191bab72886cd1beaf4c8ef44e60543f3b5c3"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bab72886cd1beaf4c8ef44e60543f3b5c3">USBDM::FtflInfo::partition_flash8K_eeprom24K</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1495</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga73485bbb713aeb9b283996279ffdea6c"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga73485bbb713aeb9b283996279ffdea6c">LLWU_PE3_WUPE11</a></div><div class="ttdeci">#define LLWU_PE3_WUPE11(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3791</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga3d7c49e91df0f310a5dcf2effef9ae25"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga3d7c49e91df0f310a5dcf2effef9ae25">LPTMR_PSR_PBYP</a></div><div class="ttdeci">#define LPTMR_PSR_PBYP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4049</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga27c3cbdda69ab132f0a4ac2408221e37"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga27c3cbdda69ab132f0a4ac2408221e37">CMP_DACCR_VRSEL</a></div><div class="ttdeci">#define CMP_DACCR_VRSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:641</div></div>
<div class="ttc" id="group___f_t_m___peripheral__access__layer___g_r_o_u_p_html_gab3681888f65da1375f0d93d0e79ec8bf"><div class="ttname"><a href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html#gab3681888f65da1375f0d93d0e79ec8bf">FTM0_BasePtr</a></div><div class="ttdeci">#define FTM0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2892</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdoc">50 Programmable Delay Block </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:76</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gad51b16006c9f793c4b342ea1ff91a846"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gad51b16006c9f793c4b342ea1ff91a846">SIM_SCGC6_RTC_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_RTC_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5600</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga6c3513d49a0b33891d6a2109e3e25c99"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6c3513d49a0b33891d6a2109e3e25c99">FTM_EXTTRIG_INITTRIGEN</a></div><div class="ttdeci">#define FTM_EXTTRIG_INITTRIGEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2608</div></div>
<div class="ttc" id="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p_html_ga049c3e972d3b47c17b4cd28278a67feb"><div class="ttname"><a href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga049c3e972d3b47c17b4cd28278a67feb">GPIOB_BasePtr</a></div><div class="ttdeci">#define GPIOB_BasePtr</div><div class="ttdoc">General Purpose Input/Output. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3068</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga5a518f1f4c7c7dc592e6b69bba80b68b"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga5a518f1f4c7c7dc592e6b69bba80b68b">SIM_SOPT4_FTM1CLKSEL</a></div><div class="ttdeci">#define SIM_SOPT4_FTM1CLKSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5479</div></div>
<div class="ttc" id="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p_html_gaa4e4b3f8fca364b25f7f8751430980de"><div class="ttname"><a href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa4e4b3f8fca364b25f7f8751430980de">UART1_BasePtr</a></div><div class="ttdeci">#define UART1_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7244</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes_html_acfea08965195382d27a433478aaebad1"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html#acfea08965195382d27a433478aaebad1">USBDM::FtflInfo::EepromSizes::size</a></div><div class="ttdeci">const uint16_t size</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1447</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html">USBDM::SimInfo</a></div><div class="ttdoc">Peripheral information for SIM, System Integration Module. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:441</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gaefa960bdff7de6d8b29e80f44aadaed1"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gaefa960bdff7de6d8b29e80f44aadaed1">RTC_CR_SCP</a></div><div class="ttdeci">#define RTC_CR_SCP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5245</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga5212291e6e08ea71c1ba5ec639b8e026"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga5212291e6e08ea71c1ba5ec639b8e026">RTC_RAR_TSRR</a></div><div class="ttdeci">#define RTC_RAR_TSRR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5325</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___register___masks___g_r_o_u_p_html_ga26ed125b670223f11ea326335729bb9b"><div class="ttname"><a href="group___d_m_a_m_u_x___register___masks___g_r_o_u_p.html#ga26ed125b670223f11ea326335729bb9b">DMAMUX_CHCFG_SOURCE</a></div><div class="ttdeci">#define DMAMUX_CHCFG_SOURCE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:1481</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdoc">38 Analogue to Digital Converter </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:64</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdoc">18 Direct memory access controller </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:45</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d_html_a43e9bcbaa67c1374263d54639bdc19d3"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#a43e9bcbaa67c1374263d54639bdc19d3">USBDM::Ftm1Info::InfoQUAD::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1910</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p_html_gaa058df75fcf9d9e475ea555d7ab516c5"><div class="ttname"><a href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa058df75fcf9d9e475ea555d7ab516c5">PORTE_BasePtr</a></div><div class="ttdeci">#define PORTE_BasePtr</div><div class="ttdoc">Pin Control and Interrupts. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4922</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_ga93a6fe3fb169a73716a837cedb92dbef"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#ga93a6fe3fb169a73716a837cedb92dbef">LPTMR_PSR_PRESCALE_MASK</a></div><div class="ttdeci">#define LPTMR_PSR_PRESCALE_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4050</div></div>
<div class="ttc" id="group___v_r_e_f___register___masks___g_r_o_u_p_html_ga7a5994dbf9e379f63aea014ab33e4822"><div class="ttname"><a href="group___v_r_e_f___register___masks___g_r_o_u_p.html#ga7a5994dbf9e379f63aea014ab33e4822">VREF_SC_VREFEN</a></div><div class="ttdeci">#define VREF_SC_VREFEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7859</div></div>
<div class="ttc" id="group___p_i_t___register___masks___g_r_o_u_p_html_gab52ff9f5a1c18eee41b58100aa415dfe"><div class="ttname"><a href="group___p_i_t___register___masks___g_r_o_u_p.html#gab52ff9f5a1c18eee41b58100aa415dfe">PIT_MCR_FRZ</a></div><div class="ttdeci">#define PIT_MCR_FRZ(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4624</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga92d72bda2b26242276060b869bae0fb4"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga92d72bda2b26242276060b869bae0fb4">LLWU_ME_WUME6</a></div><div class="ttdeci">#define LLWU_ME_WUME6(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3826</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information_html_a3e745319ea956ef63918aac521f021ba"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a3e745319ea956ef63918aac521f021ba">USBDM::FtflInfo::PartitionInformation::flashSize</a></div><div class="ttdeci">const uint32_t flashSize</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1464</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga5b7cd747de95052518759e92b7e0f867"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga5b7cd747de95052518759e92b7e0f867">PDB_SC_PRESCALER</a></div><div class="ttdeci">#define PDB_SC_PRESCALER(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4511</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gad6e40b93385848a0a6dc1177f884107a"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gad6e40b93385848a0a6dc1177f884107a">LLWU_PE3_WUPE8</a></div><div class="ttdeci">#define LLWU_PE3_WUPE8(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3782</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_usb0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_usb0_info.html">USBDM::Usb0Info</a></div><div class="ttdoc">Peripheral information for USB, USB OTG Controller. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3387</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga723a55222eb5f8fd25da5c956aa50e7b"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga723a55222eb5f8fd25da5c956aa50e7b">SIM_SCGC5_PORTD_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTD_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5560</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_vref_info_html_a5a85a7e8110db25729d41c8fdbdeaa73"><div class="ttname"><a href="class_u_s_b_d_m_1_1_vref_info.html#a5a85a7e8110db25729d41c8fdbdeaa73">USBDM::VrefInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3546</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga2e5439a86a5b43d4216a4dbd4fa5536a"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga2e5439a86a5b43d4216a4dbd4fa5536a">CMP_CR1_WE</a></div><div class="ttdeci">#define CMP_CR1_WE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:608</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaffd5a351cb6080fec607562adabf3d21"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaffd5a351cb6080fec607562adabf3d21">SIM_SCGC6_USBDCD_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_USBDCD_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5582</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_osc0_info_html_aa43a3856522643193b54cc6e7ad41c40"><div class="ttname"><a href="class_u_s_b_d_m_1_1_osc0_info.html#aa43a3856522643193b54cc6e7ad41c40">USBDM::Osc0Info::getOscerClock</a></div><div class="ttdeci">static uint32_t getOscerClock()</div><div class="ttdoc">Get OSCERCLK clock (external, masked by OSC_CR_ERCLKEN) </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:95</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_gae23653c06f0dfe00b27a15ef15138c8e"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#gae23653c06f0dfe00b27a15ef15138c8e">ADC_CFG2_ADLSTS</a></div><div class="ttdeci">#define ADC_CFG2_ADLSTS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:310</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gafd25630d6da4e8bd90c95a1b534bfe26"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gafd25630d6da4e8bd90c95a1b534bfe26">LLWU_ME_WUME3</a></div><div class="ttdeci">#define LLWU_ME_WUME3(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3817</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga025ef364c34241696067cbe84797a343"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga025ef364c34241696067cbe84797a343">PDB_SC_CONT</a></div><div class="ttdeci">#define PDB_SC_CONT(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4493</div></div>
<div class="ttc" id="struct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:1781</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_spi0_info_html_a2dad54ffb36553209116f3ceebd8e97b"><div class="ttname"><a href="class_u_s_b_d_m_1_1_spi0_info.html#a2dad54ffb36553209116f3ceebd8e97b">USBDM::Spi0Info::getClockFrequency</a></div><div class="ttdeci">static uint32_t getClockFrequency()</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2927</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga644ab845edd61fbd851fca7254c6a3f0"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga644ab845edd61fbd851fca7254c6a3f0">LLWU_PE3_WUPE9</a></div><div class="ttdeci">#define LLWU_PE3_WUPE9(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3785</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gab32de0f8a4b83a05b226638154da75c0"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gab32de0f8a4b83a05b226638154da75c0">SIM_SCGC4_VREF_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_VREF_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5541</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga227514fe8e96217ffd352795835630d0"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga227514fe8e96217ffd352795835630d0">RTC_CR_CLKO</a></div><div class="ttdeci">#define RTC_CR_CLKO(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5242</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga57fe3b7c8697cae28d20ea2edd7502f6"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga57fe3b7c8697cae28d20ea2edd7502f6">LLWU_ME_WUME5</a></div><div class="ttdeci">#define LLWU_ME_WUME5(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3823</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdoc">39 High-Speed Comparator </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:65</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga05d062b9f97d4ca27064c11d6f3f87de"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga05d062b9f97d4ca27064c11d6f3f87de">TSI_SCANC_AMCLKS</a></div><div class="ttdeci">#define TSI_SCANC_AMCLKS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6495</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart1_info_html_abb95ddd6649c218a0e99a5ba0db3371f"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart1_info.html#abb95ddd6649c218a0e99a5ba0db3371f">USBDM::Uart1Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3281</div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:561</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p_html_af428c3404fe58d86c392932c3afd1f7e"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info_1_1_info_d_p.html#af428c3404fe58d86c392932c3afd1f7e">USBDM::Adc0Info::InfoDP::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:762</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gac559e129885604991932101719e3b368"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gac559e129885604991932101719e3b368">SIM_SCGC7_DMA_MASK</a></div><div class="ttdeci">#define SIM_SCGC7_DMA_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5604</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a28a224543638b92a86e4e40fa15f6cb7"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a28a224543638b92a86e4e40fa15f6cb7">USBDM::DmaSlot_AlwaysEnabled9</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1311</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaea7b7b8d6abc055026d4ca7299206597"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaea7b7b8d6abc055026d4ca7299206597">SIM_SCGC4_UART2_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_UART2_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5532</div></div>
<div class="ttc" id="group___p_o_r_t___register___masks___g_r_o_u_p_html_ga13b6c873e0e5385583b1f7907a9f796a"><div class="ttname"><a href="group___p_o_r_t___register___masks___g_r_o_u_p.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a></div><div class="ttdeci">#define PORT_PCR_MUX(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4808</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga9c7ddea024f5bc341de68220d105d3e2"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga9c7ddea024f5bc341de68220d105d3e2">TSI_GENCS_TSIIE</a></div><div class="ttdeci">#define TSI_GENCS_TSIIE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6455</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_html_a4c6844e7f7627d890f0edace43491fcf"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info.html#a4c6844e7f7627d890f0edace43491fcf">USBDM::Ftm0Info::getClockFrequencyF</a></div><div class="ttdeci">static float getClockFrequencyF()</div><div class="ttdoc">Get clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1647</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62a0c53fd19fd0803c8a20bfd1028fa9cb8"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a0c53fd19fd0803c8a20bfd1028fa9cb8">USBDM::FtflInfo::eeprom1KBytes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1486</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_aecb998375766c8bca54b29c53b1a58e0"><div class="ttname"><a href="namespace_u_s_b_d_m.html#aecb998375766c8bca54b29c53b1a58e0">USBDM::PORTD_CLOCK_MASK</a></div><div class="ttdeci">constexpr uint32_t PORTD_CLOCK_MASK</div><div class="ttdef"><b>Definition:</b> pcr.h:49</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_gae5c193c9c001f33a49f1ae3c2a11133c"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#gae5c193c9c001f33a49f1ae3c2a11133c">PDB_C1_TOS</a></div><div class="ttdeci">#define PDB_C1_TOS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4542</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaa14141a225f9778babacbf3b90d0bae2"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaa14141a225f9778babacbf3b90d0bae2">SIM_SOPT2_PLLFLLSEL_MASK</a></div><div class="ttdeci">#define SIM_SOPT2_PLLFLLSEL_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5455</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information_html_a558c5ab91a3d3a5aabcf6db60852f2a3"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a558c5ab91a3d3a5aabcf6db60852f2a3">USBDM::FtflInfo::PartitionInformation::value</a></div><div class="ttdeci">const uint8_t value</div><div class="ttdoc">Flash allocated to EEPROM backing store. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1466</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga78428c831f0263054ac91c55ed89c016"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga78428c831f0263054ac91c55ed89c016">SIM_SOPT2_USBSRC</a></div><div class="ttdeci">#define SIM_SOPT2_USBSRC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5460</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gaa13d0a0ebfdd0939b1ba9ae0a8843dec"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gaa13d0a0ebfdd0939b1ba9ae0a8843dec">LLWU_RST_RSTFILT</a></div><div class="ttdeci">#define LLWU_RST_RSTFILT(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3968</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ewm_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ewm_info.html">USBDM::EwmInfo</a></div><div class="ttdoc">Peripheral information for EWM, External Watchdog Monitor. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1355</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga956b7d4a8e1a041de809612c0cad83e3"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga956b7d4a8e1a041de809612c0cad83e3">LLWU_PE2_WUPE5</a></div><div class="ttdeci">#define LLWU_PE2_WUPE5(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3772</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html_a5515de79528545cdf941b0f5c7c9a23f"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html#a5515de79528545cdf941b0f5c7c9a23f">USBDM::SimInfo::getErc32kClock</a></div><div class="ttdeci">static uint32_t getErc32kClock()</div><div class="ttdoc">Get ERCLK32K clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:460</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p_html_ga87ff8842c21c2637a2d6116c02b2e431"><div class="ttname"><a href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#ga87ff8842c21c2637a2d6116c02b2e431">PORTB_BasePtr</a></div><div class="ttdeci">#define PORTB_BasePtr</div><div class="ttdoc">Pin Control and Interrupts. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4859</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_rtc_info_html_ad416dee6e6ec9867a6e1ac3f4c7d58c4"><div class="ttname"><a href="class_u_s_b_d_m_1_1_rtc_info.html#ad416dee6e6ec9867a6e1ac3f4c7d58c4">USBDM::RtcInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:273</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t_html_a436d3aaff54b54711d9e4d322c000608"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_f_a_u_l_t.html#a436d3aaff54b54711d9e4d322c000608">USBDM::Ftm1Info::InfoFAULT::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1880</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a9c205e709aee3480fad2451fd6522e0f"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9c205e709aee3480fad2451fd6522e0f">USBDM::DmaSlot_I2S0_Transmit</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1278</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_tsi0_info_html_a62198411654c31401dd6c2c937da683e"><div class="ttname"><a href="class_u_s_b_d_m_1_1_tsi0_info.html#a62198411654c31401dd6c2c937da683e">USBDM::Tsi0Info::getLowPowerInputClockFrequency</a></div><div class="ttdeci">static uint32_t getLowPowerInputClockFrequency()</div><div class="ttdoc">Get input clock when configured in low power mode. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3057</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga007c3ff0f836a5c44abde0cfc7706d3a"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga007c3ff0f836a5c44abde0cfc7706d3a">SIM_SOPT4_FTM1FLT0</a></div><div class="ttdeci">#define SIM_SOPT4_FTM1FLT0(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5470</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel_html_a8e27c94cfe5677fdc7c7445161ef80fe"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_pdb0_info_1_1_pdb_channel.html#a8e27c94cfe5677fdc7c7445161ef80fe">USBDM::Pdb0Info::PdbChannel::dly1</a></div><div class="ttdeci">uint32_t dly1</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2613</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdoc">43 Carrier Modulator Transmitter </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:69</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_lptmr0_info_html_a3a4fb2a85a6c8a01a66429c0865b44bf"><div class="ttname"><a href="class_u_s_b_d_m_1_1_lptmr0_info.html#a3a4fb2a85a6c8a01a66429c0865b44bf">USBDM::Lptmr0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2551</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a0fb4ac9ec08c8ba262bdc611b3e07fc1"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a0fb4ac9ec08c8ba262bdc611b3e07fc1">USBDM::DmaSlot_AlwaysEnabled7</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1309</div></div>
<div class="ttc" id="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p_html_gae8feb501b55fa74cf39a6d544202e4b0"><div class="ttname"><a href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#gae8feb501b55fa74cf39a6d544202e4b0">GPIOE_BasePtr</a></div><div class="ttdeci">#define GPIOE_BasePtr</div><div class="ttdoc">General Purpose Input/Output. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3131</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdoc">49 Periodic Interrupt Timer </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:75</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html">USBDM::Ftm1Info::InfoQUAD</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1892</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info_html_a15369d537af3c43d74808f643ae68951"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a15369d537af3c43d74808f643ae68951">USBDM::McgInfo::ClockInfo::c1</a></div><div class="ttdeci">const uint8_t c1</div><div class="ttdoc">Control Register 1. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:357</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga22b30e792eed5423fdf1c23a28964d1a"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga22b30e792eed5423fdf1c23a28964d1a">RTC_LR_SRL</a></div><div class="ttdeci">#define RTC_LR_SRL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5280</div></div>
<div class="ttc" id="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p_html_ga0dd4c3b1dad9a104b7d9125e0a127a3c"><div class="ttname"><a href="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p.html#ga0dd4c3b1dad9a104b7d9125e0a127a3c">USBDCD_BasePtr</a></div><div class="ttdeci">#define USBDCD_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7795</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdoc">44 Real Time Clock </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:70</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga312af2bced4144186dd31b9f92ef2f8b"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga312af2bced4144186dd31b9f92ef2f8b">PDB_SC_PDBEIE</a></div><div class="ttdeci">#define PDB_SC_PDBEIE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4520</div></div>
<div class="ttc" id="group___i2_c___peripheral__access__layer___g_r_o_u_p_html_gaf0ac2b44d4bc6d70d230d7b31d6ba929"><div class="ttname"><a href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html#gaf0ac2b44d4bc6d70d230d7b31d6ba929">I2C0_BasePtr</a></div><div class="ttdeci">#define I2C0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3317</div></div>
<div class="ttc" id="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p_html_ga9a6cffe47c5a5508af3ffee73aef3e94"><div class="ttname"><a href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga9a6cffe47c5a5508af3ffee73aef3e94">GPIOA_BasePtr</a></div><div class="ttdeci">#define GPIOA_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3047</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8aca3bedc28a09b81a6b1b1320240b3f7d"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8aca3bedc28a09b81a6b1b1320240b3f7d">USBDM::DmaSlot_SPI0_Receive</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1279</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga10761aaf1cd7148018bd3ae41583e66c"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga10761aaf1cd7148018bd3ae41583e66c">TSI_GENCS_LPCLKS_MASK</a></div><div class="ttdeci">#define TSI_GENCS_LPCLKS_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6486</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga9c0a129086504b0b4a517d9ac2c48690"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga9c0a129086504b0b4a517d9ac2c48690">ADC_SC2_ACFGT</a></div><div class="ttdeci">#define ADC_SC2_ACFGT(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:340</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p_html_gad0ac878d830b1f7cd6af9c72add4dea6"><div class="ttname"><a href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html#gad0ac878d830b1f7cd6af9c72add4dea6">PORTA_BasePtr</a></div><div class="ttdeci">#define PORTA_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4838</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info.html">USBDM::Ftm0Info</a></div><div class="ttdoc">Peripheral information for FTM, PWM, Input capture and Output compare. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1578</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm_info.html">USBDM::FtmInfo</a></div><div class="ttdoc">Peripheral information for FTM, Shared Resources. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1538</div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4390</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_tsi0_info_html_af86e28b635ab4393883026d8a1a52830"><div class="ttname"><a href="class_u_s_b_d_m_1_1_tsi0_info.html#af86e28b635ab4393883026d8a1a52830">USBDM::Tsi0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3101</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdoc">25 Low Leakage Wakeup </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:51</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm0_info_html_ab3f569550cf13b178fa0e6bc00c5e023"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm0_info.html#ab3f569550cf13b178fa0e6bc00c5e023">USBDM::Ftm0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1686</div></div>
<div class="ttc" id="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p_html_ga2cf8e45d59718d22013df8590bc5de60"><div class="ttname"><a href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html#ga2cf8e45d59718d22013df8590bc5de60">GPIOD_BasePtr</a></div><div class="ttdeci">#define GPIOD_BasePtr</div><div class="ttdoc">General Purpose Input/Output. </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3110</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_html_aef9ab4a6d07a3fd20178dc5c5e0a3164"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info.html#aef9ab4a6d07a3fd20178dc5c5e0a3164">USBDM::Ftm1Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1848</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_gae6a462624a848afff074ae6e6da83cb0"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#gae6a462624a848afff074ae6e6da83cb0">LLWU_PE1_WUPE2</a></div><div class="ttdeci">#define LLWU_PE1_WUPE2(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3762</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_gad82c5e1b8128b560787b5bdb67a70e5f"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#gad82c5e1b8128b560787b5bdb67a70e5f">PDB_SC_TRGSEL</a></div><div class="ttdeci">#define PDB_SC_TRGSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4508</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d_html_aaa1ece5ff11d5134a3c5de685c7e4d0e"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info_1_1_info_q_u_a_d.html#aaa1ece5ff11d5134a3c5de685c7e4d0e">USBDM::Ftm1Info::InfoQUAD::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1917</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga1a502847fc337b81764e45ee3bfd06d4"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga1a502847fc337b81764e45ee3bfd06d4">RTC_LR_CRL</a></div><div class="ttdeci">#define RTC_LR_CRL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5277</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_crc0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_crc0_info.html">USBDM::Crc0Info</a></div><div class="ttdoc">Peripheral information for CRC, (Incomplete). </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1179</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_lptmr0_info_html_a7615e79d299b6bbccab8372dc1f9d295"><div class="ttname"><a href="class_u_s_b_d_m_1_1_lptmr0_info.html#a7615e79d299b6bbccab8372dc1f9d295">USBDM::Lptmr0Info::getClockFrequency</a></div><div class="ttdeci">static uint32_t getClockFrequency()</div><div class="ttdoc">Get clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2518</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a7cf787789cea16c997ea103b417df9c8afeb9905ccffc9426de2fc90d47699df9"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8afeb9905ccffc9426de2fc90d47699df9">USBDM::McgInfo::ClockMode_PBE</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:331</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_sim_info_html_a4f7fb46b013c2f5038d887b7e5e7e4b1"><div class="ttname"><a href="class_u_s_b_d_m_1_1_sim_info.html#a4f7fb46b013c2f5038d887b7e5e7e4b1">USBDM::SimInfo::initRegs</a></div><div class="ttdeci">static void initRegs()</div><div class="ttdoc">Initialise SIM registers. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:539</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga1f6d81f303672acd661263de6da7ea13"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga1f6d81f303672acd661263de6da7ea13">CMP_CR0_FILTER_CNT</a></div><div class="ttdeci">#define CMP_CR0_FILTER_CNT(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:589</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga6608fdb5031c434849a183da21a52054"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga6608fdb5031c434849a183da21a52054">RTC_WAR_TCRW</a></div><div class="ttdeci">#define RTC_WAR_TCRW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5309</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_i2c0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_i2c0_info.html">USBDM::I2c0Info</a></div><div class="ttdoc">Peripheral information for I2C, Inter-Integrated-Circuit Interface. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2149</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga1aec9f7358829c265b833a933a85d752"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga1aec9f7358829c265b833a933a85d752">SIM_SCGC6_DMAMUX0_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_DMAMUX0_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5570</div></div>
<div class="ttc" id="struct_u_s_b___type_html"><div class="ttname"><a href="struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7289</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga77d71ad1346f9dce80d00209745c3d6a"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga77d71ad1346f9dce80d00209745c3d6a">RTC_CR_SUP</a></div><div class="ttdeci">#define RTC_CR_SUP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5233</div></div>
<div class="ttc" id="group___s_m_c___register___masks___g_r_o_u_p_html_gaac6a41dda8ce84c5d1c5b7d4513e3e4c"><div class="ttname"><a href="group___s_m_c___register___masks___g_r_o_u_p.html#gaac6a41dda8ce84c5d1c5b7d4513e3e4c">SMC_STOPCTRL_PORPO</a></div><div class="ttdeci">#define SMC_STOPCTRL_PORPO(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5753</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a880877f0953e51e0344e0bf327e45cd0"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a880877f0953e51e0344e0bf327e45cd0">USBDM::DmaSlot_SPI0_Transmit</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1280</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_pdb0_info_html_aa077e8acbaa85b7b3dd5c1d6c2508133"><div class="ttname"><a href="class_u_s_b_d_m_1_1_pdb0_info.html#aa077e8acbaa85b7b3dd5c1d6c2508133">USBDM::Pdb0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2693</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8acd8a69403bcb4d007469b6dad9a0dbb2"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8acd8a69403bcb4d007469b6dad9a0dbb2">USBDM::DmaSlot_UART1_Transmit</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1274</div></div>
<div class="ttc" id="struct_t_s_i___type_html"><div class="ttname"><a href="struct_t_s_i___type.html">TSI_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6405</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmp0_info_html_ae8c5e7926082564ff4469c6f2ab9cbf0"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmp0_info.html#ae8c5e7926082564ff4469c6f2ab9cbf0">USBDM::Cmp0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:915</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_gab4a689790fcdc87fe13d8f21caba206f"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#gab4a689790fcdc87fe13d8f21caba206f">TSI_THRESHOLD_HTHH</a></div><div class="ttdeci">#define TSI_THRESHOLD_HTHH(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6578</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_mcg_info_html_a420675eb1c23b8439285e5f50eae104f"><div class="ttname"><a href="class_u_s_b_d_m_1_1_mcg_info.html#a420675eb1c23b8439285e5f50eae104f">USBDM::McgInfo::ModeFlags</a></div><div class="ttdeci">ModeFlags</div><div class="ttdef"><b>Definition:</b> pin_mapping.h:335</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_lptmr0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_lptmr0_info.html">USBDM::Lptmr0Info</a></div><div class="ttdoc">Peripheral information for LPTMR, Low Power Timer. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2438</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a881552f90c99db7e5d608c985a2bf5e1"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a881552f90c99db7e5d608c985a2bf5e1">USBDM::DmaSlot_FTM0_Ch_1</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1283</div></div>
<div class="ttc" id="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p_html_ga1a3e148cebda25597796657fab914637"><div class="ttname"><a href="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p.html#ga1a3e148cebda25597796657fab914637">LLWU_BasePtr</a></div><div class="ttdeci">#define LLWU_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3977</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7cc495be4fed6fc5502a69757abe007c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7cc495be4fed6fc5502a69757abe007c">USBDM::FtflInfo::PartitionSplit</a></div><div class="ttdeci">PartitionSplit</div><div class="ttdoc">Selects division of the EEPROM Not supported on this device. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1506</div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4597</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ewm_info_html_a3939d1b3954f299f1d220ecd6cac6503"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ewm_info.html#a3939d1b3954f299f1d220ecd6cac6503">USBDM::EwmInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1397</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga495ff2eb5cc22dc5cc0585f77eb9c043"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga495ff2eb5cc22dc5cc0585f77eb9c043">PDB_IDLY_IDLY</a></div><div class="ttdeci">#define PDB_IDLY_IDLY(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4535</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8afc143494ab2bf97a68ed585a75a91fbe"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8afc143494ab2bf97a68ed585a75a91fbe">USBDM::DmaSlot_I2S0_Receive</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1277</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_a8299de81ae442d5c8716945141f338cc"><div class="ttname"><a href="namespace_u_s_b_d_m.html#a8299de81ae442d5c8716945141f338cc">USBDM::SystemBusClock</a></div><div class="ttdeci">volatile uint32_t SystemBusClock</div><div class="ttdoc">Bus clock (from MCGOUTCLK/CLKDIV) </div><div class="ttdef"><b>Definition:</b> mcg.h:37</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga6d12f2131f28899f9d18b8e7fe12349f"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga6d12f2131f28899f9d18b8e7fe12349f">FTM_SC_PS_MASK</a></div><div class="ttdeci">#define FTM_SC_PS_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2314</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_a9f31a459256281b1e51a8297916be232"><div class="ttname"><a href="namespace_u_s_b_d_m.html#a9f31a459256281b1e51a8297916be232">USBDM::PORTC_CLOCK_MASK</a></div><div class="ttdeci">constexpr uint32_t PORTC_CLOCK_MASK</div><div class="ttdef"><b>Definition:</b> pcr.h:45</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:1461</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_gacac3b41d5c2bb74a8c614f200f0c0a36"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#gacac3b41d5c2bb74a8c614f200f0c0a36">ADC_SC2_REFSEL</a></div><div class="ttdeci">#define ADC_SC2_REFSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:331</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62a0b99441298ac53486eac8bb6753eaafa"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a0b99441298ac53486eac8bb6753eaafa">USBDM::FtflInfo::eeprom512Bytes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1485</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_ae273916efc481beb47089bdea2c8f415"><div class="ttname"><a href="namespace_u_s_b_d_m.html#ae273916efc481beb47089bdea2c8f415">USBDM::SystemCoreClock</a></div><div class="ttdeci">volatile uint32_t SystemCoreClock</div><div class="ttdoc">Core/System clock (from MCGOUTCLK/CLKDIV) </div><div class="ttdef"><b>Definition:</b> mcg.h:35</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a401507f273893385a0271a6a96710262"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a401507f273893385a0271a6a96710262">USBDM::DmaSlot_I2C0</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1281</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gaf4b3b342ecd1384206e26ccf17dc8e3c"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gaf4b3b342ecd1384206e26ccf17dc8e3c">RTC_CR_WPE</a></div><div class="ttdeci">#define RTC_CR_WPE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5230</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gab5d567fd2b557c6cd3568c1713b19709"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gab5d567fd2b557c6cd3568c1713b19709">RTC_CR_UM</a></div><div class="ttdeci">#define RTC_CR_UM(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5236</div></div>
<div class="ttc" id="struct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2270</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga51b44191b2337f11847c7003282f4dc9"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga51b44191b2337f11847c7003282f4dc9">RTC_WAR_CRW</a></div><div class="ttdeci">#define RTC_WAR_CRW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5312</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaebed7d452e72dd54cb74783b61c64447"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaebed7d452e72dd54cb74783b61c64447">SIM_CLKDIV2_USBDIV_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV2_USBDIV_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5621</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8ad9e2bfd2ae60c4b605a1353e54aab6d4"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8ad9e2bfd2ae60c4b605a1353e54aab6d4">USBDM::DmaSlot_ADC0</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1292</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmt_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmt_info.html">USBDM::CmtInfo</a></div><div class="ttdoc">Peripheral information for CMT, Carrier Modulator Transmitter. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1052</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga3d5e3e51d345fe424a4f24aa9ae73dc1"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1">SIM_SCGC5_PORTE_MASK</a></div><div class="ttdeci">#define SIM_SCGC5_PORTE_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5563</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_gab3daae6085cf702b31db5be78fe03872"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gab3daae6085cf702b31db5be78fe03872">LPTMR_PSR_PBYP_MASK</a></div><div class="ttdeci">#define LPTMR_PSR_PBYP_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4047</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_gab06b4322594816514a9c8abeee17d62d"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#gab06b4322594816514a9c8abeee17d62d">RTC_WAR_LRW</a></div><div class="ttdeci">#define RTC_WAR_LRW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5318</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_usb0_info_html_aacf5a249f14154a12fa77796c160eee5"><div class="ttname"><a href="class_u_s_b_d_m_1_1_usb0_info.html#aacf5a249f14154a12fa77796c160eee5">USBDM::Usb0Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3433</div></div>
<div class="ttc" id="group___u_s_b___peripheral__access__layer___g_r_o_u_p_html_ga967fd48cf549dbb78b9a6a07a98c3d37"><div class="ttname"><a href="group___u_s_b___peripheral__access__layer___g_r_o_u_p.html#ga967fd48cf549dbb78b9a6a07a98c3d37">USB0_BasePtr</a></div><div class="ttdeci">#define USB0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7683</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_i2c0_info_html_a2e025d9f7add6040d2c38568b78799c3"><div class="ttname"><a href="class_u_s_b_d_m_1_1_i2c0_info.html#a2e025d9f7add6040d2c38568b78799c3">USBDM::I2c0Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2211</div></div>
<div class="ttc" id="group___l_l_w_u___register___masks___g_r_o_u_p_html_ga433532e85a0db075b0e525c1483a27ad"><div class="ttname"><a href="group___l_l_w_u___register___masks___g_r_o_u_p.html#ga433532e85a0db075b0e525c1483a27ad">LLWU_PE4_WUPE12</a></div><div class="ttdeci">#define LLWU_PE4_WUPE12(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:3795</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga34712f0ffce6dca092bd902ef7eb783f"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga34712f0ffce6dca092bd902ef7eb783f">SIM_SOPT2_CLKOUTSEL</a></div><div class="ttdeci">#define SIM_SOPT2_CLKOUTSEL(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5448</div></div>
<div class="ttc" id="namespace_u_s_b_d_m_html_a5f2650457b9600c630d2240e522b4ce4"><div class="ttname"><a href="namespace_u_s_b_d_m.html#a5f2650457b9600c630d2240e522b4ce4">USBDM::PORTA_CLOCK_MASK</a></div><div class="ttdeci">constexpr uint32_t PORTA_CLOCK_MASK</div><div class="ttdef"><b>Definition:</b> pcr.h:37</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_adc0_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_adc0_info.html">USBDM::Adc0Info</a></div><div class="ttdoc">Peripheral information for ADC, Analogue Input. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:622</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_gac2c253d65771b16bf9124105672e5fbd"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#gac2c253d65771b16bf9124105672e5fbd">CMP_CR1_OPE</a></div><div class="ttdeci">#define CMP_CR1_OPE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:596</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4001</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga288f4756a2240c6242f28335cc21a0a8"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga288f4756a2240c6242f28335cc21a0a8">SIM_CLKDIV1_OUTDIV1</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV1(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5616</div></div>
<div class="ttc" id="group___u_s_b_d_m___group_html_gac1583ceab2863eb2d7f89299357fb5b6"><div class="ttname"><a href="group___u_s_b_d_m___group.html#gac1583ceab2863eb2d7f89299357fb5b6">USBDM::mapAllPins</a></div><div class="ttdeci">void mapAllPins()</div><div class="ttdoc">Used to configure pin-mapping before 1st use of peripherals. </div><div class="ttdef"><b>Definition:</b> hardware.cpp:29</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga5c50199c9b27cb92554a647909c6338a"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga5c50199c9b27cb92554a647909c6338a">ADC_CFG2_MUXSEL_MASK</a></div><div class="ttdeci">#define ADC_CFG2_MUXSEL_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:317</div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5698</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_llwu_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_llwu_info.html">USBDM::LlwuInfo</a></div><div class="ttdoc">Peripheral information for LLWU, Low-leakage Wake-up Unit. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2307</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a6d8c8c965348deb9873b99561fd9191bad0ec346fcf87d4471052b0448255eb24"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a6d8c8c965348deb9873b99561fd9191bad0ec346fcf87d4471052b0448255eb24">USBDM::FtflInfo::partition_flash32K_eeprom0K</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1492</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga9485b2c9de24268ebd1ae620622fcefa"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga9485b2c9de24268ebd1ae620622fcefa">SIM_SOPT2_PTD7PAD</a></div><div class="ttdeci">#define SIM_SOPT2_PTD7PAD(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5451</div></div>
<div class="ttc" id="group___p_i_t___register___masks___g_r_o_u_p_html_gafae73f01b87a4e133c1289e0d09f8de2"><div class="ttname"><a href="group___p_i_t___register___masks___g_r_o_u_p.html#gafae73f01b87a4e133c1289e0d09f8de2">PIT_MCR_MDIS</a></div><div class="ttdeci">#define PIT_MCR_MDIS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4627</div></div>
<div class="ttc" id="group___peripheral_pin_tables_html_ga924537d15e169d90ab1518bc02712d1d"><div class="ttname"><a href="group___peripheral_pin_tables.html#ga924537d15e169d90ab1518bc02712d1d">USBDM::INVALID_PCR</a></div><div class="ttdeci">constexpr int8_t INVALID_PCR</div><div class="ttdoc">Pin number indicating the function doesn&amp;#39;t exist. </div><div class="ttdef"><b>Definition:</b> pcr.h:90</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga78611068b87a39563cd065ff840e3c68"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga78611068b87a39563cd065ff840e3c68">SIM_SOPT5_UART1TXSRC</a></div><div class="ttdeci">#define SIM_SOPT5_UART1TXSRC(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5492</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_power_info_html_ad56e56e8a6e1d0c40e51bdf98bfb4d83"><div class="ttname"><a href="class_u_s_b_d_m_1_1_power_info.html#ad56e56e8a6e1d0c40e51bdf98bfb4d83">USBDM::PowerInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2813</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a3a51a922ae5d8a10ea48ed774c768607"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a3a51a922ae5d8a10ea48ed774c768607">USBDM::DmaSlot_FTM1_Ch_1</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1291</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a8dc48734e05ee00cfa6040d6a0ffd2e6"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a8dc48734e05ee00cfa6040d6a0ffd2e6">USBDM::DmaSlot_PortA</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1297</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga50dca8b1fee08be88a54965c18aa3f34"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga50dca8b1fee08be88a54965c18aa3f34">ADC_CFG2_ADACKEN</a></div><div class="ttdeci">#define ADC_CFG2_ADACKEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:316</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes_html"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_eeprom_sizes.html">USBDM::FtflInfo::EepromSizes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1446</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_gabeba0b705770f53c56a569a5ee74536b"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gabeba0b705770f53c56a569a5ee74536b">LPTMR_PSR_PCS</a></div><div class="ttdeci">#define LPTMR_PSR_PCS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4046</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gacf3906094a4539818d91cfda55ae2141"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gacf3906094a4539818d91cfda55ae2141">SIM_CLKDIV1_OUTDIV2</a></div><div class="ttdeci">#define SIM_CLKDIV1_OUTDIV2(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5613</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_rtc_info_html_a9052cf4089133749e168220d3213417b"><div class="ttname"><a href="class_u_s_b_d_m_1_1_rtc_info.html#a9052cf4089133749e168220d3213417b">USBDM::RtcInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:280</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmp1_info_html_af687ec4edad3d198e3f450e7d04f1a47"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmp1_info.html#af687ec4edad3d198e3f450e7d04f1a47">USBDM::Cmp1Info::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1028</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_gpio_a_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_gpio_a_info.html">USBDM::GpioAInfo</a></div><div class="ttdoc">Peripheral information for GPIO, Digital Input/Output. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1940</div></div>
<div class="ttc" id="group___s_m_c___register___masks___g_r_o_u_p_html_ga9cc7998d16f01dc2d8deb5cd1bf184df"><div class="ttname"><a href="group___s_m_c___register___masks___g_r_o_u_p.html#ga9cc7998d16f01dc2d8deb5cd1bf184df">SMC_PMPROT_AVLP</a></div><div class="ttdeci">#define SMC_PMPROT_AVLP(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5730</div></div>
<div class="ttc" id="group___p_o_r_t___register___masks___g_r_o_u_p_html_gac451ecefadd3d10c690199acf0540d6f"><div class="ttname"><a href="group___p_o_r_t___register___masks___g_r_o_u_p.html#gac451ecefadd3d10c690199acf0540d6f">PORT_GPCHR_GPWE</a></div><div class="ttdeci">#define PORT_GPCHR_GPWE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4831</div></div>
<div class="ttc" id="group___t_s_i___peripheral__access__layer___g_r_o_u_p_html_gab25ace14bcda1476d97f2a02bdd15272"><div class="ttname"><a href="group___t_s_i___peripheral__access__layer___g_r_o_u_p.html#gab25ace14bcda1476d97f2a02bdd15272">TSI0_BasePtr</a></div><div class="ttdeci">#define TSI0_BasePtr</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6587</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a9f38141e69db6ba9e09c7783ccf0b124"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a9f38141e69db6ba9e09c7783ccf0b124">USBDM::DmaSlot_AlwaysEnabled6</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1308</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm_info_html_a2be515650246b17b421063a12a152baf"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm_info.html#a2be515650246b17b421063a12a152baf">USBDM::FtmInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1566</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga98dcac8748ba0eeee4470cedcbbd6e8e"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga98dcac8748ba0eeee4470cedcbbd6e8e">PDB_SC_PDBIE</a></div><div class="ttdeci">#define PDB_SC_PDBIE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4499</div></div>
<div class="ttc" id="group___l_p_t_m_r___register___masks___g_r_o_u_p_html_gae8af700b27a8e6aad5c035eb9181766c"><div class="ttname"><a href="group___l_p_t_m_r___register___masks___g_r_o_u_p.html#gae8af700b27a8e6aad5c035eb9181766c">LPTMR_CSR_TMS</a></div><div class="ttdeci">#define LPTMR_CSR_TMS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4027</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_gaa7694354f2e8d79359a86e4facdc1996"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#gaa7694354f2e8d79359a86e4facdc1996">ADC_SC2_ACFE</a></div><div class="ttdeci">#define ADC_SC2_ACFE(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:343</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga58f5b2a5fbba4fb3c05590846a4b1ead"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga58f5b2a5fbba4fb3c05590846a4b1ead">RTC_WAR_IERW</a></div><div class="ttdeci">#define RTC_WAR_IERW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5321</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga3ae0930dcc693d3273c5454b113184cd"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga3ae0930dcc693d3273c5454b113184cd">TSI_GENCS_STM</a></div><div class="ttdeci">#define TSI_GENCS_STM(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6446</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_llwu_info_html_a5a2aceb4c35ad8b31068e40c5b7f1f2c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_llwu_info.html#a5a2aceb4c35ad8b31068e40c5b7f1f2c">USBDM::LlwuInfo::clearPCRs</a></div><div class="ttdeci">static void clearPCRs()</div><div class="ttdoc">Resets pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2417</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gaf5baabd241aba695593ce6369aa56ee2"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gaf5baabd241aba695593ce6369aa56ee2">SIM_SCGC6_PIT_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_PIT_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5588</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_uart2_info_html_a02fc61f08c8508cb0ede1f8a0ef746fc"><div class="ttname"><a href="class_u_s_b_d_m_1_1_uart2_info.html#a02fc61f08c8508cb0ede1f8a0ef746fc">USBDM::Uart2Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3359</div></div>
<div class="ttc" id="group___f_t_m___register___masks___g_r_o_u_p_html_ga4c0b108bf05899c019de06f311cb5c89"><div class="ttname"><a href="group___f_t_m___register___masks___g_r_o_u_p.html#ga4c0b108bf05899c019de06f311cb5c89">FTM_SC_CLKS</a></div><div class="ttdeci">#define FTM_SC_CLKS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:2319</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7707</div></div>
<div class="ttc" id="group___t_s_i___register___masks___g_r_o_u_p_html_ga020a126e5eafeff150a1b960bc17679f"><div class="ttname"><a href="group___t_s_i___register___masks___g_r_o_u_p.html#ga020a126e5eafeff150a1b960bc17679f">TSI_SCANC_AMCLKS_MASK</a></div><div class="ttdeci">#define TSI_SCANC_AMCLKS_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:6493</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a5e407a64e4cb493fa4b65f69743c2197"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a5e407a64e4cb493fa4b65f69743c2197">USBDM::DmaSlot_AlwaysEnabled8</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1310</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gacd8912282b78e6b939981ce4c313065f"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gacd8912282b78e6b939981ce4c313065f">SIM_SCGC6_FTM1_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_FTM1_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5594</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_vref_info_html_a32824c769124db6513c5b2314a830c86"><div class="ttname"><a href="class_u_s_b_d_m_1_1_vref_info.html#a32824c769124db6513c5b2314a830c86">USBDM::VrefInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:3539</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8af293d5c49e085a2b8565d7cc76061bcc"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8af293d5c49e085a2b8565d7cc76061bcc">USBDM::DmaSlot_FTM0_Ch_0</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1282</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gab0c8e972a7c3831440784c5293a5d5f0"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gab0c8e972a7c3831440784c5293a5d5f0">SIM_CLKDIV2_USBFRAC_MASK</a></div><div class="ttdeci">#define SIM_CLKDIV2_USBFRAC_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5618</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62a1599abab874773ca0ffa3c902bb7fde1"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62a1599abab874773ca0ffa3c902bb7fde1">USBDM::FtflInfo::eeprom2KBytes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1487</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftm1_info_html_a29fb26696e419f8d30fd72272de8074b"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftm1_info.html#a29fb26696e419f8d30fd72272de8074b">USBDM::Ftm1Info::getClockFrequency</a></div><div class="ttdeci">static uint32_t getClockFrequency()</div><div class="ttdoc">Get clock frequency. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1826</div></div>
<div class="ttc" id="group___o_s_c___register___masks___g_r_o_u_p_html_gab96140627de270278cbdfc81fbef63fc"><div class="ttname"><a href="group___o_s_c___register___masks___g_r_o_u_p.html#gab96140627de270278cbdfc81fbef63fc">OSC_CR_ERCLKEN_MASK</a></div><div class="ttdeci">#define OSC_CR_ERCLKEN_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4426</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga6e9107df37db341b8d9f7041561354a1"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga6e9107df37db341b8d9f7041561354a1">PDB_MOD_MOD</a></div><div class="ttdeci">#define PDB_MOD_MOD(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4527</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_osc0_info_html_a93ea06c8c64ee9babf0ea5eb5e0505fc"><div class="ttname"><a href="class_u_s_b_d_m_1_1_osc0_info.html#a93ea06c8c64ee9babf0ea5eb5e0505fc">USBDM::Osc0Info::getInternalClock</a></div><div class="ttdeci">static constexpr uint32_t getInternalClock()</div><div class="ttdoc">Get OSC clock (internal, assumed available) </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:86</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_ftfl_info_html_a7bc21a0c615ff386ebf6ded7bfebce62ae40e87a97d8ca9c1b1c5a80325ff161e"><div class="ttname"><a href="class_u_s_b_d_m_1_1_ftfl_info.html#a7bc21a0c615ff386ebf6ded7bfebce62ae40e87a97d8ca9c1b1c5a80325ff161e">USBDM::FtflInfo::eeprom32Bytes</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1481</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmp1_info_html"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmp1_info.html">USBDM::Cmp1Info</a></div><div class="ttdoc">Peripheral information for CMP, Analogue Comparator. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:930</div></div>
<div class="ttc" id="group___s_m_c___register___masks___g_r_o_u_p_html_ga94eb76615367d90d1cd865316a56120d"><div class="ttname"><a href="group___s_m_c___register___masks___g_r_o_u_p.html#ga94eb76615367d90d1cd865316a56120d">SMC_PMPROT_ALLS</a></div><div class="ttdeci">#define SMC_PMPROT_ALLS(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5727</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga391c6879fab4bb2359b717ab898344f9"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga391c6879fab4bb2359b717ab898344f9">SIM_SCGC6_FTM0_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_FTM0_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5591</div></div>
<div class="ttc" id="group___v_r_e_f___register___masks___g_r_o_u_p_html_gab383d7f445ab9bf9266da50107d30f7f"><div class="ttname"><a href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gab383d7f445ab9bf9266da50107d30f7f">VREF_SC_ICOMPEN</a></div><div class="ttdeci">#define VREF_SC_ICOMPEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7853</div></div>
<div class="ttc" id="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information_html_a9f5ad50b545c3f828bf7fd60924f7508"><div class="ttname"><a href="struct_u_s_b_d_m_1_1_ftfl_info_1_1_partition_information.html#a9f5ad50b545c3f828bf7fd60924f7508">USBDM::FtflInfo::PartitionInformation::eeepromSize</a></div><div class="ttdeci">const uint32_t eeepromSize</div><div class="ttdoc">Remaining data flash. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1465</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___group_html_ggaf26d2f5eaed2a157020062606f7527f8a259a97cf582a4be14ccb06441c043888"><div class="ttname"><a href="group___d_m_a_m_u_x___group.html#ggaf26d2f5eaed2a157020062606f7527f8a259a97cf582a4be14ccb06441c043888">USBDM::DmaSlot_FTM1_Ch_0</a></div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1290</div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5376</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga349b7a0ef6c75237aaf524d4a2eea215"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga349b7a0ef6c75237aaf524d4a2eea215">SIM_SOPT4_FTM0FLT0</a></div><div class="ttdeci">#define SIM_SOPT4_FTM0FLT0(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5464</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_gad7304bdb8fc46deb77c5e444e56fae40"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#gad7304bdb8fc46deb77c5e444e56fae40">SIM_SCGC4_CMP_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_CMP_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5538</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_cmp1_info_html_a814959f5fe5d0799bae270d2f28a269c"><div class="ttname"><a href="class_u_s_b_d_m_1_1_cmp1_info.html#a814959f5fe5d0799bae270d2f28a269c">USBDM::Cmp1Info::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:1019</div></div>
<div class="ttc" id="group___a_d_c___register___masks___g_r_o_u_p_html_ga8917f7dbaa5ca1d78f2fddb82a9e004d"><div class="ttname"><a href="group___a_d_c___register___masks___g_r_o_u_p.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">ADC_SC2_DMAEN</a></div><div class="ttdeci">#define ADC_SC2_DMAEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:334</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga423df4efea6738f8e9c7935bf730053a"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga423df4efea6738f8e9c7935bf730053a">RTC_WAR_TSRW</a></div><div class="ttdeci">#define RTC_WAR_TSRW(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5300</div></div>
<div class="ttc" id="group___p_d_b___register___masks___g_r_o_u_p_html_ga39781873dd40fb95e69b65d323ab49bf"><div class="ttname"><a href="group___p_d_b___register___masks___g_r_o_u_p.html#ga39781873dd40fb95e69b65d323ab49bf">PDB_DLY_DLY</a></div><div class="ttdeci">#define PDB_DLY_DLY(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4556</div></div>
<div class="ttc" id="group___c_m_p___register___masks___g_r_o_u_p_html_ga4cedf2626e72a16419c72b4bc802063e"><div class="ttname"><a href="group___c_m_p___register___masks___g_r_o_u_p.html#ga4cedf2626e72a16419c72b4bc802063e">CMP_SCR_IEF</a></div><div class="ttdeci">#define CMP_SCR_IEF(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:628</div></div>
<div class="ttc" id="group___m_c_g___register___masks___g_r_o_u_p_html_ga8f29d6e2e3ddd8725de2ea86d8f0548f"><div class="ttname"><a href="group___m_c_g___register___masks___g_r_o_u_p.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f">MCG_C7_OSCSEL_MASK</a></div><div class="ttdeci">#define MCG_C7_OSCSEL_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:4245</div></div>
<div class="ttc" id="group___r_t_c___register___masks___g_r_o_u_p_html_ga2cf763d575d06556477fbcc99505c54b"><div class="ttname"><a href="group___r_t_c___register___masks___g_r_o_u_p.html#ga2cf763d575d06556477fbcc99505c54b">RTC_RAR_CRR</a></div><div class="ttdeci">#define RTC_RAR_CRR(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5337</div></div>
<div class="ttc" id="group___v_r_e_f___register___masks___g_r_o_u_p_html_gac93682ccff6c6c12d1929940d197020a"><div class="ttname"><a href="group___v_r_e_f___register___masks___g_r_o_u_p.html#gac93682ccff6c6c12d1929940d197020a">VREF_SC_REGEN</a></div><div class="ttdeci">#define VREF_SC_REGEN(x)</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:7856</div></div>
<div class="ttc" id="class_u_s_b_d_m_1_1_llwu_info_html_a25403f3be5450a0c081a0d184d0fc596"><div class="ttname"><a href="class_u_s_b_d_m_1_1_llwu_info.html#a25403f3be5450a0c081a0d184d0fc596">USBDM::LlwuInfo::initPCRs</a></div><div class="ttdeci">static void initPCRs(uint32_t pcrValue=defaultPcrValue)</div><div class="ttdoc">Initialise pins used by peripheral. </div><div class="ttdef"><b>Definition:</b> pin_mapping.h:2410</div></div>
<div class="ttc" id="group___s_i_m___register___masks___g_r_o_u_p_html_ga55fc2bdfb36e61b4771015749307c480"><div class="ttname"><a href="group___s_i_m___register___masks___g_r_o_u_p.html#ga55fc2bdfb36e61b4771015749307c480">SIM_SCGC4_I2C0_MASK</a></div><div class="ttdeci">#define SIM_SCGC4_I2C0_MASK</div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:5523</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___g_r_o_u_p_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d247e82572f60c60c5972ea5e8f7994"><div class="ttname"><a href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a></div><div class="ttdoc">53 Touch Sense Interface </div><div class="ttdef"><b>Definition:</b> FRDM_K20D50M.h:79</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:37 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
