// Seed: 2619306929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2
);
  localparam id_4 = 1;
  always @(posedge id_4 * 1) begin : LABEL_0
    return "";
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd72
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  parameter id_4 = 1'h0 - -1;
  assign id_1[id_2] = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
