verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "add_rca_2_bit.v"
verilog work "param_2_to_1_mux.v"
verilog work "add_rca_8_bit.v"
verilog work "twos_complement.v"
verilog work "param_4_to_1_mux.v"
verilog work "add_rca_32_bit.v"
verilog work "SRL.v"
verilog work "SRA.v"
verilog work "SLL.v"
verilog work "pmux_16_to_1_mux.v"
verilog work "comparator.v"
verilog work "adder_substractor.v"
verilog work "alu.v"
verilog work "test_alu2.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
