# StellarForge ‚≠ê - Architecture Diagrams

This directory contains high-quality PNG diagrams visualizing the StellarForge architecture and workflows.

## Diagrams

### 1. System Architecture Overview
![System Architecture](diagrams/01_system_architecture.png)

Shows the complete StellarForge architecture including:
- PennyLane device plugin integration
- FPGA-accelerated simulator engine
- Quantum error correction framework
- JAX backend for parallel processing

### 2. Quantum Circuit Execution Flow
![Circuit Execution Flow](diagrams/02_circuit_execution_flow.png)

Sequence diagram illustrating:
- Circuit creation and gate application
- Gate expansion to full Hilbert space
- JAX-accelerated parallel processing
- Statevector updates and measurement

### 3. Quantum Error Correction Feedback Loop
![QEC Feedback Loop](diagrams/03_qec_feedback_loop.png)

Complete QEC cycle visualization:
- Error introduction and syndrome measurement
- Decoder processing (Steane, Surface, Union-Find)
- Correction application and verification
- Performance metrics tracking

## Usage

These diagrams can be used in:
- Documentation
- Presentations
- GitHub README
- Technical papers
- Project portfolios

All diagrams are high-resolution (2400x1800) PNG files optimized for clarity and professional presentation.

