//////
/// don't edit! auto-generated by docc: mc_wrap.h
////////////////////////////////////////////////////////////
#ifndef mc_wrap_h
#define mc_wrap_h (){}


#include "ctypes.h"

#pragma pack(1)
#ifdef __cplusplus
  extern "C" {
#endif

#ifndef _DOCC_H_BITOPS_
#define _DOCC_H_BITOPS_ (){}

    #define _bSETMASK_(b)                                      ((b)<32 ? (1<<((b)&31)) : 0)
    #define _NSETMASK_(msb,lsb)                                (_bSETMASK_((msb)+1)-_bSETMASK_(lsb))
    #define _bCLRMASK_(b)                                      (~_bSETMASK_(b))
    #define _NCLRMASK_(msb,lsb)                                (~_NSETMASK_(msb,lsb))
    #define _BFGET_(r,msb,lsb)                                 (_NSETMASK_((msb)-(lsb),0)&((r)>>(lsb)))
    #define _BFSET_(r,msb,lsb,v)                               do{ (r)&=_NCLRMASK_(msb,lsb); (r)|=_NSETMASK_(msb,lsb)&((v)<<(lsb)); }while(0)

#endif



//////
///
/// $INTERFACE abipll                  biu              (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrlA                (P-)
///               ###
///               * PLL Control
///               ###
///               %unsigned 1  RESET                     0x0
///                                    ###
///                                    * PLL Internal Reset Active High
///                                    ###
///               %unsigned 1  BYPASS                    0x0
///                                    ###
///                                    * PLL Bypass Enable Active High
///                                    ###
///               %unsigned 1  NEWDIV                    0x0
///                                    ###
///                                    * Fractional Divide Input Control
///                                    ###
///               %unsigned 3  RANGE                     0x2
///                                    ###
///                                    * PLL Filter Range
///                                    ###
///               %%        26         # Stuffing bits...
///     @ 0x00004 ctrlB                (P-)
///               %unsigned 4  SSMF                      0x0
///                                    ###
///                                    * Spread Spectrum Modulation Frequency
///                                    ###
///               %unsigned 3  SSMD                      0x0
///                                    ###
///                                    * Spread Spectrum Modulation Depth
///                                    ###
///               %unsigned 1  SSE_RSVD                  0x0
///                                    ###
///                                    * Spread Spectrum Reserve Bit
///                                    ###
///               %unsigned 1  SSE                       0x0
///                                    ###
///                                    * Enables Spread Spectrum Mode Active High
///                                    ###
///               %unsigned 1  SSDS                      0x0
///                                    ###
///                                    * Spread Spectrum Down Spread Center Spread
///                                    ###
///               %%        22         # Stuffing bits...
///     @ 0x00008 ctrlC                (P-)
///               %unsigned 6  DIVR                      0x1
///                                    ###
///                                    * Reference Divider
///                                    ###
///               %%        26         # Stuffing bits...
///     @ 0x0000C ctrlD                (P-)
///               %unsigned 9  DIVFI                     0x1F
///                                    ###
///                                    * Integer Divider
///                                    ###
///               %%        23         # Stuffing bits...
///     @ 0x00010 ctrlE                (P-)
///               %unsigned 24 DIVFF                     0x0
///                                    ###
///                                    * Fractional Divider Control
///                                    ###
///               %%        8          # Stuffing bits...
///     @ 0x00014 ctrlF                (P-)
///               %unsigned 5  DIVQ                      0x1
///                                    ###
///                                    * Output Divider Control for PLLOUT
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x00018 ctrlG                (P-)
///               %unsigned 3  DIVQF                     0x3
///                                    ###
///                                    * Output Divider Control for PLLOUTF
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x0001C status               (R-)
///               ###
///               * PLL status register
///               ###
///               %unsigned 1  LOCK
///                                    ###
///                                    * Output. Lock detection
///                                    ###
///               %unsigned 1  DIVACK
///                                    ###
///                                    * Fractional Divide Hand-shake signal
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      32B, bits:      65b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_abipll
#define h_abipll (){}

    #define     RA_abipll_ctrlA                                0x0000

    #define     BA_abipll_ctrlA_RESET                          0x0000
    #define     B16abipll_ctrlA_RESET                          0x0000
    #define   LSb32abipll_ctrlA_RESET                             0
    #define   LSb16abipll_ctrlA_RESET                             0
    #define       babipll_ctrlA_RESET                          1
    #define   MSK32abipll_ctrlA_RESET                             0x00000001

    #define     BA_abipll_ctrlA_BYPASS                         0x0000
    #define     B16abipll_ctrlA_BYPASS                         0x0000
    #define   LSb32abipll_ctrlA_BYPASS                            1
    #define   LSb16abipll_ctrlA_BYPASS                            1
    #define       babipll_ctrlA_BYPASS                         1
    #define   MSK32abipll_ctrlA_BYPASS                            0x00000002

    #define     BA_abipll_ctrlA_NEWDIV                         0x0000
    #define     B16abipll_ctrlA_NEWDIV                         0x0000
    #define   LSb32abipll_ctrlA_NEWDIV                            2
    #define   LSb16abipll_ctrlA_NEWDIV                            2
    #define       babipll_ctrlA_NEWDIV                         1
    #define   MSK32abipll_ctrlA_NEWDIV                            0x00000004

    #define     BA_abipll_ctrlA_RANGE                          0x0000
    #define     B16abipll_ctrlA_RANGE                          0x0000
    #define   LSb32abipll_ctrlA_RANGE                             3
    #define   LSb16abipll_ctrlA_RANGE                             3
    #define       babipll_ctrlA_RANGE                          3
    #define   MSK32abipll_ctrlA_RANGE                             0x00000038
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlB                                0x0004

    #define     BA_abipll_ctrlB_SSMF                           0x0004
    #define     B16abipll_ctrlB_SSMF                           0x0004
    #define   LSb32abipll_ctrlB_SSMF                              0
    #define   LSb16abipll_ctrlB_SSMF                              0
    #define       babipll_ctrlB_SSMF                           4
    #define   MSK32abipll_ctrlB_SSMF                              0x0000000F

    #define     BA_abipll_ctrlB_SSMD                           0x0004
    #define     B16abipll_ctrlB_SSMD                           0x0004
    #define   LSb32abipll_ctrlB_SSMD                              4
    #define   LSb16abipll_ctrlB_SSMD                              4
    #define       babipll_ctrlB_SSMD                           3
    #define   MSK32abipll_ctrlB_SSMD                              0x00000070

    #define     BA_abipll_ctrlB_SSE_RSVD                       0x0004
    #define     B16abipll_ctrlB_SSE_RSVD                       0x0004
    #define   LSb32abipll_ctrlB_SSE_RSVD                          7
    #define   LSb16abipll_ctrlB_SSE_RSVD                          7
    #define       babipll_ctrlB_SSE_RSVD                       1
    #define   MSK32abipll_ctrlB_SSE_RSVD                          0x00000080

    #define     BA_abipll_ctrlB_SSE                            0x0005
    #define     B16abipll_ctrlB_SSE                            0x0004
    #define   LSb32abipll_ctrlB_SSE                               8
    #define   LSb16abipll_ctrlB_SSE                               8
    #define       babipll_ctrlB_SSE                            1
    #define   MSK32abipll_ctrlB_SSE                               0x00000100

    #define     BA_abipll_ctrlB_SSDS                           0x0005
    #define     B16abipll_ctrlB_SSDS                           0x0004
    #define   LSb32abipll_ctrlB_SSDS                              9
    #define   LSb16abipll_ctrlB_SSDS                              9
    #define       babipll_ctrlB_SSDS                           1
    #define   MSK32abipll_ctrlB_SSDS                              0x00000200
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlC                                0x0008

    #define     BA_abipll_ctrlC_DIVR                           0x0008
    #define     B16abipll_ctrlC_DIVR                           0x0008
    #define   LSb32abipll_ctrlC_DIVR                              0
    #define   LSb16abipll_ctrlC_DIVR                              0
    #define       babipll_ctrlC_DIVR                           6
    #define   MSK32abipll_ctrlC_DIVR                              0x0000003F
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlD                                0x000C

    #define     BA_abipll_ctrlD_DIVFI                          0x000C
    #define     B16abipll_ctrlD_DIVFI                          0x000C
    #define   LSb32abipll_ctrlD_DIVFI                             0
    #define   LSb16abipll_ctrlD_DIVFI                             0
    #define       babipll_ctrlD_DIVFI                          9
    #define   MSK32abipll_ctrlD_DIVFI                             0x000001FF
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlE                                0x0010

    #define     BA_abipll_ctrlE_DIVFF                          0x0010
    #define     B16abipll_ctrlE_DIVFF                          0x0010
    #define   LSb32abipll_ctrlE_DIVFF                             0
    #define   LSb16abipll_ctrlE_DIVFF                             0
    #define       babipll_ctrlE_DIVFF                          24
    #define   MSK32abipll_ctrlE_DIVFF                             0x00FFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlF                                0x0014

    #define     BA_abipll_ctrlF_DIVQ                           0x0014
    #define     B16abipll_ctrlF_DIVQ                           0x0014
    #define   LSb32abipll_ctrlF_DIVQ                              0
    #define   LSb16abipll_ctrlF_DIVQ                              0
    #define       babipll_ctrlF_DIVQ                           5
    #define   MSK32abipll_ctrlF_DIVQ                              0x0000001F
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlG                                0x0018

    #define     BA_abipll_ctrlG_DIVQF                          0x0018
    #define     B16abipll_ctrlG_DIVQF                          0x0018
    #define   LSb32abipll_ctrlG_DIVQF                             0
    #define   LSb16abipll_ctrlG_DIVQF                             0
    #define       babipll_ctrlG_DIVQF                          3
    #define   MSK32abipll_ctrlG_DIVQF                             0x00000007
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_status                               0x001C

    #define     BA_abipll_status_LOCK                          0x001C
    #define     B16abipll_status_LOCK                          0x001C
    #define   LSb32abipll_status_LOCK                             0
    #define   LSb16abipll_status_LOCK                             0
    #define       babipll_status_LOCK                          1
    #define   MSK32abipll_status_LOCK                             0x00000001

    #define     BA_abipll_status_DIVACK                        0x001C
    #define     B16abipll_status_DIVACK                        0x001C
    #define   LSb32abipll_status_DIVACK                           1
    #define   LSb16abipll_status_DIVACK                           1
    #define       babipll_status_DIVACK                        1
    #define   MSK32abipll_status_DIVACK                           0x00000002
    ///////////////////////////////////////////////////////////

    typedef struct SIE_abipll {
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlA_RESET(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32abipll_ctrlA_RESET(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16abipll_ctrlA_RESET(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16abipll_ctrlA_RESET(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32abipll_ctrlA_BYPASS(r32)                    _BFGET_(r32, 1, 1)
    #define   SET32abipll_ctrlA_BYPASS(r32,v)                  _BFSET_(r32, 1, 1,v)
    #define   GET16abipll_ctrlA_BYPASS(r16)                    _BFGET_(r16, 1, 1)
    #define   SET16abipll_ctrlA_BYPASS(r16,v)                  _BFSET_(r16, 1, 1,v)

    #define   GET32abipll_ctrlA_NEWDIV(r32)                    _BFGET_(r32, 2, 2)
    #define   SET32abipll_ctrlA_NEWDIV(r32,v)                  _BFSET_(r32, 2, 2,v)
    #define   GET16abipll_ctrlA_NEWDIV(r16)                    _BFGET_(r16, 2, 2)
    #define   SET16abipll_ctrlA_NEWDIV(r16,v)                  _BFSET_(r16, 2, 2,v)

    #define   GET32abipll_ctrlA_RANGE(r32)                     _BFGET_(r32, 5, 3)
    #define   SET32abipll_ctrlA_RANGE(r32,v)                   _BFSET_(r32, 5, 3,v)
    #define   GET16abipll_ctrlA_RANGE(r16)                     _BFGET_(r16, 5, 3)
    #define   SET16abipll_ctrlA_RANGE(r16,v)                   _BFSET_(r16, 5, 3,v)

    #define     w32abipll_ctrlA                                {\
            UNSG32 uctrlA_RESET                                :  1;\
            UNSG32 uctrlA_BYPASS                               :  1;\
            UNSG32 uctrlA_NEWDIV                               :  1;\
            UNSG32 uctrlA_RANGE                                :  3;\
            UNSG32 RSVDx0_b6                                   : 26;\
          }
    union { UNSG32 u32abipll_ctrlA;
            struct w32abipll_ctrlA;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlB_SSMF(r32)                      _BFGET_(r32, 3, 0)
    #define   SET32abipll_ctrlB_SSMF(r32,v)                    _BFSET_(r32, 3, 0,v)
    #define   GET16abipll_ctrlB_SSMF(r16)                      _BFGET_(r16, 3, 0)
    #define   SET16abipll_ctrlB_SSMF(r16,v)                    _BFSET_(r16, 3, 0,v)

    #define   GET32abipll_ctrlB_SSMD(r32)                      _BFGET_(r32, 6, 4)
    #define   SET32abipll_ctrlB_SSMD(r32,v)                    _BFSET_(r32, 6, 4,v)
    #define   GET16abipll_ctrlB_SSMD(r16)                      _BFGET_(r16, 6, 4)
    #define   SET16abipll_ctrlB_SSMD(r16,v)                    _BFSET_(r16, 6, 4,v)

    #define   GET32abipll_ctrlB_SSE_RSVD(r32)                  _BFGET_(r32, 7, 7)
    #define   SET32abipll_ctrlB_SSE_RSVD(r32,v)                _BFSET_(r32, 7, 7,v)
    #define   GET16abipll_ctrlB_SSE_RSVD(r16)                  _BFGET_(r16, 7, 7)
    #define   SET16abipll_ctrlB_SSE_RSVD(r16,v)                _BFSET_(r16, 7, 7,v)

    #define   GET32abipll_ctrlB_SSE(r32)                       _BFGET_(r32, 8, 8)
    #define   SET32abipll_ctrlB_SSE(r32,v)                     _BFSET_(r32, 8, 8,v)
    #define   GET16abipll_ctrlB_SSE(r16)                       _BFGET_(r16, 8, 8)
    #define   SET16abipll_ctrlB_SSE(r16,v)                     _BFSET_(r16, 8, 8,v)

    #define   GET32abipll_ctrlB_SSDS(r32)                      _BFGET_(r32, 9, 9)
    #define   SET32abipll_ctrlB_SSDS(r32,v)                    _BFSET_(r32, 9, 9,v)
    #define   GET16abipll_ctrlB_SSDS(r16)                      _BFGET_(r16, 9, 9)
    #define   SET16abipll_ctrlB_SSDS(r16,v)                    _BFSET_(r16, 9, 9,v)

    #define     w32abipll_ctrlB                                {\
            UNSG32 uctrlB_SSMF                                 :  4;\
            UNSG32 uctrlB_SSMD                                 :  3;\
            UNSG32 uctrlB_SSE_RSVD                             :  1;\
            UNSG32 uctrlB_SSE                                  :  1;\
            UNSG32 uctrlB_SSDS                                 :  1;\
            UNSG32 RSVDx4_b10                                  : 22;\
          }
    union { UNSG32 u32abipll_ctrlB;
            struct w32abipll_ctrlB;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlC_DIVR(r32)                      _BFGET_(r32, 5, 0)
    #define   SET32abipll_ctrlC_DIVR(r32,v)                    _BFSET_(r32, 5, 0,v)
    #define   GET16abipll_ctrlC_DIVR(r16)                      _BFGET_(r16, 5, 0)
    #define   SET16abipll_ctrlC_DIVR(r16,v)                    _BFSET_(r16, 5, 0,v)

    #define     w32abipll_ctrlC                                {\
            UNSG32 uctrlC_DIVR                                 :  6;\
            UNSG32 RSVDx8_b6                                   : 26;\
          }
    union { UNSG32 u32abipll_ctrlC;
            struct w32abipll_ctrlC;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlD_DIVFI(r32)                     _BFGET_(r32, 8, 0)
    #define   SET32abipll_ctrlD_DIVFI(r32,v)                   _BFSET_(r32, 8, 0,v)
    #define   GET16abipll_ctrlD_DIVFI(r16)                     _BFGET_(r16, 8, 0)
    #define   SET16abipll_ctrlD_DIVFI(r16,v)                   _BFSET_(r16, 8, 0,v)

    #define     w32abipll_ctrlD                                {\
            UNSG32 uctrlD_DIVFI                                :  9;\
            UNSG32 RSVDxC_b9                                   : 23;\
          }
    union { UNSG32 u32abipll_ctrlD;
            struct w32abipll_ctrlD;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlE_DIVFF(r32)                     _BFGET_(r32,23, 0)
    #define   SET32abipll_ctrlE_DIVFF(r32,v)                   _BFSET_(r32,23, 0,v)

    #define     w32abipll_ctrlE                                {\
            UNSG32 uctrlE_DIVFF                                : 24;\
            UNSG32 RSVDx10_b24                                 :  8;\
          }
    union { UNSG32 u32abipll_ctrlE;
            struct w32abipll_ctrlE;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlF_DIVQ(r32)                      _BFGET_(r32, 4, 0)
    #define   SET32abipll_ctrlF_DIVQ(r32,v)                    _BFSET_(r32, 4, 0,v)
    #define   GET16abipll_ctrlF_DIVQ(r16)                      _BFGET_(r16, 4, 0)
    #define   SET16abipll_ctrlF_DIVQ(r16,v)                    _BFSET_(r16, 4, 0,v)

    #define     w32abipll_ctrlF                                {\
            UNSG32 uctrlF_DIVQ                                 :  5;\
            UNSG32 RSVDx14_b5                                  : 27;\
          }
    union { UNSG32 u32abipll_ctrlF;
            struct w32abipll_ctrlF;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlG_DIVQF(r32)                     _BFGET_(r32, 2, 0)
    #define   SET32abipll_ctrlG_DIVQF(r32,v)                   _BFSET_(r32, 2, 0,v)
    #define   GET16abipll_ctrlG_DIVQF(r16)                     _BFGET_(r16, 2, 0)
    #define   SET16abipll_ctrlG_DIVQF(r16,v)                   _BFSET_(r16, 2, 0,v)

    #define     w32abipll_ctrlG                                {\
            UNSG32 uctrlG_DIVQF                                :  3;\
            UNSG32 RSVDx18_b3                                  : 29;\
          }
    union { UNSG32 u32abipll_ctrlG;
            struct w32abipll_ctrlG;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_status_LOCK(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32abipll_status_LOCK(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16abipll_status_LOCK(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16abipll_status_LOCK(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32abipll_status_DIVACK(r32)                   _BFGET_(r32, 1, 1)
    #define   SET32abipll_status_DIVACK(r32,v)                 _BFSET_(r32, 1, 1,v)
    #define   GET16abipll_status_DIVACK(r16)                   _BFGET_(r16, 1, 1)
    #define   SET16abipll_status_DIVACK(r16,v)                 _BFSET_(r16, 1, 1,v)

    #define     w32abipll_status                               {\
            UNSG32 ustatus_LOCK                                :  1;\
            UNSG32 ustatus_DIVACK                              :  1;\
            UNSG32 RSVDx1C_b2                                  : 30;\
          }
    union { UNSG32 u32abipll_status;
            struct w32abipll_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_abipll;

    typedef union  T32abipll_ctrlA
          { UNSG32 u32;
            struct w32abipll_ctrlA;
                 } T32abipll_ctrlA;
    typedef union  T32abipll_ctrlB
          { UNSG32 u32;
            struct w32abipll_ctrlB;
                 } T32abipll_ctrlB;
    typedef union  T32abipll_ctrlC
          { UNSG32 u32;
            struct w32abipll_ctrlC;
                 } T32abipll_ctrlC;
    typedef union  T32abipll_ctrlD
          { UNSG32 u32;
            struct w32abipll_ctrlD;
                 } T32abipll_ctrlD;
    typedef union  T32abipll_ctrlE
          { UNSG32 u32;
            struct w32abipll_ctrlE;
                 } T32abipll_ctrlE;
    typedef union  T32abipll_ctrlF
          { UNSG32 u32;
            struct w32abipll_ctrlF;
                 } T32abipll_ctrlF;
    typedef union  T32abipll_ctrlG
          { UNSG32 u32;
            struct w32abipll_ctrlG;
                 } T32abipll_ctrlG;
    typedef union  T32abipll_status
          { UNSG32 u32;
            struct w32abipll_status;
                 } T32abipll_status;
    ///////////////////////////////////////////////////////////

    typedef union  Tabipll_ctrlA
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlA;
                   };
                 } Tabipll_ctrlA;
    typedef union  Tabipll_ctrlB
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlB;
                   };
                 } Tabipll_ctrlB;
    typedef union  Tabipll_ctrlC
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlC;
                   };
                 } Tabipll_ctrlC;
    typedef union  Tabipll_ctrlD
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlD;
                   };
                 } Tabipll_ctrlD;
    typedef union  Tabipll_ctrlE
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlE;
                   };
                 } Tabipll_ctrlE;
    typedef union  Tabipll_ctrlF
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlF;
                   };
                 } Tabipll_ctrlF;
    typedef union  Tabipll_ctrlG
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlG;
                   };
                 } Tabipll_ctrlG;
    typedef union  Tabipll_status
          { UNSG32 u32[1];
            struct {
            struct w32abipll_status;
                   };
                 } Tabipll_status;

    ///////////////////////////////////////////////////////////
     SIGN32 abipll_drvrd(SIE_abipll *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 abipll_drvwr(SIE_abipll *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void abipll_reset(SIE_abipll *p);
     SIGN32 abipll_cmp  (SIE_abipll *p, SIE_abipll *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define abipll_check(p,pie,pfx,hLOG) abipll_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define abipll_print(p,    pfx,hLOG) abipll_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: abipll
////////////////////////////////////////////////////////////

//////
///
/// $INTERFACE pwrOff                                   (4,4)
///     ###
///     * Register for the Power domain which is OFF by default
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * Power Domain Control Register
///               ###
///               %unsigned 1  iso_eN                    0x0
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Isolation control bit. Active low
///                                                 * 0 : Isolation is enabled
///                                                 * 1 : Isolation is disabled (default)
///                                                 ###
///               %unsigned 2  pwrSwitchCtrl             0x0
///                                    : PWROFF                    0x0
///                                    : PWRON                     0x3
///                                                 ###
///                                                 * Power Switch control
///                                                 * Bit 1 : SLP1B
///                                                 * Bit 0 : SLP2B
///                                                 * SLP1B SLP2B
///                                                 * 0               X               Switch is turned off
///                                                 * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                                 * 1               1               PMOS switch is fully turned on to reduce Ron
///                                                 ###
///               %unsigned 1  pwrDomainRstN             0x0
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Power Domain Reset. Active low.
///                                                 * 0 : Reset the power domain
///                                                 * 1:   De-assert the reset for the power domain
///                                                 ###
///               %%        28         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 2  pwrStatus
///                                    ###
///                                    * Power domain Status output from the power domain module
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:       6b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_pwrOff
#define h_pwrOff (){}

    #define     RA_pwrOff_ctrl                                 0x0000

    #define     BA_pwrOff_ctrl_iso_eN                          0x0000
    #define     B16pwrOff_ctrl_iso_eN                          0x0000
    #define   LSb32pwrOff_ctrl_iso_eN                             0
    #define   LSb16pwrOff_ctrl_iso_eN                             0
    #define       bpwrOff_ctrl_iso_eN                          1
    #define   MSK32pwrOff_ctrl_iso_eN                             0x00000001
    #define        pwrOff_ctrl_iso_eN_enable                                0x0
    #define        pwrOff_ctrl_iso_eN_disable                               0x1

    #define     BA_pwrOff_ctrl_pwrSwitchCtrl                   0x0000
    #define     B16pwrOff_ctrl_pwrSwitchCtrl                   0x0000
    #define   LSb32pwrOff_ctrl_pwrSwitchCtrl                      1
    #define   LSb16pwrOff_ctrl_pwrSwitchCtrl                      1
    #define       bpwrOff_ctrl_pwrSwitchCtrl                   2
    #define   MSK32pwrOff_ctrl_pwrSwitchCtrl                      0x00000006
    #define        pwrOff_ctrl_pwrSwitchCtrl_PWROFF                         0x0
    #define        pwrOff_ctrl_pwrSwitchCtrl_PWRON                          0x3

    #define     BA_pwrOff_ctrl_pwrDomainRstN                   0x0000
    #define     B16pwrOff_ctrl_pwrDomainRstN                   0x0000
    #define   LSb32pwrOff_ctrl_pwrDomainRstN                      3
    #define   LSb16pwrOff_ctrl_pwrDomainRstN                      3
    #define       bpwrOff_ctrl_pwrDomainRstN                   1
    #define   MSK32pwrOff_ctrl_pwrDomainRstN                      0x00000008
    #define        pwrOff_ctrl_pwrDomainRstN_enable                         0x0
    #define        pwrOff_ctrl_pwrDomainRstN_disable                        0x1
    ///////////////////////////////////////////////////////////
    #define     RA_pwrOff_status                               0x0004

    #define     BA_pwrOff_status_pwrStatus                     0x0004
    #define     B16pwrOff_status_pwrStatus                     0x0004
    #define   LSb32pwrOff_status_pwrStatus                        0
    #define   LSb16pwrOff_status_pwrStatus                        0
    #define       bpwrOff_status_pwrStatus                     2
    #define   MSK32pwrOff_status_pwrStatus                        0x00000003
    ///////////////////////////////////////////////////////////

    typedef struct SIE_pwrOff {
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOff_ctrl_iso_eN(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32pwrOff_ctrl_iso_eN(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16pwrOff_ctrl_iso_eN(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16pwrOff_ctrl_iso_eN(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32pwrOff_ctrl_pwrSwitchCtrl(r32)              _BFGET_(r32, 2, 1)
    #define   SET32pwrOff_ctrl_pwrSwitchCtrl(r32,v)            _BFSET_(r32, 2, 1,v)
    #define   GET16pwrOff_ctrl_pwrSwitchCtrl(r16)              _BFGET_(r16, 2, 1)
    #define   SET16pwrOff_ctrl_pwrSwitchCtrl(r16,v)            _BFSET_(r16, 2, 1,v)

    #define   GET32pwrOff_ctrl_pwrDomainRstN(r32)              _BFGET_(r32, 3, 3)
    #define   SET32pwrOff_ctrl_pwrDomainRstN(r32,v)            _BFSET_(r32, 3, 3,v)
    #define   GET16pwrOff_ctrl_pwrDomainRstN(r16)              _BFGET_(r16, 3, 3)
    #define   SET16pwrOff_ctrl_pwrDomainRstN(r16,v)            _BFSET_(r16, 3, 3,v)

    #define     w32pwrOff_ctrl                                 {\
            UNSG32 uctrl_iso_eN                                :  1;\
            UNSG32 uctrl_pwrSwitchCtrl                         :  2;\
            UNSG32 uctrl_pwrDomainRstN                         :  1;\
            UNSG32 RSVDx0_b4                                   : 28;\
          }
    union { UNSG32 u32pwrOff_ctrl;
            struct w32pwrOff_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOff_status_pwrStatus(r32)                _BFGET_(r32, 1, 0)
    #define   SET32pwrOff_status_pwrStatus(r32,v)              _BFSET_(r32, 1, 0,v)
    #define   GET16pwrOff_status_pwrStatus(r16)                _BFGET_(r16, 1, 0)
    #define   SET16pwrOff_status_pwrStatus(r16,v)              _BFSET_(r16, 1, 0,v)

    #define     w32pwrOff_status                               {\
            UNSG32 ustatus_pwrStatus                           :  2;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32pwrOff_status;
            struct w32pwrOff_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_pwrOff;

    typedef union  T32pwrOff_ctrl
          { UNSG32 u32;
            struct w32pwrOff_ctrl;
                 } T32pwrOff_ctrl;
    typedef union  T32pwrOff_status
          { UNSG32 u32;
            struct w32pwrOff_status;
                 } T32pwrOff_status;
    ///////////////////////////////////////////////////////////

    typedef union  TpwrOff_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32pwrOff_ctrl;
                   };
                 } TpwrOff_ctrl;
    typedef union  TpwrOff_status
          { UNSG32 u32[1];
            struct {
            struct w32pwrOff_status;
                   };
                 } TpwrOff_status;

    ///////////////////////////////////////////////////////////
     SIGN32 pwrOff_drvrd(SIE_pwrOff *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 pwrOff_drvwr(SIE_pwrOff *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void pwrOff_reset(SIE_pwrOff *p);
     SIGN32 pwrOff_cmp  (SIE_pwrOff *p, SIE_pwrOff *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define pwrOff_check(p,pie,pfx,hLOG) pwrOff_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define pwrOff_print(p,    pfx,hLOG) pwrOff_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: pwrOff
////////////////////////////////////////////////////////////

//////
///
/// $INTERFACE pwrOn                                    (4,4)
///     ###
///     * Register for the Power domain which is ON by default
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * Power Domain Control Register
///               ###
///               %unsigned 1  iso_eN                    0x1
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Isolation control bit. Active low
///                                                 * 0 : Isolation is enabled
///                                                 * 1 : Isolation is disabled (default)
///                                                 ###
///               %unsigned 2  pwrSwitchCtrl             0x3
///                                    ###
///                                    * Power Switch control
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %unsigned 1  pwrDomainRstN             0x1
///                                    ###
///                                    * Power Domain Reset. Active low.
///                                    * 0 : Reset the power domain
///                                    * 1:   De-assert the reset for the power domain
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 2  pwrStatus
///                                    ###
///                                    * Power domain Status output from the power domain module
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:       6b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_pwrOn
#define h_pwrOn (){}

    #define     RA_pwrOn_ctrl                                  0x0000

    #define     BA_pwrOn_ctrl_iso_eN                           0x0000
    #define     B16pwrOn_ctrl_iso_eN                           0x0000
    #define   LSb32pwrOn_ctrl_iso_eN                              0
    #define   LSb16pwrOn_ctrl_iso_eN                              0
    #define       bpwrOn_ctrl_iso_eN                           1
    #define   MSK32pwrOn_ctrl_iso_eN                              0x00000001
    #define        pwrOn_ctrl_iso_eN_enable                                 0x0
    #define        pwrOn_ctrl_iso_eN_disable                                0x1

    #define     BA_pwrOn_ctrl_pwrSwitchCtrl                    0x0000
    #define     B16pwrOn_ctrl_pwrSwitchCtrl                    0x0000
    #define   LSb32pwrOn_ctrl_pwrSwitchCtrl                       1
    #define   LSb16pwrOn_ctrl_pwrSwitchCtrl                       1
    #define       bpwrOn_ctrl_pwrSwitchCtrl                    2
    #define   MSK32pwrOn_ctrl_pwrSwitchCtrl                       0x00000006

    #define     BA_pwrOn_ctrl_pwrDomainRstN                    0x0000
    #define     B16pwrOn_ctrl_pwrDomainRstN                    0x0000
    #define   LSb32pwrOn_ctrl_pwrDomainRstN                       3
    #define   LSb16pwrOn_ctrl_pwrDomainRstN                       3
    #define       bpwrOn_ctrl_pwrDomainRstN                    1
    #define   MSK32pwrOn_ctrl_pwrDomainRstN                       0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_pwrOn_status                                0x0004

    #define     BA_pwrOn_status_pwrStatus                      0x0004
    #define     B16pwrOn_status_pwrStatus                      0x0004
    #define   LSb32pwrOn_status_pwrStatus                         0
    #define   LSb16pwrOn_status_pwrStatus                         0
    #define       bpwrOn_status_pwrStatus                      2
    #define   MSK32pwrOn_status_pwrStatus                         0x00000003
    ///////////////////////////////////////////////////////////

    typedef struct SIE_pwrOn {
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_ctrl_iso_eN(r32)                      _BFGET_(r32, 0, 0)
    #define   SET32pwrOn_ctrl_iso_eN(r32,v)                    _BFSET_(r32, 0, 0,v)
    #define   GET16pwrOn_ctrl_iso_eN(r16)                      _BFGET_(r16, 0, 0)
    #define   SET16pwrOn_ctrl_iso_eN(r16,v)                    _BFSET_(r16, 0, 0,v)

    #define   GET32pwrOn_ctrl_pwrSwitchCtrl(r32)               _BFGET_(r32, 2, 1)
    #define   SET32pwrOn_ctrl_pwrSwitchCtrl(r32,v)             _BFSET_(r32, 2, 1,v)
    #define   GET16pwrOn_ctrl_pwrSwitchCtrl(r16)               _BFGET_(r16, 2, 1)
    #define   SET16pwrOn_ctrl_pwrSwitchCtrl(r16,v)             _BFSET_(r16, 2, 1,v)

    #define   GET32pwrOn_ctrl_pwrDomainRstN(r32)               _BFGET_(r32, 3, 3)
    #define   SET32pwrOn_ctrl_pwrDomainRstN(r32,v)             _BFSET_(r32, 3, 3,v)
    #define   GET16pwrOn_ctrl_pwrDomainRstN(r16)               _BFGET_(r16, 3, 3)
    #define   SET16pwrOn_ctrl_pwrDomainRstN(r16,v)             _BFSET_(r16, 3, 3,v)

    #define     w32pwrOn_ctrl                                  {\
            UNSG32 uctrl_iso_eN                                :  1;\
            UNSG32 uctrl_pwrSwitchCtrl                         :  2;\
            UNSG32 uctrl_pwrDomainRstN                         :  1;\
            UNSG32 RSVDx0_b4                                   : 28;\
          }
    union { UNSG32 u32pwrOn_ctrl;
            struct w32pwrOn_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_status_pwrStatus(r32)                 _BFGET_(r32, 1, 0)
    #define   SET32pwrOn_status_pwrStatus(r32,v)               _BFSET_(r32, 1, 0,v)
    #define   GET16pwrOn_status_pwrStatus(r16)                 _BFGET_(r16, 1, 0)
    #define   SET16pwrOn_status_pwrStatus(r16,v)               _BFSET_(r16, 1, 0,v)

    #define     w32pwrOn_status                                {\
            UNSG32 ustatus_pwrStatus                           :  2;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32pwrOn_status;
            struct w32pwrOn_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_pwrOn;

    typedef union  T32pwrOn_ctrl
          { UNSG32 u32;
            struct w32pwrOn_ctrl;
                 } T32pwrOn_ctrl;
    typedef union  T32pwrOn_status
          { UNSG32 u32;
            struct w32pwrOn_status;
                 } T32pwrOn_status;
    ///////////////////////////////////////////////////////////

    typedef union  TpwrOn_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_ctrl;
                   };
                 } TpwrOn_ctrl;
    typedef union  TpwrOn_status
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_status;
                   };
                 } TpwrOn_status;

    ///////////////////////////////////////////////////////////
     SIGN32 pwrOn_drvrd(SIE_pwrOn *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 pwrOn_drvwr(SIE_pwrOn *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void pwrOn_reset(SIE_pwrOn *p);
     SIGN32 pwrOn_cmp  (SIE_pwrOn *p, SIE_pwrOn *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define pwrOn_check(p,pie,pfx,hLOG) pwrOn_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define pwrOn_print(p,    pfx,hLOG) pwrOn_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: pwrOn
////////////////////////////////////////////////////////////

//////
///
/// $INTERFACE pwrOn_iso                                (4,4)
///     ###
///     * Register for the Power domain which is ON by default
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * Power Domain Control Register
///               ###
///               %unsigned 1  iso_eN                    0x0
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Isolation control bit. Active low
///                                                 * 0 : Isolation is enabled
///                                                 * 1 : Isolation is disabled (default)
///                                                 ###
///               %unsigned 2  pwrSwitchCtrl             0x3
///                                    ###
///                                    * Power Switch control
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %unsigned 1  pwrDomainRstN             0x0
///                                    ###
///                                    * Power Domain Reset. Active low.
///                                    * 0 : Reset the power domain
///                                    * 1:   De-assert the reset for the power domain
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 2  pwrStatus
///                                    ###
///                                    * Power domain Status output from the power domain module
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %unsigned 1  IP_IDLE
///                                    ###
///                                    * Indication from IP that it is idle and can be powered down.
///                                    * 1: Idle
///                                    * 0: Busy
///                                    ###
///               %%        29         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:       7b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_pwrOn_iso
#define h_pwrOn_iso (){}

    #define     RA_pwrOn_iso_ctrl                              0x0000

    #define     BA_pwrOn_iso_ctrl_iso_eN                       0x0000
    #define     B16pwrOn_iso_ctrl_iso_eN                       0x0000
    #define   LSb32pwrOn_iso_ctrl_iso_eN                          0
    #define   LSb16pwrOn_iso_ctrl_iso_eN                          0
    #define       bpwrOn_iso_ctrl_iso_eN                       1
    #define   MSK32pwrOn_iso_ctrl_iso_eN                          0x00000001
    #define        pwrOn_iso_ctrl_iso_eN_enable                             0x0
    #define        pwrOn_iso_ctrl_iso_eN_disable                            0x1

    #define     BA_pwrOn_iso_ctrl_pwrSwitchCtrl                0x0000
    #define     B16pwrOn_iso_ctrl_pwrSwitchCtrl                0x0000
    #define   LSb32pwrOn_iso_ctrl_pwrSwitchCtrl                   1
    #define   LSb16pwrOn_iso_ctrl_pwrSwitchCtrl                   1
    #define       bpwrOn_iso_ctrl_pwrSwitchCtrl                2
    #define   MSK32pwrOn_iso_ctrl_pwrSwitchCtrl                   0x00000006

    #define     BA_pwrOn_iso_ctrl_pwrDomainRstN                0x0000
    #define     B16pwrOn_iso_ctrl_pwrDomainRstN                0x0000
    #define   LSb32pwrOn_iso_ctrl_pwrDomainRstN                   3
    #define   LSb16pwrOn_iso_ctrl_pwrDomainRstN                   3
    #define       bpwrOn_iso_ctrl_pwrDomainRstN                1
    #define   MSK32pwrOn_iso_ctrl_pwrDomainRstN                   0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_pwrOn_iso_status                            0x0004

    #define     BA_pwrOn_iso_status_pwrStatus                  0x0004
    #define     B16pwrOn_iso_status_pwrStatus                  0x0004
    #define   LSb32pwrOn_iso_status_pwrStatus                     0
    #define   LSb16pwrOn_iso_status_pwrStatus                     0
    #define       bpwrOn_iso_status_pwrStatus                  2
    #define   MSK32pwrOn_iso_status_pwrStatus                     0x00000003

    #define     BA_pwrOn_iso_status_IP_IDLE                    0x0004
    #define     B16pwrOn_iso_status_IP_IDLE                    0x0004
    #define   LSb32pwrOn_iso_status_IP_IDLE                       2
    #define   LSb16pwrOn_iso_status_IP_IDLE                       2
    #define       bpwrOn_iso_status_IP_IDLE                    1
    #define   MSK32pwrOn_iso_status_IP_IDLE                       0x00000004
    ///////////////////////////////////////////////////////////

    typedef struct SIE_pwrOn_iso {
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_iso_ctrl_iso_eN(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32pwrOn_iso_ctrl_iso_eN(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16pwrOn_iso_ctrl_iso_eN(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16pwrOn_iso_ctrl_iso_eN(r16,v)                _BFSET_(r16, 0, 0,v)

    #define   GET32pwrOn_iso_ctrl_pwrSwitchCtrl(r32)           _BFGET_(r32, 2, 1)
    #define   SET32pwrOn_iso_ctrl_pwrSwitchCtrl(r32,v)         _BFSET_(r32, 2, 1,v)
    #define   GET16pwrOn_iso_ctrl_pwrSwitchCtrl(r16)           _BFGET_(r16, 2, 1)
    #define   SET16pwrOn_iso_ctrl_pwrSwitchCtrl(r16,v)         _BFSET_(r16, 2, 1,v)

    #define   GET32pwrOn_iso_ctrl_pwrDomainRstN(r32)           _BFGET_(r32, 3, 3)
    #define   SET32pwrOn_iso_ctrl_pwrDomainRstN(r32,v)         _BFSET_(r32, 3, 3,v)
    #define   GET16pwrOn_iso_ctrl_pwrDomainRstN(r16)           _BFGET_(r16, 3, 3)
    #define   SET16pwrOn_iso_ctrl_pwrDomainRstN(r16,v)         _BFSET_(r16, 3, 3,v)

    #define     w32pwrOn_iso_ctrl                              {\
            UNSG32 uctrl_iso_eN                                :  1;\
            UNSG32 uctrl_pwrSwitchCtrl                         :  2;\
            UNSG32 uctrl_pwrDomainRstN                         :  1;\
            UNSG32 RSVDx0_b4                                   : 28;\
          }
    union { UNSG32 u32pwrOn_iso_ctrl;
            struct w32pwrOn_iso_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_iso_status_pwrStatus(r32)             _BFGET_(r32, 1, 0)
    #define   SET32pwrOn_iso_status_pwrStatus(r32,v)           _BFSET_(r32, 1, 0,v)
    #define   GET16pwrOn_iso_status_pwrStatus(r16)             _BFGET_(r16, 1, 0)
    #define   SET16pwrOn_iso_status_pwrStatus(r16,v)           _BFSET_(r16, 1, 0,v)

    #define   GET32pwrOn_iso_status_IP_IDLE(r32)               _BFGET_(r32, 2, 2)
    #define   SET32pwrOn_iso_status_IP_IDLE(r32,v)             _BFSET_(r32, 2, 2,v)
    #define   GET16pwrOn_iso_status_IP_IDLE(r16)               _BFGET_(r16, 2, 2)
    #define   SET16pwrOn_iso_status_IP_IDLE(r16,v)             _BFSET_(r16, 2, 2,v)

    #define     w32pwrOn_iso_status                            {\
            UNSG32 ustatus_pwrStatus                           :  2;\
            UNSG32 ustatus_IP_IDLE                             :  1;\
            UNSG32 RSVDx4_b3                                   : 29;\
          }
    union { UNSG32 u32pwrOn_iso_status;
            struct w32pwrOn_iso_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_pwrOn_iso;

    typedef union  T32pwrOn_iso_ctrl
          { UNSG32 u32;
            struct w32pwrOn_iso_ctrl;
                 } T32pwrOn_iso_ctrl;
    typedef union  T32pwrOn_iso_status
          { UNSG32 u32;
            struct w32pwrOn_iso_status;
                 } T32pwrOn_iso_status;
    ///////////////////////////////////////////////////////////

    typedef union  TpwrOn_iso_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_iso_ctrl;
                   };
                 } TpwrOn_iso_ctrl;
    typedef union  TpwrOn_iso_status
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_iso_status;
                   };
                 } TpwrOn_iso_status;

    ///////////////////////////////////////////////////////////
     SIGN32 pwrOn_iso_drvrd(SIE_pwrOn_iso *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 pwrOn_iso_drvwr(SIE_pwrOn_iso *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void pwrOn_iso_reset(SIE_pwrOn_iso *p);
     SIGN32 pwrOn_iso_cmp  (SIE_pwrOn_iso *p, SIE_pwrOn_iso *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define pwrOn_iso_check(p,pie,pfx,hLOG) pwrOn_iso_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define pwrOn_iso_print(p,    pfx,hLOG) pwrOn_iso_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: pwrOn_iso
////////////////////////////////////////////////////////////

//////
///
/// $INTERFACE AxiPCntStat                              (4,4)
///     ###
///     * AXI Performance Counters
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 TOTAL_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Total no.of AXI clocks
///                                    ###
///     @ 0x00004 ARWAIT_CNT           (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks aRValid = 1 & aRReady = 0
///                                    ###
///     @ 0x00008 RWAIT_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks rValid = 1 & rReady = 0
///                                    ###
///     @ 0x0000C RIDLE_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks rValid = 0 & rReady = 1
///                                    ###
///     @ 0x00010 RDATA_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks rValid = 1 & rReady = 1
///                                    ###
///     @ 0x00014 AWWAIT_CNT           (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks aWValid = 1 & aWReady = 0
///                                    ###
///     @ 0x00018 WWAIT_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks wValid = 1 & wReady = 0
///                                    ###
///     @ 0x0001C WIDLE_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks wValid = 0 & wReady = 1
///                                    ###
///     @ 0x00020 WDATA_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts the no.of clocks wValid = 1 & wReady = 1
///                                    ###
///     @ 0x00024 AWDATA_CNT           (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts no of clocks awValid & awReady
///                                    ###
///     @ 0x00028 ARDATA_CNT           (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * Counts no of clocks awValid & awReady
///                                    ###
///     @ 0x0002C OF_STATUS            (RNB-)
///               %unsigned 1  total                     0x0
///               %unsigned 1  arwait                    0x0
///               %unsigned 1  rwait                     0x0
///               %unsigned 1  ridle                     0x0
///               %unsigned 1  rdata                     0x0
///               %unsigned 1  awwait                    0x0
///               %unsigned 1  wwait                     0x0
///               %unsigned 1  widle                     0x0
///               %unsigned 1  wdata                     0x0
///               %unsigned 1  awdata                    0x0
///               %unsigned 1  ardata                    0x0
///                                    ###
///                                    * Overflow status of total, wait and data counters. Clear will clear the overflow status as well.
///                                    ###
///               %%        21         # Stuffing bits...
///     @ 0x00030 READY                (R-)
///               %unsigned 1  cnt                       0x0
///                                    ###
///                                    * This bit is set by HW when counter values are latched and it's ok for SW to read the counter
///                                    ###
///               %%        31         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      52B, bits:     364b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_AxiPCntStat
#define h_AxiPCntStat (){}

    #define     RA_AxiPCntStat_TOTAL_CNT                       0x0000

    #define     BA_AxiPCntStat_TOTAL_CNT_cnt                   0x0000
    #define     B16AxiPCntStat_TOTAL_CNT_cnt                   0x0000
    #define   LSb32AxiPCntStat_TOTAL_CNT_cnt                      0
    #define   LSb16AxiPCntStat_TOTAL_CNT_cnt                      0
    #define       bAxiPCntStat_TOTAL_CNT_cnt                   32
    #define   MSK32AxiPCntStat_TOTAL_CNT_cnt                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_ARWAIT_CNT                      0x0004

    #define     BA_AxiPCntStat_ARWAIT_CNT_cnt                  0x0004
    #define     B16AxiPCntStat_ARWAIT_CNT_cnt                  0x0004
    #define   LSb32AxiPCntStat_ARWAIT_CNT_cnt                     0
    #define   LSb16AxiPCntStat_ARWAIT_CNT_cnt                     0
    #define       bAxiPCntStat_ARWAIT_CNT_cnt                  32
    #define   MSK32AxiPCntStat_ARWAIT_CNT_cnt                     0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_RWAIT_CNT                       0x0008

    #define     BA_AxiPCntStat_RWAIT_CNT_cnt                   0x0008
    #define     B16AxiPCntStat_RWAIT_CNT_cnt                   0x0008
    #define   LSb32AxiPCntStat_RWAIT_CNT_cnt                      0
    #define   LSb16AxiPCntStat_RWAIT_CNT_cnt                      0
    #define       bAxiPCntStat_RWAIT_CNT_cnt                   32
    #define   MSK32AxiPCntStat_RWAIT_CNT_cnt                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_RIDLE_CNT                       0x000C

    #define     BA_AxiPCntStat_RIDLE_CNT_cnt                   0x000C
    #define     B16AxiPCntStat_RIDLE_CNT_cnt                   0x000C
    #define   LSb32AxiPCntStat_RIDLE_CNT_cnt                      0
    #define   LSb16AxiPCntStat_RIDLE_CNT_cnt                      0
    #define       bAxiPCntStat_RIDLE_CNT_cnt                   32
    #define   MSK32AxiPCntStat_RIDLE_CNT_cnt                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_RDATA_CNT                       0x0010

    #define     BA_AxiPCntStat_RDATA_CNT_cnt                   0x0010
    #define     B16AxiPCntStat_RDATA_CNT_cnt                   0x0010
    #define   LSb32AxiPCntStat_RDATA_CNT_cnt                      0
    #define   LSb16AxiPCntStat_RDATA_CNT_cnt                      0
    #define       bAxiPCntStat_RDATA_CNT_cnt                   32
    #define   MSK32AxiPCntStat_RDATA_CNT_cnt                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_AWWAIT_CNT                      0x0014

    #define     BA_AxiPCntStat_AWWAIT_CNT_cnt                  0x0014
    #define     B16AxiPCntStat_AWWAIT_CNT_cnt                  0x0014
    #define   LSb32AxiPCntStat_AWWAIT_CNT_cnt                     0
    #define   LSb16AxiPCntStat_AWWAIT_CNT_cnt                     0
    #define       bAxiPCntStat_AWWAIT_CNT_cnt                  32
    #define   MSK32AxiPCntStat_AWWAIT_CNT_cnt                     0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_WWAIT_CNT                       0x0018

    #define     BA_AxiPCntStat_WWAIT_CNT_cnt                   0x0018
    #define     B16AxiPCntStat_WWAIT_CNT_cnt                   0x0018
    #define   LSb32AxiPCntStat_WWAIT_CNT_cnt                      0
    #define   LSb16AxiPCntStat_WWAIT_CNT_cnt                      0
    #define       bAxiPCntStat_WWAIT_CNT_cnt                   32
    #define   MSK32AxiPCntStat_WWAIT_CNT_cnt                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_WIDLE_CNT                       0x001C

    #define     BA_AxiPCntStat_WIDLE_CNT_cnt                   0x001C
    #define     B16AxiPCntStat_WIDLE_CNT_cnt                   0x001C
    #define   LSb32AxiPCntStat_WIDLE_CNT_cnt                      0
    #define   LSb16AxiPCntStat_WIDLE_CNT_cnt                      0
    #define       bAxiPCntStat_WIDLE_CNT_cnt                   32
    #define   MSK32AxiPCntStat_WIDLE_CNT_cnt                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_WDATA_CNT                       0x0020

    #define     BA_AxiPCntStat_WDATA_CNT_cnt                   0x0020
    #define     B16AxiPCntStat_WDATA_CNT_cnt                   0x0020
    #define   LSb32AxiPCntStat_WDATA_CNT_cnt                      0
    #define   LSb16AxiPCntStat_WDATA_CNT_cnt                      0
    #define       bAxiPCntStat_WDATA_CNT_cnt                   32
    #define   MSK32AxiPCntStat_WDATA_CNT_cnt                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_AWDATA_CNT                      0x0024

    #define     BA_AxiPCntStat_AWDATA_CNT_cnt                  0x0024
    #define     B16AxiPCntStat_AWDATA_CNT_cnt                  0x0024
    #define   LSb32AxiPCntStat_AWDATA_CNT_cnt                     0
    #define   LSb16AxiPCntStat_AWDATA_CNT_cnt                     0
    #define       bAxiPCntStat_AWDATA_CNT_cnt                  32
    #define   MSK32AxiPCntStat_AWDATA_CNT_cnt                     0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_ARDATA_CNT                      0x0028

    #define     BA_AxiPCntStat_ARDATA_CNT_cnt                  0x0028
    #define     B16AxiPCntStat_ARDATA_CNT_cnt                  0x0028
    #define   LSb32AxiPCntStat_ARDATA_CNT_cnt                     0
    #define   LSb16AxiPCntStat_ARDATA_CNT_cnt                     0
    #define       bAxiPCntStat_ARDATA_CNT_cnt                  32
    #define   MSK32AxiPCntStat_ARDATA_CNT_cnt                     0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_OF_STATUS                       0x002C

    #define     BA_AxiPCntStat_OF_STATUS_total                 0x002C
    #define     B16AxiPCntStat_OF_STATUS_total                 0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_total                    0
    #define   LSb16AxiPCntStat_OF_STATUS_total                    0
    #define       bAxiPCntStat_OF_STATUS_total                 1
    #define   MSK32AxiPCntStat_OF_STATUS_total                    0x00000001

    #define     BA_AxiPCntStat_OF_STATUS_arwait                0x002C
    #define     B16AxiPCntStat_OF_STATUS_arwait                0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_arwait                   1
    #define   LSb16AxiPCntStat_OF_STATUS_arwait                   1
    #define       bAxiPCntStat_OF_STATUS_arwait                1
    #define   MSK32AxiPCntStat_OF_STATUS_arwait                   0x00000002

    #define     BA_AxiPCntStat_OF_STATUS_rwait                 0x002C
    #define     B16AxiPCntStat_OF_STATUS_rwait                 0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_rwait                    2
    #define   LSb16AxiPCntStat_OF_STATUS_rwait                    2
    #define       bAxiPCntStat_OF_STATUS_rwait                 1
    #define   MSK32AxiPCntStat_OF_STATUS_rwait                    0x00000004

    #define     BA_AxiPCntStat_OF_STATUS_ridle                 0x002C
    #define     B16AxiPCntStat_OF_STATUS_ridle                 0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_ridle                    3
    #define   LSb16AxiPCntStat_OF_STATUS_ridle                    3
    #define       bAxiPCntStat_OF_STATUS_ridle                 1
    #define   MSK32AxiPCntStat_OF_STATUS_ridle                    0x00000008

    #define     BA_AxiPCntStat_OF_STATUS_rdata                 0x002C
    #define     B16AxiPCntStat_OF_STATUS_rdata                 0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_rdata                    4
    #define   LSb16AxiPCntStat_OF_STATUS_rdata                    4
    #define       bAxiPCntStat_OF_STATUS_rdata                 1
    #define   MSK32AxiPCntStat_OF_STATUS_rdata                    0x00000010

    #define     BA_AxiPCntStat_OF_STATUS_awwait                0x002C
    #define     B16AxiPCntStat_OF_STATUS_awwait                0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_awwait                   5
    #define   LSb16AxiPCntStat_OF_STATUS_awwait                   5
    #define       bAxiPCntStat_OF_STATUS_awwait                1
    #define   MSK32AxiPCntStat_OF_STATUS_awwait                   0x00000020

    #define     BA_AxiPCntStat_OF_STATUS_wwait                 0x002C
    #define     B16AxiPCntStat_OF_STATUS_wwait                 0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_wwait                    6
    #define   LSb16AxiPCntStat_OF_STATUS_wwait                    6
    #define       bAxiPCntStat_OF_STATUS_wwait                 1
    #define   MSK32AxiPCntStat_OF_STATUS_wwait                    0x00000040

    #define     BA_AxiPCntStat_OF_STATUS_widle                 0x002C
    #define     B16AxiPCntStat_OF_STATUS_widle                 0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_widle                    7
    #define   LSb16AxiPCntStat_OF_STATUS_widle                    7
    #define       bAxiPCntStat_OF_STATUS_widle                 1
    #define   MSK32AxiPCntStat_OF_STATUS_widle                    0x00000080

    #define     BA_AxiPCntStat_OF_STATUS_wdata                 0x002D
    #define     B16AxiPCntStat_OF_STATUS_wdata                 0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_wdata                    8
    #define   LSb16AxiPCntStat_OF_STATUS_wdata                    8
    #define       bAxiPCntStat_OF_STATUS_wdata                 1
    #define   MSK32AxiPCntStat_OF_STATUS_wdata                    0x00000100

    #define     BA_AxiPCntStat_OF_STATUS_awdata                0x002D
    #define     B16AxiPCntStat_OF_STATUS_awdata                0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_awdata                   9
    #define   LSb16AxiPCntStat_OF_STATUS_awdata                   9
    #define       bAxiPCntStat_OF_STATUS_awdata                1
    #define   MSK32AxiPCntStat_OF_STATUS_awdata                   0x00000200

    #define     BA_AxiPCntStat_OF_STATUS_ardata                0x002D
    #define     B16AxiPCntStat_OF_STATUS_ardata                0x002C
    #define   LSb32AxiPCntStat_OF_STATUS_ardata                   10
    #define   LSb16AxiPCntStat_OF_STATUS_ardata                   10
    #define       bAxiPCntStat_OF_STATUS_ardata                1
    #define   MSK32AxiPCntStat_OF_STATUS_ardata                   0x00000400
    ///////////////////////////////////////////////////////////
    #define     RA_AxiPCntStat_READY                           0x0030

    #define     BA_AxiPCntStat_READY_cnt                       0x0030
    #define     B16AxiPCntStat_READY_cnt                       0x0030
    #define   LSb32AxiPCntStat_READY_cnt                          0
    #define   LSb16AxiPCntStat_READY_cnt                          0
    #define       bAxiPCntStat_READY_cnt                       1
    #define   MSK32AxiPCntStat_READY_cnt                          0x00000001
    ///////////////////////////////////////////////////////////

    typedef struct SIE_AxiPCntStat {
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_TOTAL_CNT_cnt(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_TOTAL_CNT_cnt(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_TOTAL_CNT                       {\
            UNSG32 uTOTAL_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32AxiPCntStat_TOTAL_CNT;
            struct w32AxiPCntStat_TOTAL_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_ARWAIT_CNT_cnt(r32)             _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_ARWAIT_CNT_cnt(r32,v)           _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_ARWAIT_CNT                      {\
            UNSG32 uARWAIT_CNT_cnt                             : 32;\
          }
    union { UNSG32 u32AxiPCntStat_ARWAIT_CNT;
            struct w32AxiPCntStat_ARWAIT_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_RWAIT_CNT_cnt(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_RWAIT_CNT_cnt(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_RWAIT_CNT                       {\
            UNSG32 uRWAIT_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32AxiPCntStat_RWAIT_CNT;
            struct w32AxiPCntStat_RWAIT_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_RIDLE_CNT_cnt(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_RIDLE_CNT_cnt(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_RIDLE_CNT                       {\
            UNSG32 uRIDLE_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32AxiPCntStat_RIDLE_CNT;
            struct w32AxiPCntStat_RIDLE_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_RDATA_CNT_cnt(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_RDATA_CNT_cnt(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_RDATA_CNT                       {\
            UNSG32 uRDATA_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32AxiPCntStat_RDATA_CNT;
            struct w32AxiPCntStat_RDATA_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_AWWAIT_CNT_cnt(r32)             _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_AWWAIT_CNT_cnt(r32,v)           _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_AWWAIT_CNT                      {\
            UNSG32 uAWWAIT_CNT_cnt                             : 32;\
          }
    union { UNSG32 u32AxiPCntStat_AWWAIT_CNT;
            struct w32AxiPCntStat_AWWAIT_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_WWAIT_CNT_cnt(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_WWAIT_CNT_cnt(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_WWAIT_CNT                       {\
            UNSG32 uWWAIT_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32AxiPCntStat_WWAIT_CNT;
            struct w32AxiPCntStat_WWAIT_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_WIDLE_CNT_cnt(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_WIDLE_CNT_cnt(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_WIDLE_CNT                       {\
            UNSG32 uWIDLE_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32AxiPCntStat_WIDLE_CNT;
            struct w32AxiPCntStat_WIDLE_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_WDATA_CNT_cnt(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_WDATA_CNT_cnt(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_WDATA_CNT                       {\
            UNSG32 uWDATA_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32AxiPCntStat_WDATA_CNT;
            struct w32AxiPCntStat_WDATA_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_AWDATA_CNT_cnt(r32)             _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_AWDATA_CNT_cnt(r32,v)           _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_AWDATA_CNT                      {\
            UNSG32 uAWDATA_CNT_cnt                             : 32;\
          }
    union { UNSG32 u32AxiPCntStat_AWDATA_CNT;
            struct w32AxiPCntStat_AWDATA_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_ARDATA_CNT_cnt(r32)             _BFGET_(r32,31, 0)
    #define   SET32AxiPCntStat_ARDATA_CNT_cnt(r32,v)           _BFSET_(r32,31, 0,v)

    #define     w32AxiPCntStat_ARDATA_CNT                      {\
            UNSG32 uARDATA_CNT_cnt                             : 32;\
          }
    union { UNSG32 u32AxiPCntStat_ARDATA_CNT;
            struct w32AxiPCntStat_ARDATA_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_OF_STATUS_total(r32)            _BFGET_(r32, 0, 0)
    #define   SET32AxiPCntStat_OF_STATUS_total(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16AxiPCntStat_OF_STATUS_total(r16)            _BFGET_(r16, 0, 0)
    #define   SET16AxiPCntStat_OF_STATUS_total(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32AxiPCntStat_OF_STATUS_arwait(r32)           _BFGET_(r32, 1, 1)
    #define   SET32AxiPCntStat_OF_STATUS_arwait(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16AxiPCntStat_OF_STATUS_arwait(r16)           _BFGET_(r16, 1, 1)
    #define   SET16AxiPCntStat_OF_STATUS_arwait(r16,v)         _BFSET_(r16, 1, 1,v)

    #define   GET32AxiPCntStat_OF_STATUS_rwait(r32)            _BFGET_(r32, 2, 2)
    #define   SET32AxiPCntStat_OF_STATUS_rwait(r32,v)          _BFSET_(r32, 2, 2,v)
    #define   GET16AxiPCntStat_OF_STATUS_rwait(r16)            _BFGET_(r16, 2, 2)
    #define   SET16AxiPCntStat_OF_STATUS_rwait(r16,v)          _BFSET_(r16, 2, 2,v)

    #define   GET32AxiPCntStat_OF_STATUS_ridle(r32)            _BFGET_(r32, 3, 3)
    #define   SET32AxiPCntStat_OF_STATUS_ridle(r32,v)          _BFSET_(r32, 3, 3,v)
    #define   GET16AxiPCntStat_OF_STATUS_ridle(r16)            _BFGET_(r16, 3, 3)
    #define   SET16AxiPCntStat_OF_STATUS_ridle(r16,v)          _BFSET_(r16, 3, 3,v)

    #define   GET32AxiPCntStat_OF_STATUS_rdata(r32)            _BFGET_(r32, 4, 4)
    #define   SET32AxiPCntStat_OF_STATUS_rdata(r32,v)          _BFSET_(r32, 4, 4,v)
    #define   GET16AxiPCntStat_OF_STATUS_rdata(r16)            _BFGET_(r16, 4, 4)
    #define   SET16AxiPCntStat_OF_STATUS_rdata(r16,v)          _BFSET_(r16, 4, 4,v)

    #define   GET32AxiPCntStat_OF_STATUS_awwait(r32)           _BFGET_(r32, 5, 5)
    #define   SET32AxiPCntStat_OF_STATUS_awwait(r32,v)         _BFSET_(r32, 5, 5,v)
    #define   GET16AxiPCntStat_OF_STATUS_awwait(r16)           _BFGET_(r16, 5, 5)
    #define   SET16AxiPCntStat_OF_STATUS_awwait(r16,v)         _BFSET_(r16, 5, 5,v)

    #define   GET32AxiPCntStat_OF_STATUS_wwait(r32)            _BFGET_(r32, 6, 6)
    #define   SET32AxiPCntStat_OF_STATUS_wwait(r32,v)          _BFSET_(r32, 6, 6,v)
    #define   GET16AxiPCntStat_OF_STATUS_wwait(r16)            _BFGET_(r16, 6, 6)
    #define   SET16AxiPCntStat_OF_STATUS_wwait(r16,v)          _BFSET_(r16, 6, 6,v)

    #define   GET32AxiPCntStat_OF_STATUS_widle(r32)            _BFGET_(r32, 7, 7)
    #define   SET32AxiPCntStat_OF_STATUS_widle(r32,v)          _BFSET_(r32, 7, 7,v)
    #define   GET16AxiPCntStat_OF_STATUS_widle(r16)            _BFGET_(r16, 7, 7)
    #define   SET16AxiPCntStat_OF_STATUS_widle(r16,v)          _BFSET_(r16, 7, 7,v)

    #define   GET32AxiPCntStat_OF_STATUS_wdata(r32)            _BFGET_(r32, 8, 8)
    #define   SET32AxiPCntStat_OF_STATUS_wdata(r32,v)          _BFSET_(r32, 8, 8,v)
    #define   GET16AxiPCntStat_OF_STATUS_wdata(r16)            _BFGET_(r16, 8, 8)
    #define   SET16AxiPCntStat_OF_STATUS_wdata(r16,v)          _BFSET_(r16, 8, 8,v)

    #define   GET32AxiPCntStat_OF_STATUS_awdata(r32)           _BFGET_(r32, 9, 9)
    #define   SET32AxiPCntStat_OF_STATUS_awdata(r32,v)         _BFSET_(r32, 9, 9,v)
    #define   GET16AxiPCntStat_OF_STATUS_awdata(r16)           _BFGET_(r16, 9, 9)
    #define   SET16AxiPCntStat_OF_STATUS_awdata(r16,v)         _BFSET_(r16, 9, 9,v)

    #define   GET32AxiPCntStat_OF_STATUS_ardata(r32)           _BFGET_(r32,10,10)
    #define   SET32AxiPCntStat_OF_STATUS_ardata(r32,v)         _BFSET_(r32,10,10,v)
    #define   GET16AxiPCntStat_OF_STATUS_ardata(r16)           _BFGET_(r16,10,10)
    #define   SET16AxiPCntStat_OF_STATUS_ardata(r16,v)         _BFSET_(r16,10,10,v)

    #define     w32AxiPCntStat_OF_STATUS                       {\
            UNSG32 uOF_STATUS_total                            :  1;\
            UNSG32 uOF_STATUS_arwait                           :  1;\
            UNSG32 uOF_STATUS_rwait                            :  1;\
            UNSG32 uOF_STATUS_ridle                            :  1;\
            UNSG32 uOF_STATUS_rdata                            :  1;\
            UNSG32 uOF_STATUS_awwait                           :  1;\
            UNSG32 uOF_STATUS_wwait                            :  1;\
            UNSG32 uOF_STATUS_widle                            :  1;\
            UNSG32 uOF_STATUS_wdata                            :  1;\
            UNSG32 uOF_STATUS_awdata                           :  1;\
            UNSG32 uOF_STATUS_ardata                           :  1;\
            UNSG32 RSVDx2C_b11                                 : 21;\
          }
    union { UNSG32 u32AxiPCntStat_OF_STATUS;
            struct w32AxiPCntStat_OF_STATUS;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiPCntStat_READY_cnt(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32AxiPCntStat_READY_cnt(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16AxiPCntStat_READY_cnt(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16AxiPCntStat_READY_cnt(r16,v)                _BFSET_(r16, 0, 0,v)

    #define     w32AxiPCntStat_READY                           {\
            UNSG32 uREADY_cnt                                  :  1;\
            UNSG32 RSVDx30_b1                                  : 31;\
          }
    union { UNSG32 u32AxiPCntStat_READY;
            struct w32AxiPCntStat_READY;
          };
    ///////////////////////////////////////////////////////////
    } SIE_AxiPCntStat;

    typedef union  T32AxiPCntStat_TOTAL_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_TOTAL_CNT;
                 } T32AxiPCntStat_TOTAL_CNT;
    typedef union  T32AxiPCntStat_ARWAIT_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_ARWAIT_CNT;
                 } T32AxiPCntStat_ARWAIT_CNT;
    typedef union  T32AxiPCntStat_RWAIT_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_RWAIT_CNT;
                 } T32AxiPCntStat_RWAIT_CNT;
    typedef union  T32AxiPCntStat_RIDLE_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_RIDLE_CNT;
                 } T32AxiPCntStat_RIDLE_CNT;
    typedef union  T32AxiPCntStat_RDATA_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_RDATA_CNT;
                 } T32AxiPCntStat_RDATA_CNT;
    typedef union  T32AxiPCntStat_AWWAIT_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_AWWAIT_CNT;
                 } T32AxiPCntStat_AWWAIT_CNT;
    typedef union  T32AxiPCntStat_WWAIT_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_WWAIT_CNT;
                 } T32AxiPCntStat_WWAIT_CNT;
    typedef union  T32AxiPCntStat_WIDLE_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_WIDLE_CNT;
                 } T32AxiPCntStat_WIDLE_CNT;
    typedef union  T32AxiPCntStat_WDATA_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_WDATA_CNT;
                 } T32AxiPCntStat_WDATA_CNT;
    typedef union  T32AxiPCntStat_AWDATA_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_AWDATA_CNT;
                 } T32AxiPCntStat_AWDATA_CNT;
    typedef union  T32AxiPCntStat_ARDATA_CNT
          { UNSG32 u32;
            struct w32AxiPCntStat_ARDATA_CNT;
                 } T32AxiPCntStat_ARDATA_CNT;
    typedef union  T32AxiPCntStat_OF_STATUS
          { UNSG32 u32;
            struct w32AxiPCntStat_OF_STATUS;
                 } T32AxiPCntStat_OF_STATUS;
    typedef union  T32AxiPCntStat_READY
          { UNSG32 u32;
            struct w32AxiPCntStat_READY;
                 } T32AxiPCntStat_READY;
    ///////////////////////////////////////////////////////////

    typedef union  TAxiPCntStat_TOTAL_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_TOTAL_CNT;
                   };
                 } TAxiPCntStat_TOTAL_CNT;
    typedef union  TAxiPCntStat_ARWAIT_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_ARWAIT_CNT;
                   };
                 } TAxiPCntStat_ARWAIT_CNT;
    typedef union  TAxiPCntStat_RWAIT_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_RWAIT_CNT;
                   };
                 } TAxiPCntStat_RWAIT_CNT;
    typedef union  TAxiPCntStat_RIDLE_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_RIDLE_CNT;
                   };
                 } TAxiPCntStat_RIDLE_CNT;
    typedef union  TAxiPCntStat_RDATA_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_RDATA_CNT;
                   };
                 } TAxiPCntStat_RDATA_CNT;
    typedef union  TAxiPCntStat_AWWAIT_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_AWWAIT_CNT;
                   };
                 } TAxiPCntStat_AWWAIT_CNT;
    typedef union  TAxiPCntStat_WWAIT_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_WWAIT_CNT;
                   };
                 } TAxiPCntStat_WWAIT_CNT;
    typedef union  TAxiPCntStat_WIDLE_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_WIDLE_CNT;
                   };
                 } TAxiPCntStat_WIDLE_CNT;
    typedef union  TAxiPCntStat_WDATA_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_WDATA_CNT;
                   };
                 } TAxiPCntStat_WDATA_CNT;
    typedef union  TAxiPCntStat_AWDATA_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_AWDATA_CNT;
                   };
                 } TAxiPCntStat_AWDATA_CNT;
    typedef union  TAxiPCntStat_ARDATA_CNT
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_ARDATA_CNT;
                   };
                 } TAxiPCntStat_ARDATA_CNT;
    typedef union  TAxiPCntStat_OF_STATUS
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_OF_STATUS;
                   };
                 } TAxiPCntStat_OF_STATUS;
    typedef union  TAxiPCntStat_READY
          { UNSG32 u32[1];
            struct {
            struct w32AxiPCntStat_READY;
                   };
                 } TAxiPCntStat_READY;

    ///////////////////////////////////////////////////////////
     SIGN32 AxiPCntStat_drvrd(SIE_AxiPCntStat *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 AxiPCntStat_drvwr(SIE_AxiPCntStat *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void AxiPCntStat_reset(SIE_AxiPCntStat *p);
     SIGN32 AxiPCntStat_cmp  (SIE_AxiPCntStat *p, SIE_AxiPCntStat *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define AxiPCntStat_check(p,pie,pfx,hLOG) AxiPCntStat_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define AxiPCntStat_print(p,    pfx,hLOG) AxiPCntStat_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: AxiPCntStat
////////////////////////////////////////////////////////////

//////
///
/// $INTERFACE AxiErrorMon                              (4,4)
///     ###
///     * AXI Bus Error Response Monitor
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 WriteID              (R-)
///               %unsigned 32 berrID                    0x0
///                                    ###
///                                    * ID of AXI Write Transaction that caused an error response
///                                    ###
///     @ 0x00004 WriteStat            (R-)
///               %unsigned 1  berrType                  0x0
///                                    ###
///                                    * Error Response Type
///                                    * 0: SLVERR
///                                    * 1: DECERR
///                                    ###
///               %unsigned 1  berrValid                 0x0
///                                    ###
///                                    * When asserted, an error response is detected and the information is captured into berrID and berrType. Monitoring is stopped.
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00008 WriteCtrl            (RW)
///               %unsigned 1  berrClear                 0x0
///                                    ###
///                                    * Writing 1 will clear berrValid and resume the monitoring. This bit self clears.
///                                    ###
///               %unsigned 1  berrIntrEn                0x0
///                                    ###
///                                    * 1: Monitor generates an active high interrupt when berrValid = 1
///                                    * 0: Interrupt is masked
///                                    * Note: To clear interrupt, write 1 to berrClear
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x0000C ReadID               (R-)
///               %unsigned 32 rerrID                    0x0
///                                    ###
///                                    * ID of AXI Read Transaction that caused an error response
///                                    ###
///     @ 0x00010 ReadStat             (R-)
///               %unsigned 1  rerrType                  0x0
///                                    ###
///                                    * Error Response Type
///                                    * 0: SLVERR
///                                    * 1: DECERR
///                                    ###
///               %unsigned 1  rerrValid                 0x0
///                                    ###
///                                    * When asserted, an error response is detected and the information is captured into rerrID and rerrType. Monitoring is stopped.
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00014 ReadCtrl             (RW)
///               %unsigned 1  rerrClear                 0x0
///                                    ###
///                                    * Writing 1 will clear rerrValid and resume the monitoring. This bit self clears.
///                                    ###
///               %unsigned 1  rerrIntrEn                0x0
///                                    ###
///                                    * 1: Monitor generates an active high interrupt when berrValid = 1
///                                    * 0: Interrupt is masked.
///                                    * Note: To clear Interrupt, write 1 to berrClear
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      24B, bits:      72b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_AxiErrorMon
#define h_AxiErrorMon (){}

    #define     RA_AxiErrorMon_WriteID                         0x0000

    #define     BA_AxiErrorMon_WriteID_berrID                  0x0000
    #define     B16AxiErrorMon_WriteID_berrID                  0x0000
    #define   LSb32AxiErrorMon_WriteID_berrID                     0
    #define   LSb16AxiErrorMon_WriteID_berrID                     0
    #define       bAxiErrorMon_WriteID_berrID                  32
    #define   MSK32AxiErrorMon_WriteID_berrID                     0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiErrorMon_WriteStat                       0x0004

    #define     BA_AxiErrorMon_WriteStat_berrType              0x0004
    #define     B16AxiErrorMon_WriteStat_berrType              0x0004
    #define   LSb32AxiErrorMon_WriteStat_berrType                 0
    #define   LSb16AxiErrorMon_WriteStat_berrType                 0
    #define       bAxiErrorMon_WriteStat_berrType              1
    #define   MSK32AxiErrorMon_WriteStat_berrType                 0x00000001

    #define     BA_AxiErrorMon_WriteStat_berrValid             0x0004
    #define     B16AxiErrorMon_WriteStat_berrValid             0x0004
    #define   LSb32AxiErrorMon_WriteStat_berrValid                1
    #define   LSb16AxiErrorMon_WriteStat_berrValid                1
    #define       bAxiErrorMon_WriteStat_berrValid             1
    #define   MSK32AxiErrorMon_WriteStat_berrValid                0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_AxiErrorMon_WriteCtrl                       0x0008

    #define     BA_AxiErrorMon_WriteCtrl_berrClear             0x0008
    #define     B16AxiErrorMon_WriteCtrl_berrClear             0x0008
    #define   LSb32AxiErrorMon_WriteCtrl_berrClear                0
    #define   LSb16AxiErrorMon_WriteCtrl_berrClear                0
    #define       bAxiErrorMon_WriteCtrl_berrClear             1
    #define   MSK32AxiErrorMon_WriteCtrl_berrClear                0x00000001

    #define     BA_AxiErrorMon_WriteCtrl_berrIntrEn            0x0008
    #define     B16AxiErrorMon_WriteCtrl_berrIntrEn            0x0008
    #define   LSb32AxiErrorMon_WriteCtrl_berrIntrEn               1
    #define   LSb16AxiErrorMon_WriteCtrl_berrIntrEn               1
    #define       bAxiErrorMon_WriteCtrl_berrIntrEn            1
    #define   MSK32AxiErrorMon_WriteCtrl_berrIntrEn               0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_AxiErrorMon_ReadID                          0x000C

    #define     BA_AxiErrorMon_ReadID_rerrID                   0x000C
    #define     B16AxiErrorMon_ReadID_rerrID                   0x000C
    #define   LSb32AxiErrorMon_ReadID_rerrID                      0
    #define   LSb16AxiErrorMon_ReadID_rerrID                      0
    #define       bAxiErrorMon_ReadID_rerrID                   32
    #define   MSK32AxiErrorMon_ReadID_rerrID                      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_AxiErrorMon_ReadStat                        0x0010

    #define     BA_AxiErrorMon_ReadStat_rerrType               0x0010
    #define     B16AxiErrorMon_ReadStat_rerrType               0x0010
    #define   LSb32AxiErrorMon_ReadStat_rerrType                  0
    #define   LSb16AxiErrorMon_ReadStat_rerrType                  0
    #define       bAxiErrorMon_ReadStat_rerrType               1
    #define   MSK32AxiErrorMon_ReadStat_rerrType                  0x00000001

    #define     BA_AxiErrorMon_ReadStat_rerrValid              0x0010
    #define     B16AxiErrorMon_ReadStat_rerrValid              0x0010
    #define   LSb32AxiErrorMon_ReadStat_rerrValid                 1
    #define   LSb16AxiErrorMon_ReadStat_rerrValid                 1
    #define       bAxiErrorMon_ReadStat_rerrValid              1
    #define   MSK32AxiErrorMon_ReadStat_rerrValid                 0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_AxiErrorMon_ReadCtrl                        0x0014

    #define     BA_AxiErrorMon_ReadCtrl_rerrClear              0x0014
    #define     B16AxiErrorMon_ReadCtrl_rerrClear              0x0014
    #define   LSb32AxiErrorMon_ReadCtrl_rerrClear                 0
    #define   LSb16AxiErrorMon_ReadCtrl_rerrClear                 0
    #define       bAxiErrorMon_ReadCtrl_rerrClear              1
    #define   MSK32AxiErrorMon_ReadCtrl_rerrClear                 0x00000001

    #define     BA_AxiErrorMon_ReadCtrl_rerrIntrEn             0x0014
    #define     B16AxiErrorMon_ReadCtrl_rerrIntrEn             0x0014
    #define   LSb32AxiErrorMon_ReadCtrl_rerrIntrEn                1
    #define   LSb16AxiErrorMon_ReadCtrl_rerrIntrEn                1
    #define       bAxiErrorMon_ReadCtrl_rerrIntrEn             1
    #define   MSK32AxiErrorMon_ReadCtrl_rerrIntrEn                0x00000002
    ///////////////////////////////////////////////////////////

    typedef struct SIE_AxiErrorMon {
    ///////////////////////////////////////////////////////////
    #define   GET32AxiErrorMon_WriteID_berrID(r32)             _BFGET_(r32,31, 0)
    #define   SET32AxiErrorMon_WriteID_berrID(r32,v)           _BFSET_(r32,31, 0,v)

    #define     w32AxiErrorMon_WriteID                         {\
            UNSG32 uWriteID_berrID                             : 32;\
          }
    union { UNSG32 u32AxiErrorMon_WriteID;
            struct w32AxiErrorMon_WriteID;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiErrorMon_WriteStat_berrType(r32)         _BFGET_(r32, 0, 0)
    #define   SET32AxiErrorMon_WriteStat_berrType(r32,v)       _BFSET_(r32, 0, 0,v)
    #define   GET16AxiErrorMon_WriteStat_berrType(r16)         _BFGET_(r16, 0, 0)
    #define   SET16AxiErrorMon_WriteStat_berrType(r16,v)       _BFSET_(r16, 0, 0,v)

    #define   GET32AxiErrorMon_WriteStat_berrValid(r32)        _BFGET_(r32, 1, 1)
    #define   SET32AxiErrorMon_WriteStat_berrValid(r32,v)      _BFSET_(r32, 1, 1,v)
    #define   GET16AxiErrorMon_WriteStat_berrValid(r16)        _BFGET_(r16, 1, 1)
    #define   SET16AxiErrorMon_WriteStat_berrValid(r16,v)      _BFSET_(r16, 1, 1,v)

    #define     w32AxiErrorMon_WriteStat                       {\
            UNSG32 uWriteStat_berrType                         :  1;\
            UNSG32 uWriteStat_berrValid                        :  1;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32AxiErrorMon_WriteStat;
            struct w32AxiErrorMon_WriteStat;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiErrorMon_WriteCtrl_berrClear(r32)        _BFGET_(r32, 0, 0)
    #define   SET32AxiErrorMon_WriteCtrl_berrClear(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16AxiErrorMon_WriteCtrl_berrClear(r16)        _BFGET_(r16, 0, 0)
    #define   SET16AxiErrorMon_WriteCtrl_berrClear(r16,v)      _BFSET_(r16, 0, 0,v)

    #define   GET32AxiErrorMon_WriteCtrl_berrIntrEn(r32)       _BFGET_(r32, 1, 1)
    #define   SET32AxiErrorMon_WriteCtrl_berrIntrEn(r32,v)     _BFSET_(r32, 1, 1,v)
    #define   GET16AxiErrorMon_WriteCtrl_berrIntrEn(r16)       _BFGET_(r16, 1, 1)
    #define   SET16AxiErrorMon_WriteCtrl_berrIntrEn(r16,v)     _BFSET_(r16, 1, 1,v)

    #define     w32AxiErrorMon_WriteCtrl                       {\
            UNSG32 uWriteCtrl_berrClear                        :  1;\
            UNSG32 uWriteCtrl_berrIntrEn                       :  1;\
            UNSG32 RSVDx8_b2                                   : 30;\
          }
    union { UNSG32 u32AxiErrorMon_WriteCtrl;
            struct w32AxiErrorMon_WriteCtrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiErrorMon_ReadID_rerrID(r32)              _BFGET_(r32,31, 0)
    #define   SET32AxiErrorMon_ReadID_rerrID(r32,v)            _BFSET_(r32,31, 0,v)

    #define     w32AxiErrorMon_ReadID                          {\
            UNSG32 uReadID_rerrID                              : 32;\
          }
    union { UNSG32 u32AxiErrorMon_ReadID;
            struct w32AxiErrorMon_ReadID;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiErrorMon_ReadStat_rerrType(r32)          _BFGET_(r32, 0, 0)
    #define   SET32AxiErrorMon_ReadStat_rerrType(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16AxiErrorMon_ReadStat_rerrType(r16)          _BFGET_(r16, 0, 0)
    #define   SET16AxiErrorMon_ReadStat_rerrType(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32AxiErrorMon_ReadStat_rerrValid(r32)         _BFGET_(r32, 1, 1)
    #define   SET32AxiErrorMon_ReadStat_rerrValid(r32,v)       _BFSET_(r32, 1, 1,v)
    #define   GET16AxiErrorMon_ReadStat_rerrValid(r16)         _BFGET_(r16, 1, 1)
    #define   SET16AxiErrorMon_ReadStat_rerrValid(r16,v)       _BFSET_(r16, 1, 1,v)

    #define     w32AxiErrorMon_ReadStat                        {\
            UNSG32 uReadStat_rerrType                          :  1;\
            UNSG32 uReadStat_rerrValid                         :  1;\
            UNSG32 RSVDx10_b2                                  : 30;\
          }
    union { UNSG32 u32AxiErrorMon_ReadStat;
            struct w32AxiErrorMon_ReadStat;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32AxiErrorMon_ReadCtrl_rerrClear(r32)         _BFGET_(r32, 0, 0)
    #define   SET32AxiErrorMon_ReadCtrl_rerrClear(r32,v)       _BFSET_(r32, 0, 0,v)
    #define   GET16AxiErrorMon_ReadCtrl_rerrClear(r16)         _BFGET_(r16, 0, 0)
    #define   SET16AxiErrorMon_ReadCtrl_rerrClear(r16,v)       _BFSET_(r16, 0, 0,v)

    #define   GET32AxiErrorMon_ReadCtrl_rerrIntrEn(r32)        _BFGET_(r32, 1, 1)
    #define   SET32AxiErrorMon_ReadCtrl_rerrIntrEn(r32,v)      _BFSET_(r32, 1, 1,v)
    #define   GET16AxiErrorMon_ReadCtrl_rerrIntrEn(r16)        _BFGET_(r16, 1, 1)
    #define   SET16AxiErrorMon_ReadCtrl_rerrIntrEn(r16,v)      _BFSET_(r16, 1, 1,v)

    #define     w32AxiErrorMon_ReadCtrl                        {\
            UNSG32 uReadCtrl_rerrClear                         :  1;\
            UNSG32 uReadCtrl_rerrIntrEn                        :  1;\
            UNSG32 RSVDx14_b2                                  : 30;\
          }
    union { UNSG32 u32AxiErrorMon_ReadCtrl;
            struct w32AxiErrorMon_ReadCtrl;
          };
    ///////////////////////////////////////////////////////////
    } SIE_AxiErrorMon;

    typedef union  T32AxiErrorMon_WriteID
          { UNSG32 u32;
            struct w32AxiErrorMon_WriteID;
                 } T32AxiErrorMon_WriteID;
    typedef union  T32AxiErrorMon_WriteStat
          { UNSG32 u32;
            struct w32AxiErrorMon_WriteStat;
                 } T32AxiErrorMon_WriteStat;
    typedef union  T32AxiErrorMon_WriteCtrl
          { UNSG32 u32;
            struct w32AxiErrorMon_WriteCtrl;
                 } T32AxiErrorMon_WriteCtrl;
    typedef union  T32AxiErrorMon_ReadID
          { UNSG32 u32;
            struct w32AxiErrorMon_ReadID;
                 } T32AxiErrorMon_ReadID;
    typedef union  T32AxiErrorMon_ReadStat
          { UNSG32 u32;
            struct w32AxiErrorMon_ReadStat;
                 } T32AxiErrorMon_ReadStat;
    typedef union  T32AxiErrorMon_ReadCtrl
          { UNSG32 u32;
            struct w32AxiErrorMon_ReadCtrl;
                 } T32AxiErrorMon_ReadCtrl;
    ///////////////////////////////////////////////////////////

    typedef union  TAxiErrorMon_WriteID
          { UNSG32 u32[1];
            struct {
            struct w32AxiErrorMon_WriteID;
                   };
                 } TAxiErrorMon_WriteID;
    typedef union  TAxiErrorMon_WriteStat
          { UNSG32 u32[1];
            struct {
            struct w32AxiErrorMon_WriteStat;
                   };
                 } TAxiErrorMon_WriteStat;
    typedef union  TAxiErrorMon_WriteCtrl
          { UNSG32 u32[1];
            struct {
            struct w32AxiErrorMon_WriteCtrl;
                   };
                 } TAxiErrorMon_WriteCtrl;
    typedef union  TAxiErrorMon_ReadID
          { UNSG32 u32[1];
            struct {
            struct w32AxiErrorMon_ReadID;
                   };
                 } TAxiErrorMon_ReadID;
    typedef union  TAxiErrorMon_ReadStat
          { UNSG32 u32[1];
            struct {
            struct w32AxiErrorMon_ReadStat;
                   };
                 } TAxiErrorMon_ReadStat;
    typedef union  TAxiErrorMon_ReadCtrl
          { UNSG32 u32[1];
            struct {
            struct w32AxiErrorMon_ReadCtrl;
                   };
                 } TAxiErrorMon_ReadCtrl;

    ///////////////////////////////////////////////////////////
     SIGN32 AxiErrorMon_drvrd(SIE_AxiErrorMon *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 AxiErrorMon_drvwr(SIE_AxiErrorMon *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void AxiErrorMon_reset(SIE_AxiErrorMon *p);
     SIGN32 AxiErrorMon_cmp  (SIE_AxiErrorMon *p, SIE_AxiErrorMon *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define AxiErrorMon_check(p,pie,pfx,hLOG) AxiErrorMon_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define AxiErrorMon_print(p,    pfx,hLOG) AxiErrorMon_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: AxiErrorMon
////////////////////////////////////////////////////////////

//////
///
/// $INTERFACE MC_Perf_CntStat                          (4,4)
///     ###
///     * MC performance logging signals counter
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 TOTAL_CNT            (RNB-)
///               %unsigned 32 cnt                       0x0
///                                    ###
///                                    * count
///                                    ###
///     @ 0x00004 OF_STATUS            (RNB-)
///               %unsigned 1  total                     0x0
///                                    ###
///                                    * Overflow status
///                                    ###
///               %%        31         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:      33b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_MC_Perf_CntStat
#define h_MC_Perf_CntStat (){}

    #define     RA_MC_Perf_CntStat_TOTAL_CNT                   0x0000

    #define     BA_MC_Perf_CntStat_TOTAL_CNT_cnt               0x0000
    #define     B16MC_Perf_CntStat_TOTAL_CNT_cnt               0x0000
    #define   LSb32MC_Perf_CntStat_TOTAL_CNT_cnt                  0
    #define   LSb16MC_Perf_CntStat_TOTAL_CNT_cnt                  0
    #define       bMC_Perf_CntStat_TOTAL_CNT_cnt               32
    #define   MSK32MC_Perf_CntStat_TOTAL_CNT_cnt                  0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_MC_Perf_CntStat_OF_STATUS                   0x0004

    #define     BA_MC_Perf_CntStat_OF_STATUS_total             0x0004
    #define     B16MC_Perf_CntStat_OF_STATUS_total             0x0004
    #define   LSb32MC_Perf_CntStat_OF_STATUS_total                0
    #define   LSb16MC_Perf_CntStat_OF_STATUS_total                0
    #define       bMC_Perf_CntStat_OF_STATUS_total             1
    #define   MSK32MC_Perf_CntStat_OF_STATUS_total                0x00000001
    ///////////////////////////////////////////////////////////

    typedef struct SIE_MC_Perf_CntStat {
    ///////////////////////////////////////////////////////////
    #define   GET32MC_Perf_CntStat_TOTAL_CNT_cnt(r32)          _BFGET_(r32,31, 0)
    #define   SET32MC_Perf_CntStat_TOTAL_CNT_cnt(r32,v)        _BFSET_(r32,31, 0,v)

    #define     w32MC_Perf_CntStat_TOTAL_CNT                   {\
            UNSG32 uTOTAL_CNT_cnt                              : 32;\
          }
    union { UNSG32 u32MC_Perf_CntStat_TOTAL_CNT;
            struct w32MC_Perf_CntStat_TOTAL_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32MC_Perf_CntStat_OF_STATUS_total(r32)        _BFGET_(r32, 0, 0)
    #define   SET32MC_Perf_CntStat_OF_STATUS_total(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16MC_Perf_CntStat_OF_STATUS_total(r16)        _BFGET_(r16, 0, 0)
    #define   SET16MC_Perf_CntStat_OF_STATUS_total(r16,v)      _BFSET_(r16, 0, 0,v)

    #define     w32MC_Perf_CntStat_OF_STATUS                   {\
            UNSG32 uOF_STATUS_total                            :  1;\
            UNSG32 RSVDx4_b1                                   : 31;\
          }
    union { UNSG32 u32MC_Perf_CntStat_OF_STATUS;
            struct w32MC_Perf_CntStat_OF_STATUS;
          };
    ///////////////////////////////////////////////////////////
    } SIE_MC_Perf_CntStat;

    typedef union  T32MC_Perf_CntStat_TOTAL_CNT
          { UNSG32 u32;
            struct w32MC_Perf_CntStat_TOTAL_CNT;
                 } T32MC_Perf_CntStat_TOTAL_CNT;
    typedef union  T32MC_Perf_CntStat_OF_STATUS
          { UNSG32 u32;
            struct w32MC_Perf_CntStat_OF_STATUS;
                 } T32MC_Perf_CntStat_OF_STATUS;
    ///////////////////////////////////////////////////////////

    typedef union  TMC_Perf_CntStat_TOTAL_CNT
          { UNSG32 u32[1];
            struct {
            struct w32MC_Perf_CntStat_TOTAL_CNT;
                   };
                 } TMC_Perf_CntStat_TOTAL_CNT;
    typedef union  TMC_Perf_CntStat_OF_STATUS
          { UNSG32 u32[1];
            struct {
            struct w32MC_Perf_CntStat_OF_STATUS;
                   };
                 } TMC_Perf_CntStat_OF_STATUS;

    ///////////////////////////////////////////////////////////
     SIGN32 MC_Perf_CntStat_drvrd(SIE_MC_Perf_CntStat *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 MC_Perf_CntStat_drvwr(SIE_MC_Perf_CntStat *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void MC_Perf_CntStat_reset(SIE_MC_Perf_CntStat *p);
     SIGN32 MC_Perf_CntStat_cmp  (SIE_MC_Perf_CntStat *p, SIE_MC_Perf_CntStat *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define MC_Perf_CntStat_check(p,pie,pfx,hLOG) MC_Perf_CntStat_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define MC_Perf_CntStat_print(p,    pfx,hLOG) MC_Perf_CntStat_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: MC_Perf_CntStat
////////////////////////////////////////////////////////////

//////
///
/// $INTERFACE mc_wrap                 biu              (4,4)
///     ###
///     * MC Wrapper
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 MC_StickyRstn        (P)
///               ###
///               * Sticky Reset asserted by default
///               ###
///               %unsigned 1  core                      0x0
///               %unsigned 1  szc                       0x0
///               %unsigned 1  phy                       0x0
///               %unsigned 1  phy_apb                   0x1
///               %%        28         # Stuffing bits...
///     @ 0x00004 DDRPHY_BypassPClk    (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * This enables ByPassPclk clock input to DDRPHY
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x00008                      (P)
///     # 0x00008 memPll
///               $abipll              memPll            REG
///                                    ###
///                                    * Configuration registers for memPll
///                                    ###
///     @ 0x00028                      (P)
///     # 0x00028 dfc_pmu_pll
///               $abipll              dfc_pmu_pll       REG
///                                    ###
///                                    * Duplicate memPll registers for dfc_pmu block
///                                    ###
///     @ 0x00048 AxiPCntCTRL          (P)
///               ###
///               * 12 Performance counters are integrated in SOC.
///               * Each bit of following 3 registers is used to control one performance counter
///               * MC PortBus Name   Number of PCnts   Masters of Interest
///               * 0CPU2DDR4     CPU, IMTEST, PERIF, SISS
///               * 1AVIO2DDR             2     VPP, HDMI
///               * 2VSS2DDR2     V4G, H1/OVP
///               * 3GFX2DDR2     GPU, NPU
///               * 4ISS2DDR    2     ISP, OTHERS
///               ###
///               %unsigned 12 clear                     0x0
///                                    ###
///                                    * Clear the counters
///                                    ###
///               %unsigned 12 enable                    0x0
///                                    ###
///                                    * Enable the counter increment, SW can make enable = 0 to temporarily disable counter increment
///                                    ###
///               %%        8          # Stuffing bits...
///     # 0x0004C AxiPCntCTRL1
///               %unsigned 12 latch                     0x0
///                                    ###
///                                    * Counter values are latched on rising edge of this signal
///                                    * Performance Counter support ID mask function. Each performance counter has one ID register and one Mask register.
///                                    * Only the transaction satisfies following equation would be counted:
///                                    * PID & Mask = TID & Mask
///                                    * PID is the programmed ID. TID is the transaction ID.
///                                    * ID mask function can be used for these counters:
///                                    * arwait, rwait, rdata, ridle, await and wdata
///                                    ###
///               %%        20         # Stuffing bits...
///     @ 0x00050 AxiMst0_0            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00054 AxiMst0_1            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00058 AxiMst0_2            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x0005C AxiMst0_3            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00060 AxiMst1_0            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00064 AxiMst1_1            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00068 AxiMst2_0            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x0006C AxiMst2_1            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00070 AxiMst3_0            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00074 AxiMst3_1            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00078 AxiMst4_0            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x0007C AxiMst4_1            (P)
///               %unsigned 16 PID                       0x0
///               %unsigned 16 Mask                      0x0
///     @ 0x00080                      (P)
///     # 0x00080 Mstr0_0_PCnt
///               $AxiPCntStat         Mstr0_0_PCnt      REG
///                                    ###
///                                    * master0 AXI interface performance counter
///                                    ###
///     @ 0x000B4                      (P)
///     # 0x000B4 Mstr0_1_PCnt
///               $AxiPCntStat         Mstr0_1_PCnt      REG
///                                    ###
///                                    * master0 AXI interface performance counter
///                                    ###
///     @ 0x000E8                      (P)
///     # 0x000E8 Mstr0_2_PCnt
///               $AxiPCntStat         Mstr0_2_PCnt      REG
///                                    ###
///                                    * master0 AXI interface performance counter
///                                    ###
///     @ 0x0011C                      (P)
///     # 0x0011C Mstr0_3_PCnt
///               $AxiPCntStat         Mstr0_3_PCnt      REG
///                                    ###
///                                    * master0 AXI interface performance counter
///                                    ###
///     @ 0x00150                      (P)
///     # 0x00150 Mstr1_0_PCnt
///               $AxiPCntStat         Mstr1_0_PCnt      REG
///                                    ###
///                                    * master1 AXI interface performance counter
///                                    ###
///     @ 0x00184                      (P)
///     # 0x00184 Mstr1_1_PCnt
///               $AxiPCntStat         Mstr1_1_PCnt      REG
///                                    ###
///                                    * master1 AXI interface performance counter
///                                    ###
///     @ 0x001B8                      (P)
///     # 0x001B8 Mstr2_0_PCnt
///               $AxiPCntStat         Mstr2_0_PCnt      REG
///                                    ###
///                                    * master2 AXI interface performance counter
///                                    ###
///     @ 0x001EC                      (P)
///     # 0x001EC Mstr2_1_PCnt
///               $AxiPCntStat         Mstr2_1_PCnt      REG
///                                    ###
///                                    * master2 AXI interface performance counter
///                                    ###
///     @ 0x00220                      (P)
///     # 0x00220 Mstr3_0_PCnt
///               $AxiPCntStat         Mstr3_0_PCnt      REG
///                                    ###
///                                    * master3 AXI interface performance counter
///                                    ###
///     @ 0x00254                      (P)
///     # 0x00254 Mstr3_1_PCnt
///               $AxiPCntStat         Mstr3_1_PCnt      REG
///                                    ###
///                                    * master3 AXI interface performance counter
///                                    ###
///     @ 0x00288                      (P)
///     # 0x00288 Mstr4_0_PCnt
///               $AxiPCntStat         Mstr4_0_PCnt      REG
///                                    ###
///                                    * master4 AXI interface performance counter
///                                    ###
///     @ 0x002BC                      (P)
///     # 0x002BC Mstr4_1_PCnt
///               $AxiPCntStat         Mstr4_1_PCnt      REG
///                                    ###
///                                    * master4 AXI interface performance counter
///                                    ###
///     @ 0x002F0                      (P)
///     # 0x002F0 AxiErrorMon_Mst0
///               $AxiErrorMon         AxiErrorMon_Mst0  REG
///                                    ###
///                                    * Memory Controller Axi Interface error detector.
///                                    ###
///     @ 0x00308                      (P)
///     # 0x00308 AxiErrorMon_Mst1
///               $AxiErrorMon         AxiErrorMon_Mst1  REG
///                                    ###
///                                    * Memory Controller Axi Interface error detector.
///                                    ###
///     @ 0x00320                      (P)
///     # 0x00320 AxiErrorMon_Mst2
///               $AxiErrorMon         AxiErrorMon_Mst2  REG
///                                    ###
///                                    * Memory Controller Axi Interface error detector.
///                                    ###
///     @ 0x00338                      (P)
///     # 0x00338 AxiErrorMon_Mst3
///               $AxiErrorMon         AxiErrorMon_Mst3  REG
///                                    ###
///                                    * Memory Controller Axi Interface error detector.
///                                    ###
///     @ 0x00350                      (P)
///     # 0x00350 AxiErrorMon_Mst4
///               $AxiErrorMon         AxiErrorMon_Mst4  REG
///                                    ###
///                                    * Memory Controller Axi Interface error detector.
///                                    ###
///     @ 0x00368 AxUrgent             (P)
///               %unsigned 5  Rd                        0x0
///               %unsigned 5  Wr                        0x0
///               %%        22         # Stuffing bits...
///     @ 0x0036C PA_MASK              (P)
///               %unsigned 10 Rd                        0x0
///                                    ###
///                                    * Port Arbiter Read Mask
///                                    ###
///               %unsigned 5  Wr                        0x0
///                                    ###
///                                    * Port Arbiter Write Mask
///                                    ###
///               %%        17         # Stuffing bits...
///     @ 0x00370 P0_AxQoS             (P)
///               %unsigned 5  UID2MATCH_1               0x0
///               %unsigned 5  UID2MATCH_2               0x0
///               %unsigned 5  UID2MATCH_3               0x0
///               %unsigned 5  UID2MATCH_4               0x0
///               %unsigned 4  Rd4ID_1                   0x0
///               %unsigned 4  Rd4ID_2                   0x0
///               %unsigned 4  Rd4ID_3                   0x0
///     # 0x00374 P0_AxQoS1
///               %unsigned 4  Rd4ID_4                   0x0
///               %unsigned 4  Rd4ID_default             0x0
///               %unsigned 4  Wr4ID_1                   0x0
///               %unsigned 4  Wr4ID_2                   0x0
///               %unsigned 4  Wr4ID_3                   0x0
///               %unsigned 4  Wr4ID_4                   0x0
///               %unsigned 4  Wr4ID_default             0x0
///                                    ###
///                                    * ARQoS for uMCTL2 port0
///                                    * AWQoS for uMCTL2 port 0
///                                    ###
///               %%        4          # Stuffing bits...
///     @ 0x00378 P2_AxQoS             (P)
///               %unsigned 5  UID2MATCH_1               0x0
///               %unsigned 5  UID2MATCH_2               0x0
///               %unsigned 4  Rd4ID_1                   0x0
///               %unsigned 4  Rd4ID_2                   0x0
///               %unsigned 4  Wr4ID_1                   0x0
///               %unsigned 4  Wr4ID_2                   0x0
///                                    ###
///                                    * ARQoS for uMCTL2 port2
///                                    * AWQoS for uMCTL2 port 2
///                                    ###
///               %%        6          # Stuffing bits...
///     @ 0x0037C Axi_Low_Pwr_Ifc      (RW)
///               %unsigned 5  lp_req                    0x1F
///               %unsigned 5  lp_ack                    0x1F
///               %unsigned 5  lp_active                 0x1F
///               %%        17         # Stuffing bits...
///     @ 0x00380 ddrc_low_pwr_ifc_ch0 (P)
///               %unsigned 1  freq                      0x1
///                                    ###
///                                    * Target frequency for DDRC Hardware Fast Frequency Change. This signal is effective only when Hardware Fast Frequency Change is requested (that is, csysreq_ddrc=0 and csysmode_ddrc=1).
///                                    ###
///               %unsigned 1  discamdrain               0x0
///                                    ###
///                                    * Disable CAM draining for DDRC Hardware Fast Frequency Change. When asserted, Self-Refresh can be entered without draining CAM. This signal is effective only when Hardware Fast Frequency Change is requested (that is, csysreq_ddrc=0 and csysmode_ddrc=1).
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00384 ddrc_low_pwr_ifc_ch1 (P)
///               %unsigned 1  freq                      0x1
///                                    ###
///                                    * Target frequency for DDRC Hardware Fast Frequency Change. This signal is effective only when Hardware Fast Frequency Change is requested (that is, csysreq_ddrc=0 and csysmode_ddrc=1).
///                                    ###
///               %unsigned 1  discamdrain               0x0
///                                    ###
///                                    * Disable CAM draining for DDRC Hardware Fast Frequency Change. When asserted, Self-Refresh can be entered without draining CAM. This signal is effective only when Hardware Fast Frequency Change is requested (that is, csysreq_ddrc=0 and csysmode_ddrc=1).
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00388 DFC_PMU_CTRL         (P)
///               %unsigned 1  dfc_pmu_en                0x0
///                                    ###
///                                    * Enable DFC PMU Controller
///                                    ###
///               %unsigned 2  dfc_pmu_en_ch             0x3
///                                    ###
///                                    * [0] : enables dfc_pmu for CH0
///                                    * [1] : enables dfc_pmu for CH1
///                                    ###
///               %unsigned 1  dfc_pmu_int_clr           0x0
///                                    ###
///                                    * Clear interrupt generated by dfc_pmu
///                                    ###
///               %unsigned 16 bypen_to_rsten_time       0x0
///                                    ###
///                                    * MemPll bypass_en to reset_en time
///                                    ###
///               %%        12         # Stuffing bits...
///     # 0x0038C DFC_PMU_CTRL1
///               %unsigned 16 rsten_to_newset_time      0x0
///                                    ###
///                                    * MemPll reset_en to switch to new setting time
///                                    ###
///               %unsigned 16 newset_to_rstdis_time     0x0
///                                    ###
///                                    * MemPll switch to new setting time to reset disable time
///                                    ###
///     # 0x00390 DFC_PMU_CTRL2
///               %unsigned 16 plllck_wait_time          0xFFFF
///                                    ###
///                                    * MemPll lock wait time
///                                    ###
///               %unsigned 16 plllck_to_bypdis_time     0x0
///                                    ###
///                                    * MemPll lock to bypass disable time
///                                    ###
///     @ 0x00394 ddrphy_reg_wr        (P)
///               %unsigned 1  broadcast                 0x0
///                                    ###
///                                    * When this bit is set any register write to DDRPHY0 will apply to DDRPHY1 as well.
///                                    * This register bit should be de-asserted when any DDRPHY register read is accessed
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x00398 hif_mrr_ch0          (R-)
///               %unsigned 32 data                      0x0
///     # 0x0039C hif_mrr_ch01
///               %unsigned 1  valid                     0x0
///                                    ###
///                                    * Ch0 LPDDR4 MRR data
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x003A0 hif_mrr_ch1          (R-)
///               %unsigned 32 data                      0x0
///     # 0x003A4 hif_mrr_ch11
///               %unsigned 1  valid                     0x0
///                                    ###
///                                    * Ch1 LPDDR4 MRR data
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x003A8 stat_ddrc            (R-)
///               %unsigned 2  selfref_type_ch0          0x0
///               %unsigned 2  selfref_type_ch1          0x0
///               %%        28         # Stuffing bits...
///     @ 0x003AC ddrphy_dto           (R-)
///               %unsigned 1  ch0                       0x0
///               %unsigned 1  ch1                       0x0
///               %%        30         # Stuffing bits...
///     @ 0x003B0 PwrOkIn              (P)
///               %unsigned 1  TRUE                      0x0
///                                    ###
///                                    * This will drive PwrOkIn input of DDRPHY
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x003B4 perf_log_cnt_ctrl    (P)
///               %unsigned 8  clear                     0x0
///                                    ###
///                                    * Clear the counters
///                                    ###
///               %unsigned 8  enable                    0x0
///                                    ###
///                                    * Enable the counter increment, SW can make enable = 0 to temporarily disable counter increment
///                                    ###
///               %unsigned 8  latch                     0x0
///                                    ###
///                                    * Enable the counter increment, SW can make enable = 0 to temporarily disable counter increment
///                                    ###
///               %unsigned 3  clk_div                   0x0
///                                    ###
///                                    * Clock divider for clock cycle counter
///                                    * 0x0Divide clock by 1
///                                    * 0x1Divide clock by 2
///                                    * 0x2Divide clock by 4
///                                    * 0x3Divide clock by 8
///                                    * 0x4Divide clock by 16
///                                    * 0x5Divide clock by 32
///                                    * 0x6Divide clock by 64
///                                    * 0x7Divide clock by 128
///                                    ###
///               %%        5          # Stuffing bits...
///     # 0x003B8 perf_log_cnt_ctrl1
///               %unsigned 6  pc0_event_sel             0x0
///                                    ###
///                                    * 0x0 : Clock cycles
///                                    * 0x1 : perf_hif_rd_or_wr
///                                    * 0x2 : perf_hif_wr
///                                    * 0x3 : perf_hif_rd
///                                    * 0x4 : perf_hif_rmw
///                                    * 0x5 : perf_hif_hi_pri_rd
///                                    * 0x6 : perf_dfi_wr_data_cycles
///                                    * 0x7 : perf_dfi_rd_data_cycles
///                                    * 0x8 : perf_hpr_xact_when_critical
///                                    * 0x9 : perf_lpr_xact_when_critical
///                                    * 0xa : perf_wr_xact_when_critical
///                                    * 0xb : perf_op_is_activate
///                                    * 0xc : perf_op_is_rd_or_wr
///                                    * 0xd : perf_op_is_rd_activate
///                                    * 0xe : perf_op_is_rd
///                                    * 0xf : perf_op_is_wr
///                                    * 0x10 : perf_op_is_precharge
///                                    * 0x11 : perf_precharge_for_rdwr
///                                    * 0x12 : perf_precharge_for_other
///                                    * 0x13 : perf_rdwr_transitions
///                                    * 0x14 : perf_write_combine
///                                    * 0x15 : perf_war_hazard
///                                    * 0x16 : perf_raw_hazard
///                                    * 0x17 : perf_waw_hazard
///                                    * 0x18 : perf_op_is_enter_selfref
///                                    * 0x19 : perf_op_is_enter_powerdown
///                                    * 0x1a : perf_selfref_mode
///                                    * 0x1b : perf_op_is_refresh
///                                    * 0x1c : perf_op_is_crit_ref
///                                    * 0x1d : perf_op_is_spec_ref
///                                    * 0x1e : perf_op_is_load_mode
///                                    * 0x1f : perf_op_is_zqcl
///                                    * 0x20 : perf_op_is_zqcs
///                                    * 0x21 : perf_hpr_req_with_nocredit
///                                    * 0x22 : perf_lpr_req_with_nocredit
///                                    * 0x23 : dfi_phymstr_req count
///                                    * 0x24 : dfi_phymstr_ack count
///                                    * 0x25 : dfi_ctrlupd_req count
///                                    * 0x26 : dfi_ctrlupd_ack count
///                                    * 0x27 : dfi_phymstr_req high duration count
///                                    * 0x28 : dfi_ctrlupd_req high duration count
///                                    * 0x29 : perf_op_is_mwr
///                                    * 0x2a : perf_op_is_enter_deeppowerdown
///                                    ###
///               %unsigned 6  pc1_event_sel             0x0
///               %unsigned 6  pc2_event_sel             0x0
///               %unsigned 6  pc3_event_sel             0x0
///               %unsigned 6  pc4_event_sel             0x0
///               %%        2          # Stuffing bits...
///     # 0x003BC perf_log_cnt_ctrl2
///               %unsigned 6  pc5_event_sel             0x0
///               %unsigned 6  pc6_event_sel             0x0
///               %unsigned 6  pc7_event_sel             0x0
///               %%        14         # Stuffing bits...
///     @ 0x003C0 perf_log_cnt_ready   (R-)
///               %unsigned 8  cnt                       0x0
///                                    ###
///                                    * This bit is set by HW when counter values are latched and it's ok for SW to read the counter
///                                    ###
///               %%        24         # Stuffing bits...
///     @ 0x003C4                      (P)
///     # 0x003C4 pc0
///               $MC_Perf_CntStat     pc0               REG
///                                    ###
///                                    * Performance counter0
///                                    ###
///     @ 0x003CC                      (P)
///     # 0x003CC pc1
///               $MC_Perf_CntStat     pc1               REG
///                                    ###
///                                    * Performance counter1
///                                    ###
///     @ 0x003D4                      (P)
///     # 0x003D4 pc2
///               $MC_Perf_CntStat     pc2               REG
///                                    ###
///                                    * Performance counter2
///                                    ###
///     @ 0x003DC                      (P)
///     # 0x003DC pc3
///               $MC_Perf_CntStat     pc3               REG
///                                    ###
///                                    * Performance counter3
///                                    ###
///     @ 0x003E4                      (P)
///     # 0x003E4 pc4
///               $MC_Perf_CntStat     pc4               REG
///                                    ###
///                                    * Performance counter4
///                                    ###
///     @ 0x003EC                      (P)
///     # 0x003EC pc5
///               $MC_Perf_CntStat     pc5               REG
///                                    ###
///                                    * Performance counter5
///                                    ###
///     @ 0x003F4                      (P)
///     # 0x003F4 pc6
///               $MC_Perf_CntStat     pc6               REG
///                                    ###
///                                    * Performance counter6
///                                    ###
///     @ 0x003FC                      (P)
///     # 0x003FC pc7
///               $MC_Perf_CntStat     pc7               REG
///                                    ###
///                                    * Performance counter7
///                                    ###
///     @ 0x00404 perf_log_cnt_ctrl_dch1 (P)
///               %unsigned 8  clear                     0x0
///                                    ###
///                                    * Clear the counters
///                                    ###
///               %unsigned 8  enable                    0x0
///                                    ###
///                                    * Enable the counter increment, SW can make enable = 0 to temporarily disable counter increment
///                                    ###
///               %unsigned 8  latch                     0x0
///                                    ###
///                                    * Enable the counter increment, SW can make enable = 0 to temporarily disable counter increment
///                                    ###
///               %unsigned 3  clk_div                   0x0
///                                    ###
///                                    * Clock divider for clock cycle counter
///                                    * 0x0Divide clock by 1
///                                    * 0x1Divide clock by 2
///                                    * 0x2Divide clock by 4
///                                    * 0x3Divide clock by 8
///                                    * 0x4Divide clock by 16
///                                    * 0x5Divide clock by 32
///                                    * 0x6Divide clock by 64
///                                    * 0x7Divide clock by 128
///                                    ###
///               %%        5          # Stuffing bits...
///     # 0x00408 perf_log_cnt_ctrl_dch11
///               %unsigned 6  pc0_event_sel             0x0
///               %unsigned 6  pc1_event_sel             0x0
///               %unsigned 6  pc2_event_sel             0x0
///               %unsigned 6  pc3_event_sel             0x0
///               %unsigned 6  pc4_event_sel             0x0
///               %%        2          # Stuffing bits...
///     # 0x0040C perf_log_cnt_ctrl_dch12
///               %unsigned 6  pc5_event_sel             0x0
///               %unsigned 6  pc6_event_sel             0x0
///               %unsigned 6  pc7_event_sel             0x0
///               %%        14         # Stuffing bits...
///     @ 0x00410 perf_log_cnt_ready_dch1 (R-)
///               %unsigned 8  cnt                       0x0
///                                    ###
///                                    * This bit is set by HW when counter values are latched and it's ok for SW to read the counter
///                                    ###
///               %%        24         # Stuffing bits...
///     @ 0x00414                      (P)
///     # 0x00414 pc0_dch1
///               $MC_Perf_CntStat     pc0_dch1          REG
///                                    ###
///                                    * Performance counter0
///                                    ###
///     @ 0x0041C                      (P)
///     # 0x0041C pc1_dch1
///               $MC_Perf_CntStat     pc1_dch1          REG
///                                    ###
///                                    * Performance counter1
///                                    ###
///     @ 0x00424                      (P)
///     # 0x00424 pc2_dch1
///               $MC_Perf_CntStat     pc2_dch1          REG
///                                    ###
///                                    * Performance counter2
///                                    ###
///     @ 0x0042C                      (P)
///     # 0x0042C pc3_dch1
///               $MC_Perf_CntStat     pc3_dch1          REG
///                                    ###
///                                    * Performance counter3
///                                    ###
///     @ 0x00434                      (P)
///     # 0x00434 pc4_dch1
///               $MC_Perf_CntStat     pc4_dch1          REG
///                                    ###
///                                    * Performance counter4
///                                    ###
///     @ 0x0043C                      (P)
///     # 0x0043C pc5_dch1
///               $MC_Perf_CntStat     pc5_dch1          REG
///                                    ###
///                                    * Performance counter5
///                                    ###
///     @ 0x00444                      (P)
///     # 0x00444 pc6_dch1
///               $MC_Perf_CntStat     pc6_dch1          REG
///                                    ###
///                                    * Performance counter6
///                                    ###
///     @ 0x0044C                      (P)
///     # 0x0044C pc7_dch1
///               $MC_Perf_CntStat     pc7_dch1          REG
///                                    ###
///                                    * Performance counter7
///                                    ###
///     @ 0x00454                      (W-)
///     #         # Stuffing bytes...
///               %% 253280
///     @ 0x08000 DDRScramCtrl         (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * 1b1: Enable scrambling
///                                    * 1b0: Disable scrambling
///                                    ###
///               %unsigned 1  ScramCtrl_Lock            0x0
///                                    ###
///                                    * Scrambler Register Control Lock. It will lock itself, Scrambler enable, Key, Key_addr and Key_mask.
///                                    * 1b1: Lock
///                                    * 1b0: Not lock
///                                    ###
///               %%        30         # Stuffing bits...
///     # 0x08004 DDRScramCtrl1
///               %unsigned 32 Key0_word0                0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 0 of key0
///                                    ###
///     # 0x08008 DDRScramCtrl2
///               %unsigned 32 Key0_word1                0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 1 of key0
///                                    ###
///     # 0x0800C DDRScramCtrl3
///               %unsigned 32 Key0_word2                0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 2 of key0
///                                    ###
///     # 0x08010 DDRScramCtrl4
///               %unsigned 32 Key0_word3                0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 3 of key0
///                                    ###
///     # 0x08014 DDRScramCtrl5
///               %unsigned 6  W_latency                 0x3
///                                    ###
///                                    * Used to adjust the read latency
///                                    ###
///               %unsigned 6  R_latency                 0x3
///                                    ###
///                                    * Used to adjust the read latency
///                                    ###
///               %unsigned 4  cal_latency               0x3
///                                    ###
///                                    * DDR4 CAL mode Latency setup
///                                    ###
///               %unsigned 2  wdata_phase               0x2
///                                    ###
///                                    * [1] : phase-1 data comes first
///                                    * [0] : phase-0 data comes first
///                                    ###
///               %unsigned 4  num_pipeline              0x3
///                                    ###
///                                    * Number of AES pipeline stages to use
///                                    * Minimum is 3 stages, less than that will not give good security and this is set as default value of the register
///                                    * Maximum is 11 stages
///                                    * Command FIFO is implemented to hold the command for (W_latency  num_pipeline) cycles before passing to AES pipeline
///                                    ###
///               %unsigned 1  Ch1_En                    0x0
///                                    ###
///                                    * 1b1: Enable scrambling
///                                    * 1b0: Disable scrambling
///                                    ###
///               %%        9          # Stuffing bits...
///     # 0x08018 DDRScramCtrl6
///               %unsigned 32 Ch1_Key0_word0            0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 0 of key0
///                                    ###
///     # 0x0801C DDRScramCtrl7
///               %unsigned 32 Ch1_Key0_word1            0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 1 of key0
///                                    ###
///     # 0x08020 DDRScramCtrl8
///               %unsigned 32 Ch1_Key0_word2            0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 2 of key0
///                                    ###
///     # 0x08024 DDRScramCtrl9
///               %unsigned 32 Ch1_Key0_word3            0x0
///                                    ###
///                                    * Key is 128 bits
///                                    * Word 3 of key0
///                                    ###
///     # 0x08028 DDRScramCtrl10
///               %unsigned 6  Ch1_W_latency             0x3
///                                    ###
///                                    * Used to adjust the read latency
///                                    ###
///               %unsigned 6  Ch1_R_latency             0x3
///                                    ###
///                                    * Used to adjust the read latency
///                                    ###
///               %unsigned 4  Ch1_cal_latency           0x3
///                                    ###
///                                    * DDR4 CAL mode Latency setup
///                                    ###
///               %unsigned 2  Ch1_wdata_phase           0x2
///                                    ###
///                                    * [1] : phase-1 data comes first
///                                    * [0] : phase-0 data comes first
///                                    ###
///               %unsigned 4  Ch1_num_pipeline          0x3
///                                    ###
///                                    * Number of AES pipeline stages to use
///                                    * Minimum is 3 stages, less than that will not give good security and this is set as default value of the register
///                                    * Maximum is 11 stages
///                                    * Command FIFO is implemented to hold the command for (W_latency  num_pipeline) cycles before passing to AES pipeline
///                                    * Scrambler latency programming details are described after this table
///                                    ###
///               %unsigned 2  Ch0_dbi_mode              0x0
///                                    ###
///                                    * Bit[0] : LPDDR4 WDBI enabled
///                                    * Bit[1] : LPDDR4 RDBI enabled
///                                    ###
///               %unsigned 2  Ch1_dbi_mode              0x0
///                                    ###
///                                    * Bit[0] : LPDDR4 WDBI enabled
///                                    * Bit[1] : LPDDR4 RDBI enabled
///                                    ###
///               %unsigned 4  sdram_type                0xB
///                                    ###
///                                    * sdram type
///                                    * 0xb : for lpddr4
///                                    ###
///               %%        2          # Stuffing bits...
///     # 0x0802C DDRScramCtrl11
///               %unsigned 3  sdram_burst_length        0x4
///                                    ###
///                                    * sdram burst length
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x08030 DDRScramCtrl_Secure  (RW)
///               %unsigned 1  Key                       0x0
///                                    ###
///                                    * Scrambler read lock. It will lock all the reads to the scrambler registers. Also it will lock the write to itself.
///                                    * 1b1: Lock
///                                    * 1b0: Not lock
///                                    ###
///               %%        31         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:   32820B, bits:    6580b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_mc_wrap
#define h_mc_wrap (){}

    #define     RA_mc_wrap_MC_StickyRstn                       0x0000

    #define     BA_mc_wrap_MC_StickyRstn_core                  0x0000
    #define     B16mc_wrap_MC_StickyRstn_core                  0x0000
    #define   LSb32mc_wrap_MC_StickyRstn_core                     0
    #define   LSb16mc_wrap_MC_StickyRstn_core                     0
    #define       bmc_wrap_MC_StickyRstn_core                  1
    #define   MSK32mc_wrap_MC_StickyRstn_core                     0x00000001

    #define     BA_mc_wrap_MC_StickyRstn_szc                   0x0000
    #define     B16mc_wrap_MC_StickyRstn_szc                   0x0000
    #define   LSb32mc_wrap_MC_StickyRstn_szc                      1
    #define   LSb16mc_wrap_MC_StickyRstn_szc                      1
    #define       bmc_wrap_MC_StickyRstn_szc                   1
    #define   MSK32mc_wrap_MC_StickyRstn_szc                      0x00000002

    #define     BA_mc_wrap_MC_StickyRstn_phy                   0x0000
    #define     B16mc_wrap_MC_StickyRstn_phy                   0x0000
    #define   LSb32mc_wrap_MC_StickyRstn_phy                      2
    #define   LSb16mc_wrap_MC_StickyRstn_phy                      2
    #define       bmc_wrap_MC_StickyRstn_phy                   1
    #define   MSK32mc_wrap_MC_StickyRstn_phy                      0x00000004

    #define     BA_mc_wrap_MC_StickyRstn_phy_apb               0x0000
    #define     B16mc_wrap_MC_StickyRstn_phy_apb               0x0000
    #define   LSb32mc_wrap_MC_StickyRstn_phy_apb                  3
    #define   LSb16mc_wrap_MC_StickyRstn_phy_apb                  3
    #define       bmc_wrap_MC_StickyRstn_phy_apb               1
    #define   MSK32mc_wrap_MC_StickyRstn_phy_apb                  0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_DDRPHY_BypassPClk                   0x0004

    #define     BA_mc_wrap_DDRPHY_BypassPClk_En                0x0004
    #define     B16mc_wrap_DDRPHY_BypassPClk_En                0x0004
    #define   LSb32mc_wrap_DDRPHY_BypassPClk_En                   0
    #define   LSb16mc_wrap_DDRPHY_BypassPClk_En                   0
    #define       bmc_wrap_DDRPHY_BypassPClk_En                1
    #define   MSK32mc_wrap_DDRPHY_BypassPClk_En                   0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_memPll                              0x0008
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_dfc_pmu_pll                         0x0028
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiPCntCTRL                         0x0048

    #define     BA_mc_wrap_AxiPCntCTRL_clear                   0x0048
    #define     B16mc_wrap_AxiPCntCTRL_clear                   0x0048
    #define   LSb32mc_wrap_AxiPCntCTRL_clear                      0
    #define   LSb16mc_wrap_AxiPCntCTRL_clear                      0
    #define       bmc_wrap_AxiPCntCTRL_clear                   12
    #define   MSK32mc_wrap_AxiPCntCTRL_clear                      0x00000FFF

    #define     BA_mc_wrap_AxiPCntCTRL_enable                  0x0049
    #define     B16mc_wrap_AxiPCntCTRL_enable                  0x0048
    #define   LSb32mc_wrap_AxiPCntCTRL_enable                     12
    #define   LSb16mc_wrap_AxiPCntCTRL_enable                     12
    #define       bmc_wrap_AxiPCntCTRL_enable                  12
    #define   MSK32mc_wrap_AxiPCntCTRL_enable                     0x00FFF000

    #define     RA_mc_wrap_AxiPCntCTRL1                        0x004C

    #define     BA_mc_wrap_AxiPCntCTRL_latch                   0x004C
    #define     B16mc_wrap_AxiPCntCTRL_latch                   0x004C
    #define   LSb32mc_wrap_AxiPCntCTRL_latch                      0
    #define   LSb16mc_wrap_AxiPCntCTRL_latch                      0
    #define       bmc_wrap_AxiPCntCTRL_latch                   12
    #define   MSK32mc_wrap_AxiPCntCTRL_latch                      0x00000FFF
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst0_0                           0x0050

    #define     BA_mc_wrap_AxiMst0_0_PID                       0x0050
    #define     B16mc_wrap_AxiMst0_0_PID                       0x0050
    #define   LSb32mc_wrap_AxiMst0_0_PID                          0
    #define   LSb16mc_wrap_AxiMst0_0_PID                          0
    #define       bmc_wrap_AxiMst0_0_PID                       16
    #define   MSK32mc_wrap_AxiMst0_0_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst0_0_Mask                      0x0052
    #define     B16mc_wrap_AxiMst0_0_Mask                      0x0052
    #define   LSb32mc_wrap_AxiMst0_0_Mask                         16
    #define   LSb16mc_wrap_AxiMst0_0_Mask                         0
    #define       bmc_wrap_AxiMst0_0_Mask                      16
    #define   MSK32mc_wrap_AxiMst0_0_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst0_1                           0x0054

    #define     BA_mc_wrap_AxiMst0_1_PID                       0x0054
    #define     B16mc_wrap_AxiMst0_1_PID                       0x0054
    #define   LSb32mc_wrap_AxiMst0_1_PID                          0
    #define   LSb16mc_wrap_AxiMst0_1_PID                          0
    #define       bmc_wrap_AxiMst0_1_PID                       16
    #define   MSK32mc_wrap_AxiMst0_1_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst0_1_Mask                      0x0056
    #define     B16mc_wrap_AxiMst0_1_Mask                      0x0056
    #define   LSb32mc_wrap_AxiMst0_1_Mask                         16
    #define   LSb16mc_wrap_AxiMst0_1_Mask                         0
    #define       bmc_wrap_AxiMst0_1_Mask                      16
    #define   MSK32mc_wrap_AxiMst0_1_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst0_2                           0x0058

    #define     BA_mc_wrap_AxiMst0_2_PID                       0x0058
    #define     B16mc_wrap_AxiMst0_2_PID                       0x0058
    #define   LSb32mc_wrap_AxiMst0_2_PID                          0
    #define   LSb16mc_wrap_AxiMst0_2_PID                          0
    #define       bmc_wrap_AxiMst0_2_PID                       16
    #define   MSK32mc_wrap_AxiMst0_2_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst0_2_Mask                      0x005A
    #define     B16mc_wrap_AxiMst0_2_Mask                      0x005A
    #define   LSb32mc_wrap_AxiMst0_2_Mask                         16
    #define   LSb16mc_wrap_AxiMst0_2_Mask                         0
    #define       bmc_wrap_AxiMst0_2_Mask                      16
    #define   MSK32mc_wrap_AxiMst0_2_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst0_3                           0x005C

    #define     BA_mc_wrap_AxiMst0_3_PID                       0x005C
    #define     B16mc_wrap_AxiMst0_3_PID                       0x005C
    #define   LSb32mc_wrap_AxiMst0_3_PID                          0
    #define   LSb16mc_wrap_AxiMst0_3_PID                          0
    #define       bmc_wrap_AxiMst0_3_PID                       16
    #define   MSK32mc_wrap_AxiMst0_3_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst0_3_Mask                      0x005E
    #define     B16mc_wrap_AxiMst0_3_Mask                      0x005E
    #define   LSb32mc_wrap_AxiMst0_3_Mask                         16
    #define   LSb16mc_wrap_AxiMst0_3_Mask                         0
    #define       bmc_wrap_AxiMst0_3_Mask                      16
    #define   MSK32mc_wrap_AxiMst0_3_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst1_0                           0x0060

    #define     BA_mc_wrap_AxiMst1_0_PID                       0x0060
    #define     B16mc_wrap_AxiMst1_0_PID                       0x0060
    #define   LSb32mc_wrap_AxiMst1_0_PID                          0
    #define   LSb16mc_wrap_AxiMst1_0_PID                          0
    #define       bmc_wrap_AxiMst1_0_PID                       16
    #define   MSK32mc_wrap_AxiMst1_0_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst1_0_Mask                      0x0062
    #define     B16mc_wrap_AxiMst1_0_Mask                      0x0062
    #define   LSb32mc_wrap_AxiMst1_0_Mask                         16
    #define   LSb16mc_wrap_AxiMst1_0_Mask                         0
    #define       bmc_wrap_AxiMst1_0_Mask                      16
    #define   MSK32mc_wrap_AxiMst1_0_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst1_1                           0x0064

    #define     BA_mc_wrap_AxiMst1_1_PID                       0x0064
    #define     B16mc_wrap_AxiMst1_1_PID                       0x0064
    #define   LSb32mc_wrap_AxiMst1_1_PID                          0
    #define   LSb16mc_wrap_AxiMst1_1_PID                          0
    #define       bmc_wrap_AxiMst1_1_PID                       16
    #define   MSK32mc_wrap_AxiMst1_1_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst1_1_Mask                      0x0066
    #define     B16mc_wrap_AxiMst1_1_Mask                      0x0066
    #define   LSb32mc_wrap_AxiMst1_1_Mask                         16
    #define   LSb16mc_wrap_AxiMst1_1_Mask                         0
    #define       bmc_wrap_AxiMst1_1_Mask                      16
    #define   MSK32mc_wrap_AxiMst1_1_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst2_0                           0x0068

    #define     BA_mc_wrap_AxiMst2_0_PID                       0x0068
    #define     B16mc_wrap_AxiMst2_0_PID                       0x0068
    #define   LSb32mc_wrap_AxiMst2_0_PID                          0
    #define   LSb16mc_wrap_AxiMst2_0_PID                          0
    #define       bmc_wrap_AxiMst2_0_PID                       16
    #define   MSK32mc_wrap_AxiMst2_0_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst2_0_Mask                      0x006A
    #define     B16mc_wrap_AxiMst2_0_Mask                      0x006A
    #define   LSb32mc_wrap_AxiMst2_0_Mask                         16
    #define   LSb16mc_wrap_AxiMst2_0_Mask                         0
    #define       bmc_wrap_AxiMst2_0_Mask                      16
    #define   MSK32mc_wrap_AxiMst2_0_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst2_1                           0x006C

    #define     BA_mc_wrap_AxiMst2_1_PID                       0x006C
    #define     B16mc_wrap_AxiMst2_1_PID                       0x006C
    #define   LSb32mc_wrap_AxiMst2_1_PID                          0
    #define   LSb16mc_wrap_AxiMst2_1_PID                          0
    #define       bmc_wrap_AxiMst2_1_PID                       16
    #define   MSK32mc_wrap_AxiMst2_1_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst2_1_Mask                      0x006E
    #define     B16mc_wrap_AxiMst2_1_Mask                      0x006E
    #define   LSb32mc_wrap_AxiMst2_1_Mask                         16
    #define   LSb16mc_wrap_AxiMst2_1_Mask                         0
    #define       bmc_wrap_AxiMst2_1_Mask                      16
    #define   MSK32mc_wrap_AxiMst2_1_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst3_0                           0x0070

    #define     BA_mc_wrap_AxiMst3_0_PID                       0x0070
    #define     B16mc_wrap_AxiMst3_0_PID                       0x0070
    #define   LSb32mc_wrap_AxiMst3_0_PID                          0
    #define   LSb16mc_wrap_AxiMst3_0_PID                          0
    #define       bmc_wrap_AxiMst3_0_PID                       16
    #define   MSK32mc_wrap_AxiMst3_0_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst3_0_Mask                      0x0072
    #define     B16mc_wrap_AxiMst3_0_Mask                      0x0072
    #define   LSb32mc_wrap_AxiMst3_0_Mask                         16
    #define   LSb16mc_wrap_AxiMst3_0_Mask                         0
    #define       bmc_wrap_AxiMst3_0_Mask                      16
    #define   MSK32mc_wrap_AxiMst3_0_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst3_1                           0x0074

    #define     BA_mc_wrap_AxiMst3_1_PID                       0x0074
    #define     B16mc_wrap_AxiMst3_1_PID                       0x0074
    #define   LSb32mc_wrap_AxiMst3_1_PID                          0
    #define   LSb16mc_wrap_AxiMst3_1_PID                          0
    #define       bmc_wrap_AxiMst3_1_PID                       16
    #define   MSK32mc_wrap_AxiMst3_1_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst3_1_Mask                      0x0076
    #define     B16mc_wrap_AxiMst3_1_Mask                      0x0076
    #define   LSb32mc_wrap_AxiMst3_1_Mask                         16
    #define   LSb16mc_wrap_AxiMst3_1_Mask                         0
    #define       bmc_wrap_AxiMst3_1_Mask                      16
    #define   MSK32mc_wrap_AxiMst3_1_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst4_0                           0x0078

    #define     BA_mc_wrap_AxiMst4_0_PID                       0x0078
    #define     B16mc_wrap_AxiMst4_0_PID                       0x0078
    #define   LSb32mc_wrap_AxiMst4_0_PID                          0
    #define   LSb16mc_wrap_AxiMst4_0_PID                          0
    #define       bmc_wrap_AxiMst4_0_PID                       16
    #define   MSK32mc_wrap_AxiMst4_0_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst4_0_Mask                      0x007A
    #define     B16mc_wrap_AxiMst4_0_Mask                      0x007A
    #define   LSb32mc_wrap_AxiMst4_0_Mask                         16
    #define   LSb16mc_wrap_AxiMst4_0_Mask                         0
    #define       bmc_wrap_AxiMst4_0_Mask                      16
    #define   MSK32mc_wrap_AxiMst4_0_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiMst4_1                           0x007C

    #define     BA_mc_wrap_AxiMst4_1_PID                       0x007C
    #define     B16mc_wrap_AxiMst4_1_PID                       0x007C
    #define   LSb32mc_wrap_AxiMst4_1_PID                          0
    #define   LSb16mc_wrap_AxiMst4_1_PID                          0
    #define       bmc_wrap_AxiMst4_1_PID                       16
    #define   MSK32mc_wrap_AxiMst4_1_PID                          0x0000FFFF

    #define     BA_mc_wrap_AxiMst4_1_Mask                      0x007E
    #define     B16mc_wrap_AxiMst4_1_Mask                      0x007E
    #define   LSb32mc_wrap_AxiMst4_1_Mask                         16
    #define   LSb16mc_wrap_AxiMst4_1_Mask                         0
    #define       bmc_wrap_AxiMst4_1_Mask                      16
    #define   MSK32mc_wrap_AxiMst4_1_Mask                         0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr0_0_PCnt                        0x0080
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr0_1_PCnt                        0x00B4
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr0_2_PCnt                        0x00E8
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr0_3_PCnt                        0x011C
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr1_0_PCnt                        0x0150
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr1_1_PCnt                        0x0184
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr2_0_PCnt                        0x01B8
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr2_1_PCnt                        0x01EC
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr3_0_PCnt                        0x0220
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr3_1_PCnt                        0x0254
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr4_0_PCnt                        0x0288
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Mstr4_1_PCnt                        0x02BC
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiErrorMon_Mst0                    0x02F0
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiErrorMon_Mst1                    0x0308
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiErrorMon_Mst2                    0x0320
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiErrorMon_Mst3                    0x0338
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxiErrorMon_Mst4                    0x0350
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_AxUrgent                            0x0368

    #define     BA_mc_wrap_AxUrgent_Rd                         0x0368
    #define     B16mc_wrap_AxUrgent_Rd                         0x0368
    #define   LSb32mc_wrap_AxUrgent_Rd                            0
    #define   LSb16mc_wrap_AxUrgent_Rd                            0
    #define       bmc_wrap_AxUrgent_Rd                         5
    #define   MSK32mc_wrap_AxUrgent_Rd                            0x0000001F

    #define     BA_mc_wrap_AxUrgent_Wr                         0x0368
    #define     B16mc_wrap_AxUrgent_Wr                         0x0368
    #define   LSb32mc_wrap_AxUrgent_Wr                            5
    #define   LSb16mc_wrap_AxUrgent_Wr                            5
    #define       bmc_wrap_AxUrgent_Wr                         5
    #define   MSK32mc_wrap_AxUrgent_Wr                            0x000003E0
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_PA_MASK                             0x036C

    #define     BA_mc_wrap_PA_MASK_Rd                          0x036C
    #define     B16mc_wrap_PA_MASK_Rd                          0x036C
    #define   LSb32mc_wrap_PA_MASK_Rd                             0
    #define   LSb16mc_wrap_PA_MASK_Rd                             0
    #define       bmc_wrap_PA_MASK_Rd                          10
    #define   MSK32mc_wrap_PA_MASK_Rd                             0x000003FF

    #define     BA_mc_wrap_PA_MASK_Wr                          0x036D
    #define     B16mc_wrap_PA_MASK_Wr                          0x036C
    #define   LSb32mc_wrap_PA_MASK_Wr                             10
    #define   LSb16mc_wrap_PA_MASK_Wr                             10
    #define       bmc_wrap_PA_MASK_Wr                          5
    #define   MSK32mc_wrap_PA_MASK_Wr                             0x00007C00
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_P0_AxQoS                            0x0370

    #define     BA_mc_wrap_P0_AxQoS_UID2MATCH_1                0x0370
    #define     B16mc_wrap_P0_AxQoS_UID2MATCH_1                0x0370
    #define   LSb32mc_wrap_P0_AxQoS_UID2MATCH_1                   0
    #define   LSb16mc_wrap_P0_AxQoS_UID2MATCH_1                   0
    #define       bmc_wrap_P0_AxQoS_UID2MATCH_1                5
    #define   MSK32mc_wrap_P0_AxQoS_UID2MATCH_1                   0x0000001F

    #define     BA_mc_wrap_P0_AxQoS_UID2MATCH_2                0x0370
    #define     B16mc_wrap_P0_AxQoS_UID2MATCH_2                0x0370
    #define   LSb32mc_wrap_P0_AxQoS_UID2MATCH_2                   5
    #define   LSb16mc_wrap_P0_AxQoS_UID2MATCH_2                   5
    #define       bmc_wrap_P0_AxQoS_UID2MATCH_2                5
    #define   MSK32mc_wrap_P0_AxQoS_UID2MATCH_2                   0x000003E0

    #define     BA_mc_wrap_P0_AxQoS_UID2MATCH_3                0x0371
    #define     B16mc_wrap_P0_AxQoS_UID2MATCH_3                0x0370
    #define   LSb32mc_wrap_P0_AxQoS_UID2MATCH_3                   10
    #define   LSb16mc_wrap_P0_AxQoS_UID2MATCH_3                   10
    #define       bmc_wrap_P0_AxQoS_UID2MATCH_3                5
    #define   MSK32mc_wrap_P0_AxQoS_UID2MATCH_3                   0x00007C00

    #define     BA_mc_wrap_P0_AxQoS_UID2MATCH_4                0x0371
    #define     B16mc_wrap_P0_AxQoS_UID2MATCH_4                0x0370
    #define   LSb32mc_wrap_P0_AxQoS_UID2MATCH_4                   15
    #define   LSb16mc_wrap_P0_AxQoS_UID2MATCH_4                   15
    #define       bmc_wrap_P0_AxQoS_UID2MATCH_4                5
    #define   MSK32mc_wrap_P0_AxQoS_UID2MATCH_4                   0x000F8000

    #define     BA_mc_wrap_P0_AxQoS_Rd4ID_1                    0x0372
    #define     B16mc_wrap_P0_AxQoS_Rd4ID_1                    0x0372
    #define   LSb32mc_wrap_P0_AxQoS_Rd4ID_1                       20
    #define   LSb16mc_wrap_P0_AxQoS_Rd4ID_1                       4
    #define       bmc_wrap_P0_AxQoS_Rd4ID_1                    4
    #define   MSK32mc_wrap_P0_AxQoS_Rd4ID_1                       0x00F00000

    #define     BA_mc_wrap_P0_AxQoS_Rd4ID_2                    0x0373
    #define     B16mc_wrap_P0_AxQoS_Rd4ID_2                    0x0372
    #define   LSb32mc_wrap_P0_AxQoS_Rd4ID_2                       24
    #define   LSb16mc_wrap_P0_AxQoS_Rd4ID_2                       8
    #define       bmc_wrap_P0_AxQoS_Rd4ID_2                    4
    #define   MSK32mc_wrap_P0_AxQoS_Rd4ID_2                       0x0F000000

    #define     BA_mc_wrap_P0_AxQoS_Rd4ID_3                    0x0373
    #define     B16mc_wrap_P0_AxQoS_Rd4ID_3                    0x0372
    #define   LSb32mc_wrap_P0_AxQoS_Rd4ID_3                       28
    #define   LSb16mc_wrap_P0_AxQoS_Rd4ID_3                       12
    #define       bmc_wrap_P0_AxQoS_Rd4ID_3                    4
    #define   MSK32mc_wrap_P0_AxQoS_Rd4ID_3                       0xF0000000

    #define     RA_mc_wrap_P0_AxQoS1                           0x0374

    #define     BA_mc_wrap_P0_AxQoS_Rd4ID_4                    0x0374
    #define     B16mc_wrap_P0_AxQoS_Rd4ID_4                    0x0374
    #define   LSb32mc_wrap_P0_AxQoS_Rd4ID_4                       0
    #define   LSb16mc_wrap_P0_AxQoS_Rd4ID_4                       0
    #define       bmc_wrap_P0_AxQoS_Rd4ID_4                    4
    #define   MSK32mc_wrap_P0_AxQoS_Rd4ID_4                       0x0000000F

    #define     BA_mc_wrap_P0_AxQoS_Rd4ID_default              0x0374
    #define     B16mc_wrap_P0_AxQoS_Rd4ID_default              0x0374
    #define   LSb32mc_wrap_P0_AxQoS_Rd4ID_default                 4
    #define   LSb16mc_wrap_P0_AxQoS_Rd4ID_default                 4
    #define       bmc_wrap_P0_AxQoS_Rd4ID_default              4
    #define   MSK32mc_wrap_P0_AxQoS_Rd4ID_default                 0x000000F0

    #define     BA_mc_wrap_P0_AxQoS_Wr4ID_1                    0x0375
    #define     B16mc_wrap_P0_AxQoS_Wr4ID_1                    0x0374
    #define   LSb32mc_wrap_P0_AxQoS_Wr4ID_1                       8
    #define   LSb16mc_wrap_P0_AxQoS_Wr4ID_1                       8
    #define       bmc_wrap_P0_AxQoS_Wr4ID_1                    4
    #define   MSK32mc_wrap_P0_AxQoS_Wr4ID_1                       0x00000F00

    #define     BA_mc_wrap_P0_AxQoS_Wr4ID_2                    0x0375
    #define     B16mc_wrap_P0_AxQoS_Wr4ID_2                    0x0374
    #define   LSb32mc_wrap_P0_AxQoS_Wr4ID_2                       12
    #define   LSb16mc_wrap_P0_AxQoS_Wr4ID_2                       12
    #define       bmc_wrap_P0_AxQoS_Wr4ID_2                    4
    #define   MSK32mc_wrap_P0_AxQoS_Wr4ID_2                       0x0000F000

    #define     BA_mc_wrap_P0_AxQoS_Wr4ID_3                    0x0376
    #define     B16mc_wrap_P0_AxQoS_Wr4ID_3                    0x0376
    #define   LSb32mc_wrap_P0_AxQoS_Wr4ID_3                       16
    #define   LSb16mc_wrap_P0_AxQoS_Wr4ID_3                       0
    #define       bmc_wrap_P0_AxQoS_Wr4ID_3                    4
    #define   MSK32mc_wrap_P0_AxQoS_Wr4ID_3                       0x000F0000

    #define     BA_mc_wrap_P0_AxQoS_Wr4ID_4                    0x0376
    #define     B16mc_wrap_P0_AxQoS_Wr4ID_4                    0x0376
    #define   LSb32mc_wrap_P0_AxQoS_Wr4ID_4                       20
    #define   LSb16mc_wrap_P0_AxQoS_Wr4ID_4                       4
    #define       bmc_wrap_P0_AxQoS_Wr4ID_4                    4
    #define   MSK32mc_wrap_P0_AxQoS_Wr4ID_4                       0x00F00000

    #define     BA_mc_wrap_P0_AxQoS_Wr4ID_default              0x0377
    #define     B16mc_wrap_P0_AxQoS_Wr4ID_default              0x0376
    #define   LSb32mc_wrap_P0_AxQoS_Wr4ID_default                 24
    #define   LSb16mc_wrap_P0_AxQoS_Wr4ID_default                 8
    #define       bmc_wrap_P0_AxQoS_Wr4ID_default              4
    #define   MSK32mc_wrap_P0_AxQoS_Wr4ID_default                 0x0F000000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_P2_AxQoS                            0x0378

    #define     BA_mc_wrap_P2_AxQoS_UID2MATCH_1                0x0378
    #define     B16mc_wrap_P2_AxQoS_UID2MATCH_1                0x0378
    #define   LSb32mc_wrap_P2_AxQoS_UID2MATCH_1                   0
    #define   LSb16mc_wrap_P2_AxQoS_UID2MATCH_1                   0
    #define       bmc_wrap_P2_AxQoS_UID2MATCH_1                5
    #define   MSK32mc_wrap_P2_AxQoS_UID2MATCH_1                   0x0000001F

    #define     BA_mc_wrap_P2_AxQoS_UID2MATCH_2                0x0378
    #define     B16mc_wrap_P2_AxQoS_UID2MATCH_2                0x0378
    #define   LSb32mc_wrap_P2_AxQoS_UID2MATCH_2                   5
    #define   LSb16mc_wrap_P2_AxQoS_UID2MATCH_2                   5
    #define       bmc_wrap_P2_AxQoS_UID2MATCH_2                5
    #define   MSK32mc_wrap_P2_AxQoS_UID2MATCH_2                   0x000003E0

    #define     BA_mc_wrap_P2_AxQoS_Rd4ID_1                    0x0379
    #define     B16mc_wrap_P2_AxQoS_Rd4ID_1                    0x0378
    #define   LSb32mc_wrap_P2_AxQoS_Rd4ID_1                       10
    #define   LSb16mc_wrap_P2_AxQoS_Rd4ID_1                       10
    #define       bmc_wrap_P2_AxQoS_Rd4ID_1                    4
    #define   MSK32mc_wrap_P2_AxQoS_Rd4ID_1                       0x00003C00

    #define     BA_mc_wrap_P2_AxQoS_Rd4ID_2                    0x0379
    #define     B16mc_wrap_P2_AxQoS_Rd4ID_2                    0x0378
    #define   LSb32mc_wrap_P2_AxQoS_Rd4ID_2                       14
    #define   LSb16mc_wrap_P2_AxQoS_Rd4ID_2                       14
    #define       bmc_wrap_P2_AxQoS_Rd4ID_2                    4
    #define   MSK32mc_wrap_P2_AxQoS_Rd4ID_2                       0x0003C000

    #define     BA_mc_wrap_P2_AxQoS_Wr4ID_1                    0x037A
    #define     B16mc_wrap_P2_AxQoS_Wr4ID_1                    0x037A
    #define   LSb32mc_wrap_P2_AxQoS_Wr4ID_1                       18
    #define   LSb16mc_wrap_P2_AxQoS_Wr4ID_1                       2
    #define       bmc_wrap_P2_AxQoS_Wr4ID_1                    4
    #define   MSK32mc_wrap_P2_AxQoS_Wr4ID_1                       0x003C0000

    #define     BA_mc_wrap_P2_AxQoS_Wr4ID_2                    0x037A
    #define     B16mc_wrap_P2_AxQoS_Wr4ID_2                    0x037A
    #define   LSb32mc_wrap_P2_AxQoS_Wr4ID_2                       22
    #define   LSb16mc_wrap_P2_AxQoS_Wr4ID_2                       6
    #define       bmc_wrap_P2_AxQoS_Wr4ID_2                    4
    #define   MSK32mc_wrap_P2_AxQoS_Wr4ID_2                       0x03C00000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_Axi_Low_Pwr_Ifc                     0x037C

    #define     BA_mc_wrap_Axi_Low_Pwr_Ifc_lp_req              0x037C
    #define     B16mc_wrap_Axi_Low_Pwr_Ifc_lp_req              0x037C
    #define   LSb32mc_wrap_Axi_Low_Pwr_Ifc_lp_req                 0
    #define   LSb16mc_wrap_Axi_Low_Pwr_Ifc_lp_req                 0
    #define       bmc_wrap_Axi_Low_Pwr_Ifc_lp_req              5
    #define   MSK32mc_wrap_Axi_Low_Pwr_Ifc_lp_req                 0x0000001F

    #define     BA_mc_wrap_Axi_Low_Pwr_Ifc_lp_ack              0x037C
    #define     B16mc_wrap_Axi_Low_Pwr_Ifc_lp_ack              0x037C
    #define   LSb32mc_wrap_Axi_Low_Pwr_Ifc_lp_ack                 5
    #define   LSb16mc_wrap_Axi_Low_Pwr_Ifc_lp_ack                 5
    #define       bmc_wrap_Axi_Low_Pwr_Ifc_lp_ack              5
    #define   MSK32mc_wrap_Axi_Low_Pwr_Ifc_lp_ack                 0x000003E0

    #define     BA_mc_wrap_Axi_Low_Pwr_Ifc_lp_active           0x037D
    #define     B16mc_wrap_Axi_Low_Pwr_Ifc_lp_active           0x037C
    #define   LSb32mc_wrap_Axi_Low_Pwr_Ifc_lp_active              10
    #define   LSb16mc_wrap_Axi_Low_Pwr_Ifc_lp_active              10
    #define       bmc_wrap_Axi_Low_Pwr_Ifc_lp_active           5
    #define   MSK32mc_wrap_Axi_Low_Pwr_Ifc_lp_active              0x00007C00
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_ddrc_low_pwr_ifc_ch0                0x0380

    #define     BA_mc_wrap_ddrc_low_pwr_ifc_ch0_freq           0x0380
    #define     B16mc_wrap_ddrc_low_pwr_ifc_ch0_freq           0x0380
    #define   LSb32mc_wrap_ddrc_low_pwr_ifc_ch0_freq              0
    #define   LSb16mc_wrap_ddrc_low_pwr_ifc_ch0_freq              0
    #define       bmc_wrap_ddrc_low_pwr_ifc_ch0_freq           1
    #define   MSK32mc_wrap_ddrc_low_pwr_ifc_ch0_freq              0x00000001

    #define     BA_mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain    0x0380
    #define     B16mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain    0x0380
    #define   LSb32mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain       1
    #define   LSb16mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain       1
    #define       bmc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain    1
    #define   MSK32mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_ddrc_low_pwr_ifc_ch1                0x0384

    #define     BA_mc_wrap_ddrc_low_pwr_ifc_ch1_freq           0x0384
    #define     B16mc_wrap_ddrc_low_pwr_ifc_ch1_freq           0x0384
    #define   LSb32mc_wrap_ddrc_low_pwr_ifc_ch1_freq              0
    #define   LSb16mc_wrap_ddrc_low_pwr_ifc_ch1_freq              0
    #define       bmc_wrap_ddrc_low_pwr_ifc_ch1_freq           1
    #define   MSK32mc_wrap_ddrc_low_pwr_ifc_ch1_freq              0x00000001

    #define     BA_mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain    0x0384
    #define     B16mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain    0x0384
    #define   LSb32mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain       1
    #define   LSb16mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain       1
    #define       bmc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain    1
    #define   MSK32mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_DFC_PMU_CTRL                        0x0388

    #define     BA_mc_wrap_DFC_PMU_CTRL_dfc_pmu_en             0x0388
    #define     B16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en             0x0388
    #define   LSb32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en                0
    #define   LSb16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en                0
    #define       bmc_wrap_DFC_PMU_CTRL_dfc_pmu_en             1
    #define   MSK32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en                0x00000001

    #define     BA_mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch          0x0388
    #define     B16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch          0x0388
    #define   LSb32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch             1
    #define   LSb16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch             1
    #define       bmc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch          2
    #define   MSK32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch             0x00000006

    #define     BA_mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr        0x0388
    #define     B16mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr        0x0388
    #define   LSb32mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr           3
    #define   LSb16mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr           3
    #define       bmc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr        1
    #define   MSK32mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr           0x00000008

    #define     BA_mc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time    0x0388
    #define     B16mc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time    0x0388
    #define   LSb32mc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time       4
    #define   LSb16mc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time       4
    #define       bmc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time    16
    #define   MSK32mc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time       0x000FFFF0

    #define     RA_mc_wrap_DFC_PMU_CTRL1                       0x038C

    #define     BA_mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time   0x038C
    #define     B16mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time   0x038C
    #define   LSb32mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time      0
    #define   LSb16mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time      0
    #define       bmc_wrap_DFC_PMU_CTRL_rsten_to_newset_time   16
    #define   MSK32mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time      0x0000FFFF

    #define     BA_mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time  0x038E
    #define     B16mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time  0x038E
    #define   LSb32mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time     16
    #define   LSb16mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time     0
    #define       bmc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time  16
    #define   MSK32mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time     0xFFFF0000

    #define     RA_mc_wrap_DFC_PMU_CTRL2                       0x0390

    #define     BA_mc_wrap_DFC_PMU_CTRL_plllck_wait_time       0x0390
    #define     B16mc_wrap_DFC_PMU_CTRL_plllck_wait_time       0x0390
    #define   LSb32mc_wrap_DFC_PMU_CTRL_plllck_wait_time          0
    #define   LSb16mc_wrap_DFC_PMU_CTRL_plllck_wait_time          0
    #define       bmc_wrap_DFC_PMU_CTRL_plllck_wait_time       16
    #define   MSK32mc_wrap_DFC_PMU_CTRL_plllck_wait_time          0x0000FFFF

    #define     BA_mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time  0x0392
    #define     B16mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time  0x0392
    #define   LSb32mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time     16
    #define   LSb16mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time     0
    #define       bmc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time  16
    #define   MSK32mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time     0xFFFF0000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_ddrphy_reg_wr                       0x0394

    #define     BA_mc_wrap_ddrphy_reg_wr_broadcast             0x0394
    #define     B16mc_wrap_ddrphy_reg_wr_broadcast             0x0394
    #define   LSb32mc_wrap_ddrphy_reg_wr_broadcast                0
    #define   LSb16mc_wrap_ddrphy_reg_wr_broadcast                0
    #define       bmc_wrap_ddrphy_reg_wr_broadcast             1
    #define   MSK32mc_wrap_ddrphy_reg_wr_broadcast                0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_hif_mrr_ch0                         0x0398

    #define     BA_mc_wrap_hif_mrr_ch0_data                    0x0398
    #define     B16mc_wrap_hif_mrr_ch0_data                    0x0398
    #define   LSb32mc_wrap_hif_mrr_ch0_data                       0
    #define   LSb16mc_wrap_hif_mrr_ch0_data                       0
    #define       bmc_wrap_hif_mrr_ch0_data                    32
    #define   MSK32mc_wrap_hif_mrr_ch0_data                       0xFFFFFFFF

    #define     RA_mc_wrap_hif_mrr_ch01                        0x039C

    #define     BA_mc_wrap_hif_mrr_ch0_valid                   0x039C
    #define     B16mc_wrap_hif_mrr_ch0_valid                   0x039C
    #define   LSb32mc_wrap_hif_mrr_ch0_valid                      0
    #define   LSb16mc_wrap_hif_mrr_ch0_valid                      0
    #define       bmc_wrap_hif_mrr_ch0_valid                   1
    #define   MSK32mc_wrap_hif_mrr_ch0_valid                      0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_hif_mrr_ch1                         0x03A0

    #define     BA_mc_wrap_hif_mrr_ch1_data                    0x03A0
    #define     B16mc_wrap_hif_mrr_ch1_data                    0x03A0
    #define   LSb32mc_wrap_hif_mrr_ch1_data                       0
    #define   LSb16mc_wrap_hif_mrr_ch1_data                       0
    #define       bmc_wrap_hif_mrr_ch1_data                    32
    #define   MSK32mc_wrap_hif_mrr_ch1_data                       0xFFFFFFFF

    #define     RA_mc_wrap_hif_mrr_ch11                        0x03A4

    #define     BA_mc_wrap_hif_mrr_ch1_valid                   0x03A4
    #define     B16mc_wrap_hif_mrr_ch1_valid                   0x03A4
    #define   LSb32mc_wrap_hif_mrr_ch1_valid                      0
    #define   LSb16mc_wrap_hif_mrr_ch1_valid                      0
    #define       bmc_wrap_hif_mrr_ch1_valid                   1
    #define   MSK32mc_wrap_hif_mrr_ch1_valid                      0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_stat_ddrc                           0x03A8

    #define     BA_mc_wrap_stat_ddrc_selfref_type_ch0          0x03A8
    #define     B16mc_wrap_stat_ddrc_selfref_type_ch0          0x03A8
    #define   LSb32mc_wrap_stat_ddrc_selfref_type_ch0             0
    #define   LSb16mc_wrap_stat_ddrc_selfref_type_ch0             0
    #define       bmc_wrap_stat_ddrc_selfref_type_ch0          2
    #define   MSK32mc_wrap_stat_ddrc_selfref_type_ch0             0x00000003

    #define     BA_mc_wrap_stat_ddrc_selfref_type_ch1          0x03A8
    #define     B16mc_wrap_stat_ddrc_selfref_type_ch1          0x03A8
    #define   LSb32mc_wrap_stat_ddrc_selfref_type_ch1             2
    #define   LSb16mc_wrap_stat_ddrc_selfref_type_ch1             2
    #define       bmc_wrap_stat_ddrc_selfref_type_ch1          2
    #define   MSK32mc_wrap_stat_ddrc_selfref_type_ch1             0x0000000C
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_ddrphy_dto                          0x03AC

    #define     BA_mc_wrap_ddrphy_dto_ch0                      0x03AC
    #define     B16mc_wrap_ddrphy_dto_ch0                      0x03AC
    #define   LSb32mc_wrap_ddrphy_dto_ch0                         0
    #define   LSb16mc_wrap_ddrphy_dto_ch0                         0
    #define       bmc_wrap_ddrphy_dto_ch0                      1
    #define   MSK32mc_wrap_ddrphy_dto_ch0                         0x00000001

    #define     BA_mc_wrap_ddrphy_dto_ch1                      0x03AC
    #define     B16mc_wrap_ddrphy_dto_ch1                      0x03AC
    #define   LSb32mc_wrap_ddrphy_dto_ch1                         1
    #define   LSb16mc_wrap_ddrphy_dto_ch1                         1
    #define       bmc_wrap_ddrphy_dto_ch1                      1
    #define   MSK32mc_wrap_ddrphy_dto_ch1                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_PwrOkIn                             0x03B0

    #define     BA_mc_wrap_PwrOkIn_TRUE                        0x03B0
    #define     B16mc_wrap_PwrOkIn_TRUE                        0x03B0
    #define   LSb32mc_wrap_PwrOkIn_TRUE                           0
    #define   LSb16mc_wrap_PwrOkIn_TRUE                           0
    #define       bmc_wrap_PwrOkIn_TRUE                        1
    #define   MSK32mc_wrap_PwrOkIn_TRUE                           0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_perf_log_cnt_ctrl                   0x03B4

    #define     BA_mc_wrap_perf_log_cnt_ctrl_clear             0x03B4
    #define     B16mc_wrap_perf_log_cnt_ctrl_clear             0x03B4
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_clear                0
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_clear                0
    #define       bmc_wrap_perf_log_cnt_ctrl_clear             8
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_clear                0x000000FF

    #define     BA_mc_wrap_perf_log_cnt_ctrl_enable            0x03B5
    #define     B16mc_wrap_perf_log_cnt_ctrl_enable            0x03B4
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_enable               8
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_enable               8
    #define       bmc_wrap_perf_log_cnt_ctrl_enable            8
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_enable               0x0000FF00

    #define     BA_mc_wrap_perf_log_cnt_ctrl_latch             0x03B6
    #define     B16mc_wrap_perf_log_cnt_ctrl_latch             0x03B6
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_latch                16
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_latch                0
    #define       bmc_wrap_perf_log_cnt_ctrl_latch             8
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_latch                0x00FF0000

    #define     BA_mc_wrap_perf_log_cnt_ctrl_clk_div           0x03B7
    #define     B16mc_wrap_perf_log_cnt_ctrl_clk_div           0x03B6
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_clk_div              24
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_clk_div              8
    #define       bmc_wrap_perf_log_cnt_ctrl_clk_div           3
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_clk_div              0x07000000

    #define     RA_mc_wrap_perf_log_cnt_ctrl1                  0x03B8

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc0_event_sel     0x03B8
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc0_event_sel     0x03B8
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc0_event_sel        0
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc0_event_sel        0
    #define       bmc_wrap_perf_log_cnt_ctrl_pc0_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc0_event_sel        0x0000003F

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc1_event_sel     0x03B8
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc1_event_sel     0x03B8
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc1_event_sel        6
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc1_event_sel        6
    #define       bmc_wrap_perf_log_cnt_ctrl_pc1_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc1_event_sel        0x00000FC0

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc2_event_sel     0x03B9
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc2_event_sel     0x03B8
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc2_event_sel        12
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc2_event_sel        12
    #define       bmc_wrap_perf_log_cnt_ctrl_pc2_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc2_event_sel        0x0003F000

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc3_event_sel     0x03BA
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc3_event_sel     0x03BA
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc3_event_sel        18
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc3_event_sel        2
    #define       bmc_wrap_perf_log_cnt_ctrl_pc3_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc3_event_sel        0x00FC0000

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc4_event_sel     0x03BB
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc4_event_sel     0x03BA
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc4_event_sel        24
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc4_event_sel        8
    #define       bmc_wrap_perf_log_cnt_ctrl_pc4_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc4_event_sel        0x3F000000

    #define     RA_mc_wrap_perf_log_cnt_ctrl2                  0x03BC

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc5_event_sel     0x03BC
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc5_event_sel     0x03BC
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc5_event_sel        0
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc5_event_sel        0
    #define       bmc_wrap_perf_log_cnt_ctrl_pc5_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc5_event_sel        0x0000003F

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc6_event_sel     0x03BC
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc6_event_sel     0x03BC
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc6_event_sel        6
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc6_event_sel        6
    #define       bmc_wrap_perf_log_cnt_ctrl_pc6_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc6_event_sel        0x00000FC0

    #define     BA_mc_wrap_perf_log_cnt_ctrl_pc7_event_sel     0x03BD
    #define     B16mc_wrap_perf_log_cnt_ctrl_pc7_event_sel     0x03BC
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_pc7_event_sel        12
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_pc7_event_sel        12
    #define       bmc_wrap_perf_log_cnt_ctrl_pc7_event_sel     6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_pc7_event_sel        0x0003F000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_perf_log_cnt_ready                  0x03C0

    #define     BA_mc_wrap_perf_log_cnt_ready_cnt              0x03C0
    #define     B16mc_wrap_perf_log_cnt_ready_cnt              0x03C0
    #define   LSb32mc_wrap_perf_log_cnt_ready_cnt                 0
    #define   LSb16mc_wrap_perf_log_cnt_ready_cnt                 0
    #define       bmc_wrap_perf_log_cnt_ready_cnt              8
    #define   MSK32mc_wrap_perf_log_cnt_ready_cnt                 0x000000FF
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc0                                 0x03C4
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc1                                 0x03CC
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc2                                 0x03D4
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc3                                 0x03DC
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc4                                 0x03E4
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc5                                 0x03EC
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc6                                 0x03F4
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc7                                 0x03FC
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_perf_log_cnt_ctrl_dch1              0x0404

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_clear        0x0404
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_clear        0x0404
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_clear           0
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_clear           0
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_clear        8
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_clear           0x000000FF

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_enable       0x0405
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_enable       0x0404
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_enable          8
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_enable          8
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_enable       8
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_enable          0x0000FF00

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_latch        0x0406
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_latch        0x0406
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_latch           16
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_latch           0
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_latch        8
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_latch           0x00FF0000

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_clk_div      0x0407
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_clk_div      0x0406
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_clk_div         24
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_clk_div         8
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_clk_div      3
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_clk_div         0x07000000

    #define     RA_mc_wrap_perf_log_cnt_ctrl_dch11             0x0408

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel 0x0408
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel 0x0408
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel    0
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel    0
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel    0x0000003F

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel 0x0408
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel 0x0408
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel    6
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel    6
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel    0x00000FC0

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel 0x0409
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel 0x0408
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel    12
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel    12
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel    0x0003F000

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel 0x040A
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel 0x040A
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel    18
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel    2
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel    0x00FC0000

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel 0x040B
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel 0x040A
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel    24
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel    8
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel    0x3F000000

    #define     RA_mc_wrap_perf_log_cnt_ctrl_dch12             0x040C

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel 0x040C
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel 0x040C
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel    0
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel    0
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel    0x0000003F

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel 0x040C
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel 0x040C
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel    6
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel    6
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel    0x00000FC0

    #define     BA_mc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel 0x040D
    #define     B16mc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel 0x040C
    #define   LSb32mc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel    12
    #define   LSb16mc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel    12
    #define       bmc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel 6
    #define   MSK32mc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel    0x0003F000
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_perf_log_cnt_ready_dch1             0x0410

    #define     BA_mc_wrap_perf_log_cnt_ready_dch1_cnt         0x0410
    #define     B16mc_wrap_perf_log_cnt_ready_dch1_cnt         0x0410
    #define   LSb32mc_wrap_perf_log_cnt_ready_dch1_cnt            0
    #define   LSb16mc_wrap_perf_log_cnt_ready_dch1_cnt            0
    #define       bmc_wrap_perf_log_cnt_ready_dch1_cnt         8
    #define   MSK32mc_wrap_perf_log_cnt_ready_dch1_cnt            0x000000FF
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc0_dch1                            0x0414
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc1_dch1                            0x041C
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc2_dch1                            0x0424
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc3_dch1                            0x042C
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc4_dch1                            0x0434
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc5_dch1                            0x043C
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc6_dch1                            0x0444
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_pc7_dch1                            0x044C
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_DDRScramCtrl                        0x8000

    #define     BA_mc_wrap_DDRScramCtrl_En                     0x8000
    #define     B16mc_wrap_DDRScramCtrl_En                     0x8000
    #define   LSb32mc_wrap_DDRScramCtrl_En                        0
    #define   LSb16mc_wrap_DDRScramCtrl_En                        0
    #define       bmc_wrap_DDRScramCtrl_En                     1
    #define   MSK32mc_wrap_DDRScramCtrl_En                        0x00000001

    #define     BA_mc_wrap_DDRScramCtrl_ScramCtrl_Lock         0x8000
    #define     B16mc_wrap_DDRScramCtrl_ScramCtrl_Lock         0x8000
    #define   LSb32mc_wrap_DDRScramCtrl_ScramCtrl_Lock            1
    #define   LSb16mc_wrap_DDRScramCtrl_ScramCtrl_Lock            1
    #define       bmc_wrap_DDRScramCtrl_ScramCtrl_Lock         1
    #define   MSK32mc_wrap_DDRScramCtrl_ScramCtrl_Lock            0x00000002

    #define     RA_mc_wrap_DDRScramCtrl1                       0x8004

    #define     BA_mc_wrap_DDRScramCtrl_Key0_word0             0x8004
    #define     B16mc_wrap_DDRScramCtrl_Key0_word0             0x8004
    #define   LSb32mc_wrap_DDRScramCtrl_Key0_word0                0
    #define   LSb16mc_wrap_DDRScramCtrl_Key0_word0                0
    #define       bmc_wrap_DDRScramCtrl_Key0_word0             32
    #define   MSK32mc_wrap_DDRScramCtrl_Key0_word0                0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl2                       0x8008

    #define     BA_mc_wrap_DDRScramCtrl_Key0_word1             0x8008
    #define     B16mc_wrap_DDRScramCtrl_Key0_word1             0x8008
    #define   LSb32mc_wrap_DDRScramCtrl_Key0_word1                0
    #define   LSb16mc_wrap_DDRScramCtrl_Key0_word1                0
    #define       bmc_wrap_DDRScramCtrl_Key0_word1             32
    #define   MSK32mc_wrap_DDRScramCtrl_Key0_word1                0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl3                       0x800C

    #define     BA_mc_wrap_DDRScramCtrl_Key0_word2             0x800C
    #define     B16mc_wrap_DDRScramCtrl_Key0_word2             0x800C
    #define   LSb32mc_wrap_DDRScramCtrl_Key0_word2                0
    #define   LSb16mc_wrap_DDRScramCtrl_Key0_word2                0
    #define       bmc_wrap_DDRScramCtrl_Key0_word2             32
    #define   MSK32mc_wrap_DDRScramCtrl_Key0_word2                0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl4                       0x8010

    #define     BA_mc_wrap_DDRScramCtrl_Key0_word3             0x8010
    #define     B16mc_wrap_DDRScramCtrl_Key0_word3             0x8010
    #define   LSb32mc_wrap_DDRScramCtrl_Key0_word3                0
    #define   LSb16mc_wrap_DDRScramCtrl_Key0_word3                0
    #define       bmc_wrap_DDRScramCtrl_Key0_word3             32
    #define   MSK32mc_wrap_DDRScramCtrl_Key0_word3                0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl5                       0x8014

    #define     BA_mc_wrap_DDRScramCtrl_W_latency              0x8014
    #define     B16mc_wrap_DDRScramCtrl_W_latency              0x8014
    #define   LSb32mc_wrap_DDRScramCtrl_W_latency                 0
    #define   LSb16mc_wrap_DDRScramCtrl_W_latency                 0
    #define       bmc_wrap_DDRScramCtrl_W_latency              6
    #define   MSK32mc_wrap_DDRScramCtrl_W_latency                 0x0000003F

    #define     BA_mc_wrap_DDRScramCtrl_R_latency              0x8014
    #define     B16mc_wrap_DDRScramCtrl_R_latency              0x8014
    #define   LSb32mc_wrap_DDRScramCtrl_R_latency                 6
    #define   LSb16mc_wrap_DDRScramCtrl_R_latency                 6
    #define       bmc_wrap_DDRScramCtrl_R_latency              6
    #define   MSK32mc_wrap_DDRScramCtrl_R_latency                 0x00000FC0

    #define     BA_mc_wrap_DDRScramCtrl_cal_latency            0x8015
    #define     B16mc_wrap_DDRScramCtrl_cal_latency            0x8014
    #define   LSb32mc_wrap_DDRScramCtrl_cal_latency               12
    #define   LSb16mc_wrap_DDRScramCtrl_cal_latency               12
    #define       bmc_wrap_DDRScramCtrl_cal_latency            4
    #define   MSK32mc_wrap_DDRScramCtrl_cal_latency               0x0000F000

    #define     BA_mc_wrap_DDRScramCtrl_wdata_phase            0x8016
    #define     B16mc_wrap_DDRScramCtrl_wdata_phase            0x8016
    #define   LSb32mc_wrap_DDRScramCtrl_wdata_phase               16
    #define   LSb16mc_wrap_DDRScramCtrl_wdata_phase               0
    #define       bmc_wrap_DDRScramCtrl_wdata_phase            2
    #define   MSK32mc_wrap_DDRScramCtrl_wdata_phase               0x00030000

    #define     BA_mc_wrap_DDRScramCtrl_num_pipeline           0x8016
    #define     B16mc_wrap_DDRScramCtrl_num_pipeline           0x8016
    #define   LSb32mc_wrap_DDRScramCtrl_num_pipeline              18
    #define   LSb16mc_wrap_DDRScramCtrl_num_pipeline              2
    #define       bmc_wrap_DDRScramCtrl_num_pipeline           4
    #define   MSK32mc_wrap_DDRScramCtrl_num_pipeline              0x003C0000

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_En                 0x8016
    #define     B16mc_wrap_DDRScramCtrl_Ch1_En                 0x8016
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_En                    22
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_En                    6
    #define       bmc_wrap_DDRScramCtrl_Ch1_En                 1
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_En                    0x00400000

    #define     RA_mc_wrap_DDRScramCtrl6                       0x8018

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_Key0_word0         0x8018
    #define     B16mc_wrap_DDRScramCtrl_Ch1_Key0_word0         0x8018
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_Key0_word0            0
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_Key0_word0            0
    #define       bmc_wrap_DDRScramCtrl_Ch1_Key0_word0         32
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_Key0_word0            0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl7                       0x801C

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_Key0_word1         0x801C
    #define     B16mc_wrap_DDRScramCtrl_Ch1_Key0_word1         0x801C
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_Key0_word1            0
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_Key0_word1            0
    #define       bmc_wrap_DDRScramCtrl_Ch1_Key0_word1         32
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_Key0_word1            0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl8                       0x8020

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_Key0_word2         0x8020
    #define     B16mc_wrap_DDRScramCtrl_Ch1_Key0_word2         0x8020
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_Key0_word2            0
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_Key0_word2            0
    #define       bmc_wrap_DDRScramCtrl_Ch1_Key0_word2         32
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_Key0_word2            0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl9                       0x8024

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_Key0_word3         0x8024
    #define     B16mc_wrap_DDRScramCtrl_Ch1_Key0_word3         0x8024
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_Key0_word3            0
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_Key0_word3            0
    #define       bmc_wrap_DDRScramCtrl_Ch1_Key0_word3         32
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_Key0_word3            0xFFFFFFFF

    #define     RA_mc_wrap_DDRScramCtrl10                      0x8028

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_W_latency          0x8028
    #define     B16mc_wrap_DDRScramCtrl_Ch1_W_latency          0x8028
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_W_latency             0
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_W_latency             0
    #define       bmc_wrap_DDRScramCtrl_Ch1_W_latency          6
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_W_latency             0x0000003F

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_R_latency          0x8028
    #define     B16mc_wrap_DDRScramCtrl_Ch1_R_latency          0x8028
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_R_latency             6
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_R_latency             6
    #define       bmc_wrap_DDRScramCtrl_Ch1_R_latency          6
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_R_latency             0x00000FC0

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_cal_latency        0x8029
    #define     B16mc_wrap_DDRScramCtrl_Ch1_cal_latency        0x8028
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_cal_latency           12
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_cal_latency           12
    #define       bmc_wrap_DDRScramCtrl_Ch1_cal_latency        4
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_cal_latency           0x0000F000

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_wdata_phase        0x802A
    #define     B16mc_wrap_DDRScramCtrl_Ch1_wdata_phase        0x802A
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_wdata_phase           16
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_wdata_phase           0
    #define       bmc_wrap_DDRScramCtrl_Ch1_wdata_phase        2
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_wdata_phase           0x00030000

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_num_pipeline       0x802A
    #define     B16mc_wrap_DDRScramCtrl_Ch1_num_pipeline       0x802A
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_num_pipeline          18
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_num_pipeline          2
    #define       bmc_wrap_DDRScramCtrl_Ch1_num_pipeline       4
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_num_pipeline          0x003C0000

    #define     BA_mc_wrap_DDRScramCtrl_Ch0_dbi_mode           0x802A
    #define     B16mc_wrap_DDRScramCtrl_Ch0_dbi_mode           0x802A
    #define   LSb32mc_wrap_DDRScramCtrl_Ch0_dbi_mode              22
    #define   LSb16mc_wrap_DDRScramCtrl_Ch0_dbi_mode              6
    #define       bmc_wrap_DDRScramCtrl_Ch0_dbi_mode           2
    #define   MSK32mc_wrap_DDRScramCtrl_Ch0_dbi_mode              0x00C00000

    #define     BA_mc_wrap_DDRScramCtrl_Ch1_dbi_mode           0x802B
    #define     B16mc_wrap_DDRScramCtrl_Ch1_dbi_mode           0x802A
    #define   LSb32mc_wrap_DDRScramCtrl_Ch1_dbi_mode              24
    #define   LSb16mc_wrap_DDRScramCtrl_Ch1_dbi_mode              8
    #define       bmc_wrap_DDRScramCtrl_Ch1_dbi_mode           2
    #define   MSK32mc_wrap_DDRScramCtrl_Ch1_dbi_mode              0x03000000

    #define     BA_mc_wrap_DDRScramCtrl_sdram_type             0x802B
    #define     B16mc_wrap_DDRScramCtrl_sdram_type             0x802A
    #define   LSb32mc_wrap_DDRScramCtrl_sdram_type                26
    #define   LSb16mc_wrap_DDRScramCtrl_sdram_type                10
    #define       bmc_wrap_DDRScramCtrl_sdram_type             4
    #define   MSK32mc_wrap_DDRScramCtrl_sdram_type                0x3C000000

    #define     RA_mc_wrap_DDRScramCtrl11                      0x802C

    #define     BA_mc_wrap_DDRScramCtrl_sdram_burst_length     0x802C
    #define     B16mc_wrap_DDRScramCtrl_sdram_burst_length     0x802C
    #define   LSb32mc_wrap_DDRScramCtrl_sdram_burst_length        0
    #define   LSb16mc_wrap_DDRScramCtrl_sdram_burst_length        0
    #define       bmc_wrap_DDRScramCtrl_sdram_burst_length     3
    #define   MSK32mc_wrap_DDRScramCtrl_sdram_burst_length        0x00000007
    ///////////////////////////////////////////////////////////
    #define     RA_mc_wrap_DDRScramCtrl_Secure                 0x8030

    #define     BA_mc_wrap_DDRScramCtrl_Secure_Key             0x8030
    #define     B16mc_wrap_DDRScramCtrl_Secure_Key             0x8030
    #define   LSb32mc_wrap_DDRScramCtrl_Secure_Key                0
    #define   LSb16mc_wrap_DDRScramCtrl_Secure_Key                0
    #define       bmc_wrap_DDRScramCtrl_Secure_Key             1
    #define   MSK32mc_wrap_DDRScramCtrl_Secure_Key                0x00000001
    ///////////////////////////////////////////////////////////

    typedef struct SIE_mc_wrap {
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_MC_StickyRstn_core(r32)             _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_MC_StickyRstn_core(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_MC_StickyRstn_core(r16)             _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_MC_StickyRstn_core(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32mc_wrap_MC_StickyRstn_szc(r32)              _BFGET_(r32, 1, 1)
    #define   SET32mc_wrap_MC_StickyRstn_szc(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16mc_wrap_MC_StickyRstn_szc(r16)              _BFGET_(r16, 1, 1)
    #define   SET16mc_wrap_MC_StickyRstn_szc(r16,v)            _BFSET_(r16, 1, 1,v)

    #define   GET32mc_wrap_MC_StickyRstn_phy(r32)              _BFGET_(r32, 2, 2)
    #define   SET32mc_wrap_MC_StickyRstn_phy(r32,v)            _BFSET_(r32, 2, 2,v)
    #define   GET16mc_wrap_MC_StickyRstn_phy(r16)              _BFGET_(r16, 2, 2)
    #define   SET16mc_wrap_MC_StickyRstn_phy(r16,v)            _BFSET_(r16, 2, 2,v)

    #define   GET32mc_wrap_MC_StickyRstn_phy_apb(r32)          _BFGET_(r32, 3, 3)
    #define   SET32mc_wrap_MC_StickyRstn_phy_apb(r32,v)        _BFSET_(r32, 3, 3,v)
    #define   GET16mc_wrap_MC_StickyRstn_phy_apb(r16)          _BFGET_(r16, 3, 3)
    #define   SET16mc_wrap_MC_StickyRstn_phy_apb(r16,v)        _BFSET_(r16, 3, 3,v)

    #define     w32mc_wrap_MC_StickyRstn                       {\
            UNSG32 uMC_StickyRstn_core                         :  1;\
            UNSG32 uMC_StickyRstn_szc                          :  1;\
            UNSG32 uMC_StickyRstn_phy                          :  1;\
            UNSG32 uMC_StickyRstn_phy_apb                      :  1;\
            UNSG32 RSVDx0_b4                                   : 28;\
          }
    union { UNSG32 u32mc_wrap_MC_StickyRstn;
            struct w32mc_wrap_MC_StickyRstn;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_DDRPHY_BypassPClk_En(r32)           _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_DDRPHY_BypassPClk_En(r32,v)         _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_DDRPHY_BypassPClk_En(r16)           _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_DDRPHY_BypassPClk_En(r16,v)         _BFSET_(r16, 0, 0,v)

    #define     w32mc_wrap_DDRPHY_BypassPClk                   {\
            UNSG32 uDDRPHY_BypassPClk_En                       :  1;\
            UNSG32 RSVDx4_b1                                   : 31;\
          }
    union { UNSG32 u32mc_wrap_DDRPHY_BypassPClk;
            struct w32mc_wrap_DDRPHY_BypassPClk;
          };
    ///////////////////////////////////////////////////////////
              SIE_abipll                                       ie_memPll;
    ///////////////////////////////////////////////////////////
              SIE_abipll                                       ie_dfc_pmu_pll;
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiPCntCTRL_clear(r32)              _BFGET_(r32,11, 0)
    #define   SET32mc_wrap_AxiPCntCTRL_clear(r32,v)            _BFSET_(r32,11, 0,v)
    #define   GET16mc_wrap_AxiPCntCTRL_clear(r16)              _BFGET_(r16,11, 0)
    #define   SET16mc_wrap_AxiPCntCTRL_clear(r16,v)            _BFSET_(r16,11, 0,v)

    #define   GET32mc_wrap_AxiPCntCTRL_enable(r32)             _BFGET_(r32,23,12)
    #define   SET32mc_wrap_AxiPCntCTRL_enable(r32,v)           _BFSET_(r32,23,12,v)

    #define     w32mc_wrap_AxiPCntCTRL                         {\
            UNSG32 uAxiPCntCTRL_clear                          : 12;\
            UNSG32 uAxiPCntCTRL_enable                         : 12;\
            UNSG32 RSVDx48_b24                                 :  8;\
          }
    union { UNSG32 u32mc_wrap_AxiPCntCTRL;
            struct w32mc_wrap_AxiPCntCTRL;
          };
    #define   GET32mc_wrap_AxiPCntCTRL_latch(r32)              _BFGET_(r32,11, 0)
    #define   SET32mc_wrap_AxiPCntCTRL_latch(r32,v)            _BFSET_(r32,11, 0,v)
    #define   GET16mc_wrap_AxiPCntCTRL_latch(r16)              _BFGET_(r16,11, 0)
    #define   SET16mc_wrap_AxiPCntCTRL_latch(r16,v)            _BFSET_(r16,11, 0,v)

    #define     w32mc_wrap_AxiPCntCTRL1                        {\
            UNSG32 uAxiPCntCTRL_latch                          : 12;\
            UNSG32 RSVDx4C_b12                                 : 20;\
          }
    union { UNSG32 u32mc_wrap_AxiPCntCTRL1;
            struct w32mc_wrap_AxiPCntCTRL1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst0_0_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst0_0_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst0_0_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_0_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst0_0_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst0_0_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst0_0_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_0_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst0_0                           {\
            UNSG32 uAxiMst0_0_PID                              : 16;\
            UNSG32 uAxiMst0_0_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst0_0;
            struct w32mc_wrap_AxiMst0_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst0_1_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst0_1_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst0_1_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_1_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst0_1_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst0_1_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst0_1_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_1_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst0_1                           {\
            UNSG32 uAxiMst0_1_PID                              : 16;\
            UNSG32 uAxiMst0_1_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst0_1;
            struct w32mc_wrap_AxiMst0_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst0_2_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst0_2_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst0_2_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_2_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst0_2_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst0_2_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst0_2_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_2_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst0_2                           {\
            UNSG32 uAxiMst0_2_PID                              : 16;\
            UNSG32 uAxiMst0_2_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst0_2;
            struct w32mc_wrap_AxiMst0_2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst0_3_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst0_3_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst0_3_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_3_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst0_3_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst0_3_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst0_3_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst0_3_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst0_3                           {\
            UNSG32 uAxiMst0_3_PID                              : 16;\
            UNSG32 uAxiMst0_3_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst0_3;
            struct w32mc_wrap_AxiMst0_3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst1_0_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst1_0_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst1_0_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst1_0_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst1_0_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst1_0_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst1_0_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst1_0_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst1_0                           {\
            UNSG32 uAxiMst1_0_PID                              : 16;\
            UNSG32 uAxiMst1_0_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst1_0;
            struct w32mc_wrap_AxiMst1_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst1_1_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst1_1_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst1_1_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst1_1_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst1_1_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst1_1_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst1_1_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst1_1_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst1_1                           {\
            UNSG32 uAxiMst1_1_PID                              : 16;\
            UNSG32 uAxiMst1_1_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst1_1;
            struct w32mc_wrap_AxiMst1_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst2_0_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst2_0_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst2_0_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst2_0_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst2_0_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst2_0_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst2_0_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst2_0_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst2_0                           {\
            UNSG32 uAxiMst2_0_PID                              : 16;\
            UNSG32 uAxiMst2_0_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst2_0;
            struct w32mc_wrap_AxiMst2_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst2_1_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst2_1_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst2_1_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst2_1_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst2_1_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst2_1_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst2_1_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst2_1_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst2_1                           {\
            UNSG32 uAxiMst2_1_PID                              : 16;\
            UNSG32 uAxiMst2_1_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst2_1;
            struct w32mc_wrap_AxiMst2_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst3_0_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst3_0_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst3_0_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst3_0_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst3_0_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst3_0_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst3_0_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst3_0_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst3_0                           {\
            UNSG32 uAxiMst3_0_PID                              : 16;\
            UNSG32 uAxiMst3_0_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst3_0;
            struct w32mc_wrap_AxiMst3_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst3_1_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst3_1_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst3_1_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst3_1_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst3_1_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst3_1_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst3_1_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst3_1_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst3_1                           {\
            UNSG32 uAxiMst3_1_PID                              : 16;\
            UNSG32 uAxiMst3_1_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst3_1;
            struct w32mc_wrap_AxiMst3_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst4_0_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst4_0_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst4_0_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst4_0_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst4_0_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst4_0_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst4_0_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst4_0_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst4_0                           {\
            UNSG32 uAxiMst4_0_PID                              : 16;\
            UNSG32 uAxiMst4_0_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst4_0;
            struct w32mc_wrap_AxiMst4_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxiMst4_1_PID(r32)                  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_AxiMst4_1_PID(r32,v)                _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_AxiMst4_1_PID(r16)                  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst4_1_PID(r16,v)                _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_AxiMst4_1_Mask(r32)                 _BFGET_(r32,31,16)
    #define   SET32mc_wrap_AxiMst4_1_Mask(r32,v)               _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_AxiMst4_1_Mask(r16)                 _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_AxiMst4_1_Mask(r16,v)               _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_AxiMst4_1                           {\
            UNSG32 uAxiMst4_1_PID                              : 16;\
            UNSG32 uAxiMst4_1_Mask                             : 16;\
          }
    union { UNSG32 u32mc_wrap_AxiMst4_1;
            struct w32mc_wrap_AxiMst4_1;
          };
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr0_0_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr0_1_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr0_2_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr0_3_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr1_0_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr1_1_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr2_0_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr2_1_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr3_0_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr3_1_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr4_0_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiPCntStat                                  ie_Mstr4_1_PCnt;
    ///////////////////////////////////////////////////////////
              SIE_AxiErrorMon                                  ie_AxiErrorMon_Mst0;
    ///////////////////////////////////////////////////////////
              SIE_AxiErrorMon                                  ie_AxiErrorMon_Mst1;
    ///////////////////////////////////////////////////////////
              SIE_AxiErrorMon                                  ie_AxiErrorMon_Mst2;
    ///////////////////////////////////////////////////////////
              SIE_AxiErrorMon                                  ie_AxiErrorMon_Mst3;
    ///////////////////////////////////////////////////////////
              SIE_AxiErrorMon                                  ie_AxiErrorMon_Mst4;
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_AxUrgent_Rd(r32)                    _BFGET_(r32, 4, 0)
    #define   SET32mc_wrap_AxUrgent_Rd(r32,v)                  _BFSET_(r32, 4, 0,v)
    #define   GET16mc_wrap_AxUrgent_Rd(r16)                    _BFGET_(r16, 4, 0)
    #define   SET16mc_wrap_AxUrgent_Rd(r16,v)                  _BFSET_(r16, 4, 0,v)

    #define   GET32mc_wrap_AxUrgent_Wr(r32)                    _BFGET_(r32, 9, 5)
    #define   SET32mc_wrap_AxUrgent_Wr(r32,v)                  _BFSET_(r32, 9, 5,v)
    #define   GET16mc_wrap_AxUrgent_Wr(r16)                    _BFGET_(r16, 9, 5)
    #define   SET16mc_wrap_AxUrgent_Wr(r16,v)                  _BFSET_(r16, 9, 5,v)

    #define     w32mc_wrap_AxUrgent                            {\
            UNSG32 uAxUrgent_Rd                                :  5;\
            UNSG32 uAxUrgent_Wr                                :  5;\
            UNSG32 RSVDx368_b10                                : 22;\
          }
    union { UNSG32 u32mc_wrap_AxUrgent;
            struct w32mc_wrap_AxUrgent;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_PA_MASK_Rd(r32)                     _BFGET_(r32, 9, 0)
    #define   SET32mc_wrap_PA_MASK_Rd(r32,v)                   _BFSET_(r32, 9, 0,v)
    #define   GET16mc_wrap_PA_MASK_Rd(r16)                     _BFGET_(r16, 9, 0)
    #define   SET16mc_wrap_PA_MASK_Rd(r16,v)                   _BFSET_(r16, 9, 0,v)

    #define   GET32mc_wrap_PA_MASK_Wr(r32)                     _BFGET_(r32,14,10)
    #define   SET32mc_wrap_PA_MASK_Wr(r32,v)                   _BFSET_(r32,14,10,v)
    #define   GET16mc_wrap_PA_MASK_Wr(r16)                     _BFGET_(r16,14,10)
    #define   SET16mc_wrap_PA_MASK_Wr(r16,v)                   _BFSET_(r16,14,10,v)

    #define     w32mc_wrap_PA_MASK                             {\
            UNSG32 uPA_MASK_Rd                                 : 10;\
            UNSG32 uPA_MASK_Wr                                 :  5;\
            UNSG32 RSVDx36C_b15                                : 17;\
          }
    union { UNSG32 u32mc_wrap_PA_MASK;
            struct w32mc_wrap_PA_MASK;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_P0_AxQoS_UID2MATCH_1(r32)           _BFGET_(r32, 4, 0)
    #define   SET32mc_wrap_P0_AxQoS_UID2MATCH_1(r32,v)         _BFSET_(r32, 4, 0,v)
    #define   GET16mc_wrap_P0_AxQoS_UID2MATCH_1(r16)           _BFGET_(r16, 4, 0)
    #define   SET16mc_wrap_P0_AxQoS_UID2MATCH_1(r16,v)         _BFSET_(r16, 4, 0,v)

    #define   GET32mc_wrap_P0_AxQoS_UID2MATCH_2(r32)           _BFGET_(r32, 9, 5)
    #define   SET32mc_wrap_P0_AxQoS_UID2MATCH_2(r32,v)         _BFSET_(r32, 9, 5,v)
    #define   GET16mc_wrap_P0_AxQoS_UID2MATCH_2(r16)           _BFGET_(r16, 9, 5)
    #define   SET16mc_wrap_P0_AxQoS_UID2MATCH_2(r16,v)         _BFSET_(r16, 9, 5,v)

    #define   GET32mc_wrap_P0_AxQoS_UID2MATCH_3(r32)           _BFGET_(r32,14,10)
    #define   SET32mc_wrap_P0_AxQoS_UID2MATCH_3(r32,v)         _BFSET_(r32,14,10,v)
    #define   GET16mc_wrap_P0_AxQoS_UID2MATCH_3(r16)           _BFGET_(r16,14,10)
    #define   SET16mc_wrap_P0_AxQoS_UID2MATCH_3(r16,v)         _BFSET_(r16,14,10,v)

    #define   GET32mc_wrap_P0_AxQoS_UID2MATCH_4(r32)           _BFGET_(r32,19,15)
    #define   SET32mc_wrap_P0_AxQoS_UID2MATCH_4(r32,v)         _BFSET_(r32,19,15,v)

    #define   GET32mc_wrap_P0_AxQoS_Rd4ID_1(r32)               _BFGET_(r32,23,20)
    #define   SET32mc_wrap_P0_AxQoS_Rd4ID_1(r32,v)             _BFSET_(r32,23,20,v)
    #define   GET16mc_wrap_P0_AxQoS_Rd4ID_1(r16)               _BFGET_(r16, 7, 4)
    #define   SET16mc_wrap_P0_AxQoS_Rd4ID_1(r16,v)             _BFSET_(r16, 7, 4,v)

    #define   GET32mc_wrap_P0_AxQoS_Rd4ID_2(r32)               _BFGET_(r32,27,24)
    #define   SET32mc_wrap_P0_AxQoS_Rd4ID_2(r32,v)             _BFSET_(r32,27,24,v)
    #define   GET16mc_wrap_P0_AxQoS_Rd4ID_2(r16)               _BFGET_(r16,11, 8)
    #define   SET16mc_wrap_P0_AxQoS_Rd4ID_2(r16,v)             _BFSET_(r16,11, 8,v)

    #define   GET32mc_wrap_P0_AxQoS_Rd4ID_3(r32)               _BFGET_(r32,31,28)
    #define   SET32mc_wrap_P0_AxQoS_Rd4ID_3(r32,v)             _BFSET_(r32,31,28,v)
    #define   GET16mc_wrap_P0_AxQoS_Rd4ID_3(r16)               _BFGET_(r16,15,12)
    #define   SET16mc_wrap_P0_AxQoS_Rd4ID_3(r16,v)             _BFSET_(r16,15,12,v)

    #define     w32mc_wrap_P0_AxQoS                            {\
            UNSG32 uP0_AxQoS_UID2MATCH_1                       :  5;\
            UNSG32 uP0_AxQoS_UID2MATCH_2                       :  5;\
            UNSG32 uP0_AxQoS_UID2MATCH_3                       :  5;\
            UNSG32 uP0_AxQoS_UID2MATCH_4                       :  5;\
            UNSG32 uP0_AxQoS_Rd4ID_1                           :  4;\
            UNSG32 uP0_AxQoS_Rd4ID_2                           :  4;\
            UNSG32 uP0_AxQoS_Rd4ID_3                           :  4;\
          }
    union { UNSG32 u32mc_wrap_P0_AxQoS;
            struct w32mc_wrap_P0_AxQoS;
          };
    #define   GET32mc_wrap_P0_AxQoS_Rd4ID_4(r32)               _BFGET_(r32, 3, 0)
    #define   SET32mc_wrap_P0_AxQoS_Rd4ID_4(r32,v)             _BFSET_(r32, 3, 0,v)
    #define   GET16mc_wrap_P0_AxQoS_Rd4ID_4(r16)               _BFGET_(r16, 3, 0)
    #define   SET16mc_wrap_P0_AxQoS_Rd4ID_4(r16,v)             _BFSET_(r16, 3, 0,v)

    #define   GET32mc_wrap_P0_AxQoS_Rd4ID_default(r32)         _BFGET_(r32, 7, 4)
    #define   SET32mc_wrap_P0_AxQoS_Rd4ID_default(r32,v)       _BFSET_(r32, 7, 4,v)
    #define   GET16mc_wrap_P0_AxQoS_Rd4ID_default(r16)         _BFGET_(r16, 7, 4)
    #define   SET16mc_wrap_P0_AxQoS_Rd4ID_default(r16,v)       _BFSET_(r16, 7, 4,v)

    #define   GET32mc_wrap_P0_AxQoS_Wr4ID_1(r32)               _BFGET_(r32,11, 8)
    #define   SET32mc_wrap_P0_AxQoS_Wr4ID_1(r32,v)             _BFSET_(r32,11, 8,v)
    #define   GET16mc_wrap_P0_AxQoS_Wr4ID_1(r16)               _BFGET_(r16,11, 8)
    #define   SET16mc_wrap_P0_AxQoS_Wr4ID_1(r16,v)             _BFSET_(r16,11, 8,v)

    #define   GET32mc_wrap_P0_AxQoS_Wr4ID_2(r32)               _BFGET_(r32,15,12)
    #define   SET32mc_wrap_P0_AxQoS_Wr4ID_2(r32,v)             _BFSET_(r32,15,12,v)
    #define   GET16mc_wrap_P0_AxQoS_Wr4ID_2(r16)               _BFGET_(r16,15,12)
    #define   SET16mc_wrap_P0_AxQoS_Wr4ID_2(r16,v)             _BFSET_(r16,15,12,v)

    #define   GET32mc_wrap_P0_AxQoS_Wr4ID_3(r32)               _BFGET_(r32,19,16)
    #define   SET32mc_wrap_P0_AxQoS_Wr4ID_3(r32,v)             _BFSET_(r32,19,16,v)
    #define   GET16mc_wrap_P0_AxQoS_Wr4ID_3(r16)               _BFGET_(r16, 3, 0)
    #define   SET16mc_wrap_P0_AxQoS_Wr4ID_3(r16,v)             _BFSET_(r16, 3, 0,v)

    #define   GET32mc_wrap_P0_AxQoS_Wr4ID_4(r32)               _BFGET_(r32,23,20)
    #define   SET32mc_wrap_P0_AxQoS_Wr4ID_4(r32,v)             _BFSET_(r32,23,20,v)
    #define   GET16mc_wrap_P0_AxQoS_Wr4ID_4(r16)               _BFGET_(r16, 7, 4)
    #define   SET16mc_wrap_P0_AxQoS_Wr4ID_4(r16,v)             _BFSET_(r16, 7, 4,v)

    #define   GET32mc_wrap_P0_AxQoS_Wr4ID_default(r32)         _BFGET_(r32,27,24)
    #define   SET32mc_wrap_P0_AxQoS_Wr4ID_default(r32,v)       _BFSET_(r32,27,24,v)
    #define   GET16mc_wrap_P0_AxQoS_Wr4ID_default(r16)         _BFGET_(r16,11, 8)
    #define   SET16mc_wrap_P0_AxQoS_Wr4ID_default(r16,v)       _BFSET_(r16,11, 8,v)

    #define     w32mc_wrap_P0_AxQoS1                           {\
            UNSG32 uP0_AxQoS_Rd4ID_4                           :  4;\
            UNSG32 uP0_AxQoS_Rd4ID_default                     :  4;\
            UNSG32 uP0_AxQoS_Wr4ID_1                           :  4;\
            UNSG32 uP0_AxQoS_Wr4ID_2                           :  4;\
            UNSG32 uP0_AxQoS_Wr4ID_3                           :  4;\
            UNSG32 uP0_AxQoS_Wr4ID_4                           :  4;\
            UNSG32 uP0_AxQoS_Wr4ID_default                     :  4;\
            UNSG32 RSVDx374_b28                                :  4;\
          }
    union { UNSG32 u32mc_wrap_P0_AxQoS1;
            struct w32mc_wrap_P0_AxQoS1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_P2_AxQoS_UID2MATCH_1(r32)           _BFGET_(r32, 4, 0)
    #define   SET32mc_wrap_P2_AxQoS_UID2MATCH_1(r32,v)         _BFSET_(r32, 4, 0,v)
    #define   GET16mc_wrap_P2_AxQoS_UID2MATCH_1(r16)           _BFGET_(r16, 4, 0)
    #define   SET16mc_wrap_P2_AxQoS_UID2MATCH_1(r16,v)         _BFSET_(r16, 4, 0,v)

    #define   GET32mc_wrap_P2_AxQoS_UID2MATCH_2(r32)           _BFGET_(r32, 9, 5)
    #define   SET32mc_wrap_P2_AxQoS_UID2MATCH_2(r32,v)         _BFSET_(r32, 9, 5,v)
    #define   GET16mc_wrap_P2_AxQoS_UID2MATCH_2(r16)           _BFGET_(r16, 9, 5)
    #define   SET16mc_wrap_P2_AxQoS_UID2MATCH_2(r16,v)         _BFSET_(r16, 9, 5,v)

    #define   GET32mc_wrap_P2_AxQoS_Rd4ID_1(r32)               _BFGET_(r32,13,10)
    #define   SET32mc_wrap_P2_AxQoS_Rd4ID_1(r32,v)             _BFSET_(r32,13,10,v)
    #define   GET16mc_wrap_P2_AxQoS_Rd4ID_1(r16)               _BFGET_(r16,13,10)
    #define   SET16mc_wrap_P2_AxQoS_Rd4ID_1(r16,v)             _BFSET_(r16,13,10,v)

    #define   GET32mc_wrap_P2_AxQoS_Rd4ID_2(r32)               _BFGET_(r32,17,14)
    #define   SET32mc_wrap_P2_AxQoS_Rd4ID_2(r32,v)             _BFSET_(r32,17,14,v)

    #define   GET32mc_wrap_P2_AxQoS_Wr4ID_1(r32)               _BFGET_(r32,21,18)
    #define   SET32mc_wrap_P2_AxQoS_Wr4ID_1(r32,v)             _BFSET_(r32,21,18,v)
    #define   GET16mc_wrap_P2_AxQoS_Wr4ID_1(r16)               _BFGET_(r16, 5, 2)
    #define   SET16mc_wrap_P2_AxQoS_Wr4ID_1(r16,v)             _BFSET_(r16, 5, 2,v)

    #define   GET32mc_wrap_P2_AxQoS_Wr4ID_2(r32)               _BFGET_(r32,25,22)
    #define   SET32mc_wrap_P2_AxQoS_Wr4ID_2(r32,v)             _BFSET_(r32,25,22,v)
    #define   GET16mc_wrap_P2_AxQoS_Wr4ID_2(r16)               _BFGET_(r16, 9, 6)
    #define   SET16mc_wrap_P2_AxQoS_Wr4ID_2(r16,v)             _BFSET_(r16, 9, 6,v)

    #define     w32mc_wrap_P2_AxQoS                            {\
            UNSG32 uP2_AxQoS_UID2MATCH_1                       :  5;\
            UNSG32 uP2_AxQoS_UID2MATCH_2                       :  5;\
            UNSG32 uP2_AxQoS_Rd4ID_1                           :  4;\
            UNSG32 uP2_AxQoS_Rd4ID_2                           :  4;\
            UNSG32 uP2_AxQoS_Wr4ID_1                           :  4;\
            UNSG32 uP2_AxQoS_Wr4ID_2                           :  4;\
            UNSG32 RSVDx378_b26                                :  6;\
          }
    union { UNSG32 u32mc_wrap_P2_AxQoS;
            struct w32mc_wrap_P2_AxQoS;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_Axi_Low_Pwr_Ifc_lp_req(r32)         _BFGET_(r32, 4, 0)
    #define   SET32mc_wrap_Axi_Low_Pwr_Ifc_lp_req(r32,v)       _BFSET_(r32, 4, 0,v)
    #define   GET16mc_wrap_Axi_Low_Pwr_Ifc_lp_req(r16)         _BFGET_(r16, 4, 0)
    #define   SET16mc_wrap_Axi_Low_Pwr_Ifc_lp_req(r16,v)       _BFSET_(r16, 4, 0,v)

    #define   GET32mc_wrap_Axi_Low_Pwr_Ifc_lp_ack(r32)         _BFGET_(r32, 9, 5)
    #define   SET32mc_wrap_Axi_Low_Pwr_Ifc_lp_ack(r32,v)       _BFSET_(r32, 9, 5,v)
    #define   GET16mc_wrap_Axi_Low_Pwr_Ifc_lp_ack(r16)         _BFGET_(r16, 9, 5)
    #define   SET16mc_wrap_Axi_Low_Pwr_Ifc_lp_ack(r16,v)       _BFSET_(r16, 9, 5,v)

    #define   GET32mc_wrap_Axi_Low_Pwr_Ifc_lp_active(r32)      _BFGET_(r32,14,10)
    #define   SET32mc_wrap_Axi_Low_Pwr_Ifc_lp_active(r32,v)    _BFSET_(r32,14,10,v)
    #define   GET16mc_wrap_Axi_Low_Pwr_Ifc_lp_active(r16)      _BFGET_(r16,14,10)
    #define   SET16mc_wrap_Axi_Low_Pwr_Ifc_lp_active(r16,v)    _BFSET_(r16,14,10,v)

    #define     w32mc_wrap_Axi_Low_Pwr_Ifc                     {\
            UNSG32 uAxi_Low_Pwr_Ifc_lp_req                     :  5;\
            UNSG32 uAxi_Low_Pwr_Ifc_lp_ack                     :  5;\
            UNSG32 uAxi_Low_Pwr_Ifc_lp_active                  :  5;\
            UNSG32 RSVDx37C_b15                                : 17;\
          }
    union { UNSG32 u32mc_wrap_Axi_Low_Pwr_Ifc;
            struct w32mc_wrap_Axi_Low_Pwr_Ifc;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_ddrc_low_pwr_ifc_ch0_freq(r32)      _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_ddrc_low_pwr_ifc_ch0_freq(r32,v)    _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_ddrc_low_pwr_ifc_ch0_freq(r16)      _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_ddrc_low_pwr_ifc_ch0_freq(r16,v)    _BFSET_(r16, 0, 0,v)

    #define   GET32mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain(r32) _BFGET_(r32, 1, 1)
    #define   SET32mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain(r16) _BFGET_(r16, 1, 1)
    #define   SET16mc_wrap_ddrc_low_pwr_ifc_ch0_discamdrain(r16,v) _BFSET_(r16, 1, 1,v)

    #define     w32mc_wrap_ddrc_low_pwr_ifc_ch0                {\
            UNSG32 uddrc_low_pwr_ifc_ch0_freq                  :  1;\
            UNSG32 uddrc_low_pwr_ifc_ch0_discamdrain           :  1;\
            UNSG32 RSVDx380_b2                                 : 30;\
          }
    union { UNSG32 u32mc_wrap_ddrc_low_pwr_ifc_ch0;
            struct w32mc_wrap_ddrc_low_pwr_ifc_ch0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_ddrc_low_pwr_ifc_ch1_freq(r32)      _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_ddrc_low_pwr_ifc_ch1_freq(r32,v)    _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_ddrc_low_pwr_ifc_ch1_freq(r16)      _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_ddrc_low_pwr_ifc_ch1_freq(r16,v)    _BFSET_(r16, 0, 0,v)

    #define   GET32mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain(r32) _BFGET_(r32, 1, 1)
    #define   SET32mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain(r16) _BFGET_(r16, 1, 1)
    #define   SET16mc_wrap_ddrc_low_pwr_ifc_ch1_discamdrain(r16,v) _BFSET_(r16, 1, 1,v)

    #define     w32mc_wrap_ddrc_low_pwr_ifc_ch1                {\
            UNSG32 uddrc_low_pwr_ifc_ch1_freq                  :  1;\
            UNSG32 uddrc_low_pwr_ifc_ch1_discamdrain           :  1;\
            UNSG32 RSVDx384_b2                                 : 30;\
          }
    union { UNSG32 u32mc_wrap_ddrc_low_pwr_ifc_ch1;
            struct w32mc_wrap_ddrc_low_pwr_ifc_ch1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en(r32)        _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en(r16)        _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en(r16,v)      _BFSET_(r16, 0, 0,v)

    #define   GET32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch(r32)     _BFGET_(r32, 2, 1)
    #define   SET32mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch(r32,v)   _BFSET_(r32, 2, 1,v)
    #define   GET16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch(r16)     _BFGET_(r16, 2, 1)
    #define   SET16mc_wrap_DFC_PMU_CTRL_dfc_pmu_en_ch(r16,v)   _BFSET_(r16, 2, 1,v)

    #define   GET32mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr(r32)   _BFGET_(r32, 3, 3)
    #define   SET32mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr(r32,v) _BFSET_(r32, 3, 3,v)
    #define   GET16mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr(r16)   _BFGET_(r16, 3, 3)
    #define   SET16mc_wrap_DFC_PMU_CTRL_dfc_pmu_int_clr(r16,v) _BFSET_(r16, 3, 3,v)

    #define   GET32mc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time(r32) _BFGET_(r32,19, 4)
    #define   SET32mc_wrap_DFC_PMU_CTRL_bypen_to_rsten_time(r32,v) _BFSET_(r32,19, 4,v)

    #define     w32mc_wrap_DFC_PMU_CTRL                        {\
            UNSG32 uDFC_PMU_CTRL_dfc_pmu_en                    :  1;\
            UNSG32 uDFC_PMU_CTRL_dfc_pmu_en_ch                 :  2;\
            UNSG32 uDFC_PMU_CTRL_dfc_pmu_int_clr               :  1;\
            UNSG32 uDFC_PMU_CTRL_bypen_to_rsten_time           : 16;\
            UNSG32 RSVDx388_b20                                : 12;\
          }
    union { UNSG32 u32mc_wrap_DFC_PMU_CTRL;
            struct w32mc_wrap_DFC_PMU_CTRL;
          };
    #define   GET32mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time(r32) _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time(r32,v) _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time(r16) _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_DFC_PMU_CTRL_rsten_to_newset_time(r16,v) _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time(r32) _BFGET_(r32,31,16)
    #define   SET32mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time(r32,v) _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time(r16) _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_DFC_PMU_CTRL_newset_to_rstdis_time(r16,v) _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_DFC_PMU_CTRL1                       {\
            UNSG32 uDFC_PMU_CTRL_rsten_to_newset_time          : 16;\
            UNSG32 uDFC_PMU_CTRL_newset_to_rstdis_time         : 16;\
          }
    union { UNSG32 u32mc_wrap_DFC_PMU_CTRL1;
            struct w32mc_wrap_DFC_PMU_CTRL1;
          };
    #define   GET32mc_wrap_DFC_PMU_CTRL_plllck_wait_time(r32)  _BFGET_(r32,15, 0)
    #define   SET32mc_wrap_DFC_PMU_CTRL_plllck_wait_time(r32,v) _BFSET_(r32,15, 0,v)
    #define   GET16mc_wrap_DFC_PMU_CTRL_plllck_wait_time(r16)  _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_DFC_PMU_CTRL_plllck_wait_time(r16,v) _BFSET_(r16,15, 0,v)

    #define   GET32mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time(r32) _BFGET_(r32,31,16)
    #define   SET32mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time(r32,v) _BFSET_(r32,31,16,v)
    #define   GET16mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time(r16) _BFGET_(r16,15, 0)
    #define   SET16mc_wrap_DFC_PMU_CTRL_plllck_to_bypdis_time(r16,v) _BFSET_(r16,15, 0,v)

    #define     w32mc_wrap_DFC_PMU_CTRL2                       {\
            UNSG32 uDFC_PMU_CTRL_plllck_wait_time              : 16;\
            UNSG32 uDFC_PMU_CTRL_plllck_to_bypdis_time         : 16;\
          }
    union { UNSG32 u32mc_wrap_DFC_PMU_CTRL2;
            struct w32mc_wrap_DFC_PMU_CTRL2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_ddrphy_reg_wr_broadcast(r32)        _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_ddrphy_reg_wr_broadcast(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_ddrphy_reg_wr_broadcast(r16)        _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_ddrphy_reg_wr_broadcast(r16,v)      _BFSET_(r16, 0, 0,v)

    #define     w32mc_wrap_ddrphy_reg_wr                       {\
            UNSG32 uddrphy_reg_wr_broadcast                    :  1;\
            UNSG32 RSVDx394_b1                                 : 31;\
          }
    union { UNSG32 u32mc_wrap_ddrphy_reg_wr;
            struct w32mc_wrap_ddrphy_reg_wr;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_hif_mrr_ch0_data(r32)               _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_hif_mrr_ch0_data(r32,v)             _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_hif_mrr_ch0                         {\
            UNSG32 uhif_mrr_ch0_data                           : 32;\
          }
    union { UNSG32 u32mc_wrap_hif_mrr_ch0;
            struct w32mc_wrap_hif_mrr_ch0;
          };
    #define   GET32mc_wrap_hif_mrr_ch0_valid(r32)              _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_hif_mrr_ch0_valid(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_hif_mrr_ch0_valid(r16)              _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_hif_mrr_ch0_valid(r16,v)            _BFSET_(r16, 0, 0,v)

    #define     w32mc_wrap_hif_mrr_ch01                        {\
            UNSG32 uhif_mrr_ch0_valid                          :  1;\
            UNSG32 RSVDx39C_b1                                 : 31;\
          }
    union { UNSG32 u32mc_wrap_hif_mrr_ch01;
            struct w32mc_wrap_hif_mrr_ch01;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_hif_mrr_ch1_data(r32)               _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_hif_mrr_ch1_data(r32,v)             _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_hif_mrr_ch1                         {\
            UNSG32 uhif_mrr_ch1_data                           : 32;\
          }
    union { UNSG32 u32mc_wrap_hif_mrr_ch1;
            struct w32mc_wrap_hif_mrr_ch1;
          };
    #define   GET32mc_wrap_hif_mrr_ch1_valid(r32)              _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_hif_mrr_ch1_valid(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_hif_mrr_ch1_valid(r16)              _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_hif_mrr_ch1_valid(r16,v)            _BFSET_(r16, 0, 0,v)

    #define     w32mc_wrap_hif_mrr_ch11                        {\
            UNSG32 uhif_mrr_ch1_valid                          :  1;\
            UNSG32 RSVDx3A4_b1                                 : 31;\
          }
    union { UNSG32 u32mc_wrap_hif_mrr_ch11;
            struct w32mc_wrap_hif_mrr_ch11;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_stat_ddrc_selfref_type_ch0(r32)     _BFGET_(r32, 1, 0)
    #define   SET32mc_wrap_stat_ddrc_selfref_type_ch0(r32,v)   _BFSET_(r32, 1, 0,v)
    #define   GET16mc_wrap_stat_ddrc_selfref_type_ch0(r16)     _BFGET_(r16, 1, 0)
    #define   SET16mc_wrap_stat_ddrc_selfref_type_ch0(r16,v)   _BFSET_(r16, 1, 0,v)

    #define   GET32mc_wrap_stat_ddrc_selfref_type_ch1(r32)     _BFGET_(r32, 3, 2)
    #define   SET32mc_wrap_stat_ddrc_selfref_type_ch1(r32,v)   _BFSET_(r32, 3, 2,v)
    #define   GET16mc_wrap_stat_ddrc_selfref_type_ch1(r16)     _BFGET_(r16, 3, 2)
    #define   SET16mc_wrap_stat_ddrc_selfref_type_ch1(r16,v)   _BFSET_(r16, 3, 2,v)

    #define     w32mc_wrap_stat_ddrc                           {\
            UNSG32 ustat_ddrc_selfref_type_ch0                 :  2;\
            UNSG32 ustat_ddrc_selfref_type_ch1                 :  2;\
            UNSG32 RSVDx3A8_b4                                 : 28;\
          }
    union { UNSG32 u32mc_wrap_stat_ddrc;
            struct w32mc_wrap_stat_ddrc;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_ddrphy_dto_ch0(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_ddrphy_dto_ch0(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_ddrphy_dto_ch0(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_ddrphy_dto_ch0(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32mc_wrap_ddrphy_dto_ch1(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32mc_wrap_ddrphy_dto_ch1(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16mc_wrap_ddrphy_dto_ch1(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16mc_wrap_ddrphy_dto_ch1(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32mc_wrap_ddrphy_dto                          {\
            UNSG32 uddrphy_dto_ch0                             :  1;\
            UNSG32 uddrphy_dto_ch1                             :  1;\
            UNSG32 RSVDx3AC_b2                                 : 30;\
          }
    union { UNSG32 u32mc_wrap_ddrphy_dto;
            struct w32mc_wrap_ddrphy_dto;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_PwrOkIn_TRUE(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_PwrOkIn_TRUE(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_PwrOkIn_TRUE(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_PwrOkIn_TRUE(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define     w32mc_wrap_PwrOkIn                             {\
            UNSG32 uPwrOkIn_TRUE                               :  1;\
            UNSG32 RSVDx3B0_b1                                 : 31;\
          }
    union { UNSG32 u32mc_wrap_PwrOkIn;
            struct w32mc_wrap_PwrOkIn;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_perf_log_cnt_ctrl_clear(r32)        _BFGET_(r32, 7, 0)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_clear(r32,v)      _BFSET_(r32, 7, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_clear(r16)        _BFGET_(r16, 7, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_clear(r16,v)      _BFSET_(r16, 7, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_enable(r32)       _BFGET_(r32,15, 8)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_enable(r32,v)     _BFSET_(r32,15, 8,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_enable(r16)       _BFGET_(r16,15, 8)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_enable(r16,v)     _BFSET_(r16,15, 8,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_latch(r32)        _BFGET_(r32,23,16)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_latch(r32,v)      _BFSET_(r32,23,16,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_latch(r16)        _BFGET_(r16, 7, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_latch(r16,v)      _BFSET_(r16, 7, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_clk_div(r32)      _BFGET_(r32,26,24)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_clk_div(r32,v)    _BFSET_(r32,26,24,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_clk_div(r16)      _BFGET_(r16,10, 8)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_clk_div(r16,v)    _BFSET_(r16,10, 8,v)

    #define     w32mc_wrap_perf_log_cnt_ctrl                   {\
            UNSG32 uperf_log_cnt_ctrl_clear                    :  8;\
            UNSG32 uperf_log_cnt_ctrl_enable                   :  8;\
            UNSG32 uperf_log_cnt_ctrl_latch                    :  8;\
            UNSG32 uperf_log_cnt_ctrl_clk_div                  :  3;\
            UNSG32 RSVDx3B4_b27                                :  5;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ctrl;
            struct w32mc_wrap_perf_log_cnt_ctrl;
          };
    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc0_event_sel(r32) _BFGET_(r32, 5, 0)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc0_event_sel(r32,v) _BFSET_(r32, 5, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_pc0_event_sel(r16) _BFGET_(r16, 5, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_pc0_event_sel(r16,v) _BFSET_(r16, 5, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc1_event_sel(r32) _BFGET_(r32,11, 6)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc1_event_sel(r32,v) _BFSET_(r32,11, 6,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_pc1_event_sel(r16) _BFGET_(r16,11, 6)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_pc1_event_sel(r16,v) _BFSET_(r16,11, 6,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc2_event_sel(r32) _BFGET_(r32,17,12)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc2_event_sel(r32,v) _BFSET_(r32,17,12,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc3_event_sel(r32) _BFGET_(r32,23,18)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc3_event_sel(r32,v) _BFSET_(r32,23,18,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_pc3_event_sel(r16) _BFGET_(r16, 7, 2)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_pc3_event_sel(r16,v) _BFSET_(r16, 7, 2,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc4_event_sel(r32) _BFGET_(r32,29,24)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc4_event_sel(r32,v) _BFSET_(r32,29,24,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_pc4_event_sel(r16) _BFGET_(r16,13, 8)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_pc4_event_sel(r16,v) _BFSET_(r16,13, 8,v)

    #define     w32mc_wrap_perf_log_cnt_ctrl1                  {\
            UNSG32 uperf_log_cnt_ctrl_pc0_event_sel            :  6;\
            UNSG32 uperf_log_cnt_ctrl_pc1_event_sel            :  6;\
            UNSG32 uperf_log_cnt_ctrl_pc2_event_sel            :  6;\
            UNSG32 uperf_log_cnt_ctrl_pc3_event_sel            :  6;\
            UNSG32 uperf_log_cnt_ctrl_pc4_event_sel            :  6;\
            UNSG32 RSVDx3B8_b30                                :  2;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ctrl1;
            struct w32mc_wrap_perf_log_cnt_ctrl1;
          };
    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc5_event_sel(r32) _BFGET_(r32, 5, 0)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc5_event_sel(r32,v) _BFSET_(r32, 5, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_pc5_event_sel(r16) _BFGET_(r16, 5, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_pc5_event_sel(r16,v) _BFSET_(r16, 5, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc6_event_sel(r32) _BFGET_(r32,11, 6)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc6_event_sel(r32,v) _BFSET_(r32,11, 6,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_pc6_event_sel(r16) _BFGET_(r16,11, 6)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_pc6_event_sel(r16,v) _BFSET_(r16,11, 6,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_pc7_event_sel(r32) _BFGET_(r32,17,12)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_pc7_event_sel(r32,v) _BFSET_(r32,17,12,v)

    #define     w32mc_wrap_perf_log_cnt_ctrl2                  {\
            UNSG32 uperf_log_cnt_ctrl_pc5_event_sel            :  6;\
            UNSG32 uperf_log_cnt_ctrl_pc6_event_sel            :  6;\
            UNSG32 uperf_log_cnt_ctrl_pc7_event_sel            :  6;\
            UNSG32 RSVDx3BC_b18                                : 14;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ctrl2;
            struct w32mc_wrap_perf_log_cnt_ctrl2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_perf_log_cnt_ready_cnt(r32)         _BFGET_(r32, 7, 0)
    #define   SET32mc_wrap_perf_log_cnt_ready_cnt(r32,v)       _BFSET_(r32, 7, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ready_cnt(r16)         _BFGET_(r16, 7, 0)
    #define   SET16mc_wrap_perf_log_cnt_ready_cnt(r16,v)       _BFSET_(r16, 7, 0,v)

    #define     w32mc_wrap_perf_log_cnt_ready                  {\
            UNSG32 uperf_log_cnt_ready_cnt                     :  8;\
            UNSG32 RSVDx3C0_b8                                 : 24;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ready;
            struct w32mc_wrap_perf_log_cnt_ready;
          };
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc0;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc2;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc3;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc4;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc5;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc6;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc7;
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_clear(r32)   _BFGET_(r32, 7, 0)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_clear(r32,v) _BFSET_(r32, 7, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_clear(r16)   _BFGET_(r16, 7, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_clear(r16,v) _BFSET_(r16, 7, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_enable(r32)  _BFGET_(r32,15, 8)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_enable(r32,v) _BFSET_(r32,15, 8,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_enable(r16)  _BFGET_(r16,15, 8)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_enable(r16,v) _BFSET_(r16,15, 8,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_latch(r32)   _BFGET_(r32,23,16)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_latch(r32,v) _BFSET_(r32,23,16,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_latch(r16)   _BFGET_(r16, 7, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_latch(r16,v) _BFSET_(r16, 7, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_clk_div(r32) _BFGET_(r32,26,24)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_clk_div(r32,v) _BFSET_(r32,26,24,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_clk_div(r16) _BFGET_(r16,10, 8)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_clk_div(r16,v) _BFSET_(r16,10, 8,v)

    #define     w32mc_wrap_perf_log_cnt_ctrl_dch1              {\
            UNSG32 uperf_log_cnt_ctrl_dch1_clear               :  8;\
            UNSG32 uperf_log_cnt_ctrl_dch1_enable              :  8;\
            UNSG32 uperf_log_cnt_ctrl_dch1_latch               :  8;\
            UNSG32 uperf_log_cnt_ctrl_dch1_clk_div             :  3;\
            UNSG32 RSVDx404_b27                                :  5;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ctrl_dch1;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch1;
          };
    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel(r32) _BFGET_(r32, 5, 0)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel(r32,v) _BFSET_(r32, 5, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel(r16) _BFGET_(r16, 5, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_pc0_event_sel(r16,v) _BFSET_(r16, 5, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel(r32) _BFGET_(r32,11, 6)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel(r32,v) _BFSET_(r32,11, 6,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel(r16) _BFGET_(r16,11, 6)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_pc1_event_sel(r16,v) _BFSET_(r16,11, 6,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel(r32) _BFGET_(r32,17,12)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc2_event_sel(r32,v) _BFSET_(r32,17,12,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel(r32) _BFGET_(r32,23,18)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel(r32,v) _BFSET_(r32,23,18,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel(r16) _BFGET_(r16, 7, 2)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_pc3_event_sel(r16,v) _BFSET_(r16, 7, 2,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel(r32) _BFGET_(r32,29,24)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel(r32,v) _BFSET_(r32,29,24,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel(r16) _BFGET_(r16,13, 8)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_pc4_event_sel(r16,v) _BFSET_(r16,13, 8,v)

    #define     w32mc_wrap_perf_log_cnt_ctrl_dch11             {\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc0_event_sel       :  6;\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc1_event_sel       :  6;\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc2_event_sel       :  6;\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc3_event_sel       :  6;\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc4_event_sel       :  6;\
            UNSG32 RSVDx408_b30                                :  2;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ctrl_dch11;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch11;
          };
    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel(r32) _BFGET_(r32, 5, 0)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel(r32,v) _BFSET_(r32, 5, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel(r16) _BFGET_(r16, 5, 0)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_pc5_event_sel(r16,v) _BFSET_(r16, 5, 0,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel(r32) _BFGET_(r32,11, 6)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel(r32,v) _BFSET_(r32,11, 6,v)
    #define   GET16mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel(r16) _BFGET_(r16,11, 6)
    #define   SET16mc_wrap_perf_log_cnt_ctrl_dch1_pc6_event_sel(r16,v) _BFSET_(r16,11, 6,v)

    #define   GET32mc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel(r32) _BFGET_(r32,17,12)
    #define   SET32mc_wrap_perf_log_cnt_ctrl_dch1_pc7_event_sel(r32,v) _BFSET_(r32,17,12,v)

    #define     w32mc_wrap_perf_log_cnt_ctrl_dch12             {\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc5_event_sel       :  6;\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc6_event_sel       :  6;\
            UNSG32 uperf_log_cnt_ctrl_dch1_pc7_event_sel       :  6;\
            UNSG32 RSVDx40C_b18                                : 14;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ctrl_dch12;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch12;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_perf_log_cnt_ready_dch1_cnt(r32)    _BFGET_(r32, 7, 0)
    #define   SET32mc_wrap_perf_log_cnt_ready_dch1_cnt(r32,v)  _BFSET_(r32, 7, 0,v)
    #define   GET16mc_wrap_perf_log_cnt_ready_dch1_cnt(r16)    _BFGET_(r16, 7, 0)
    #define   SET16mc_wrap_perf_log_cnt_ready_dch1_cnt(r16,v)  _BFSET_(r16, 7, 0,v)

    #define     w32mc_wrap_perf_log_cnt_ready_dch1             {\
            UNSG32 uperf_log_cnt_ready_dch1_cnt                :  8;\
            UNSG32 RSVDx410_b8                                 : 24;\
          }
    union { UNSG32 u32mc_wrap_perf_log_cnt_ready_dch1;
            struct w32mc_wrap_perf_log_cnt_ready_dch1;
          };
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc0_dch1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc1_dch1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc2_dch1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc3_dch1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc4_dch1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc5_dch1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc6_dch1;
    ///////////////////////////////////////////////////////////
              SIE_MC_Perf_CntStat                              ie_pc7_dch1;
    ///////////////////////////////////////////////////////////
             UNSG8 RSVDx454                                    [31660];
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_DDRScramCtrl_En(r32)                _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_DDRScramCtrl_En(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_DDRScramCtrl_En(r16)                _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_DDRScramCtrl_En(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32mc_wrap_DDRScramCtrl_ScramCtrl_Lock(r32)    _BFGET_(r32, 1, 1)
    #define   SET32mc_wrap_DDRScramCtrl_ScramCtrl_Lock(r32,v)  _BFSET_(r32, 1, 1,v)
    #define   GET16mc_wrap_DDRScramCtrl_ScramCtrl_Lock(r16)    _BFGET_(r16, 1, 1)
    #define   SET16mc_wrap_DDRScramCtrl_ScramCtrl_Lock(r16,v)  _BFSET_(r16, 1, 1,v)

    #define     w32mc_wrap_DDRScramCtrl                        {\
            UNSG32 uDDRScramCtrl_En                            :  1;\
            UNSG32 uDDRScramCtrl_ScramCtrl_Lock                :  1;\
            UNSG32 RSVDx8000_b2                                : 30;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl;
            struct w32mc_wrap_DDRScramCtrl;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Key0_word0(r32)        _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Key0_word0(r32,v)      _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl1                       {\
            UNSG32 uDDRScramCtrl_Key0_word0                    : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl1;
            struct w32mc_wrap_DDRScramCtrl1;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Key0_word1(r32)        _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Key0_word1(r32,v)      _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl2                       {\
            UNSG32 uDDRScramCtrl_Key0_word1                    : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl2;
            struct w32mc_wrap_DDRScramCtrl2;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Key0_word2(r32)        _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Key0_word2(r32,v)      _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl3                       {\
            UNSG32 uDDRScramCtrl_Key0_word2                    : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl3;
            struct w32mc_wrap_DDRScramCtrl3;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Key0_word3(r32)        _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Key0_word3(r32,v)      _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl4                       {\
            UNSG32 uDDRScramCtrl_Key0_word3                    : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl4;
            struct w32mc_wrap_DDRScramCtrl4;
          };
    #define   GET32mc_wrap_DDRScramCtrl_W_latency(r32)         _BFGET_(r32, 5, 0)
    #define   SET32mc_wrap_DDRScramCtrl_W_latency(r32,v)       _BFSET_(r32, 5, 0,v)
    #define   GET16mc_wrap_DDRScramCtrl_W_latency(r16)         _BFGET_(r16, 5, 0)
    #define   SET16mc_wrap_DDRScramCtrl_W_latency(r16,v)       _BFSET_(r16, 5, 0,v)

    #define   GET32mc_wrap_DDRScramCtrl_R_latency(r32)         _BFGET_(r32,11, 6)
    #define   SET32mc_wrap_DDRScramCtrl_R_latency(r32,v)       _BFSET_(r32,11, 6,v)
    #define   GET16mc_wrap_DDRScramCtrl_R_latency(r16)         _BFGET_(r16,11, 6)
    #define   SET16mc_wrap_DDRScramCtrl_R_latency(r16,v)       _BFSET_(r16,11, 6,v)

    #define   GET32mc_wrap_DDRScramCtrl_cal_latency(r32)       _BFGET_(r32,15,12)
    #define   SET32mc_wrap_DDRScramCtrl_cal_latency(r32,v)     _BFSET_(r32,15,12,v)
    #define   GET16mc_wrap_DDRScramCtrl_cal_latency(r16)       _BFGET_(r16,15,12)
    #define   SET16mc_wrap_DDRScramCtrl_cal_latency(r16,v)     _BFSET_(r16,15,12,v)

    #define   GET32mc_wrap_DDRScramCtrl_wdata_phase(r32)       _BFGET_(r32,17,16)
    #define   SET32mc_wrap_DDRScramCtrl_wdata_phase(r32,v)     _BFSET_(r32,17,16,v)
    #define   GET16mc_wrap_DDRScramCtrl_wdata_phase(r16)       _BFGET_(r16, 1, 0)
    #define   SET16mc_wrap_DDRScramCtrl_wdata_phase(r16,v)     _BFSET_(r16, 1, 0,v)

    #define   GET32mc_wrap_DDRScramCtrl_num_pipeline(r32)      _BFGET_(r32,21,18)
    #define   SET32mc_wrap_DDRScramCtrl_num_pipeline(r32,v)    _BFSET_(r32,21,18,v)
    #define   GET16mc_wrap_DDRScramCtrl_num_pipeline(r16)      _BFGET_(r16, 5, 2)
    #define   SET16mc_wrap_DDRScramCtrl_num_pipeline(r16,v)    _BFSET_(r16, 5, 2,v)

    #define   GET32mc_wrap_DDRScramCtrl_Ch1_En(r32)            _BFGET_(r32,22,22)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_En(r32,v)          _BFSET_(r32,22,22,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch1_En(r16)            _BFGET_(r16, 6, 6)
    #define   SET16mc_wrap_DDRScramCtrl_Ch1_En(r16,v)          _BFSET_(r16, 6, 6,v)

    #define     w32mc_wrap_DDRScramCtrl5                       {\
            UNSG32 uDDRScramCtrl_W_latency                     :  6;\
            UNSG32 uDDRScramCtrl_R_latency                     :  6;\
            UNSG32 uDDRScramCtrl_cal_latency                   :  4;\
            UNSG32 uDDRScramCtrl_wdata_phase                   :  2;\
            UNSG32 uDDRScramCtrl_num_pipeline                  :  4;\
            UNSG32 uDDRScramCtrl_Ch1_En                        :  1;\
            UNSG32 RSVDx8014_b23                               :  9;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl5;
            struct w32mc_wrap_DDRScramCtrl5;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Ch1_Key0_word0(r32)    _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_Key0_word0(r32,v)  _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl6                       {\
            UNSG32 uDDRScramCtrl_Ch1_Key0_word0                : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl6;
            struct w32mc_wrap_DDRScramCtrl6;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Ch1_Key0_word1(r32)    _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_Key0_word1(r32,v)  _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl7                       {\
            UNSG32 uDDRScramCtrl_Ch1_Key0_word1                : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl7;
            struct w32mc_wrap_DDRScramCtrl7;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Ch1_Key0_word2(r32)    _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_Key0_word2(r32,v)  _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl8                       {\
            UNSG32 uDDRScramCtrl_Ch1_Key0_word2                : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl8;
            struct w32mc_wrap_DDRScramCtrl8;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Ch1_Key0_word3(r32)    _BFGET_(r32,31, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_Key0_word3(r32,v)  _BFSET_(r32,31, 0,v)

    #define     w32mc_wrap_DDRScramCtrl9                       {\
            UNSG32 uDDRScramCtrl_Ch1_Key0_word3                : 32;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl9;
            struct w32mc_wrap_DDRScramCtrl9;
          };
    #define   GET32mc_wrap_DDRScramCtrl_Ch1_W_latency(r32)     _BFGET_(r32, 5, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_W_latency(r32,v)   _BFSET_(r32, 5, 0,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch1_W_latency(r16)     _BFGET_(r16, 5, 0)
    #define   SET16mc_wrap_DDRScramCtrl_Ch1_W_latency(r16,v)   _BFSET_(r16, 5, 0,v)

    #define   GET32mc_wrap_DDRScramCtrl_Ch1_R_latency(r32)     _BFGET_(r32,11, 6)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_R_latency(r32,v)   _BFSET_(r32,11, 6,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch1_R_latency(r16)     _BFGET_(r16,11, 6)
    #define   SET16mc_wrap_DDRScramCtrl_Ch1_R_latency(r16,v)   _BFSET_(r16,11, 6,v)

    #define   GET32mc_wrap_DDRScramCtrl_Ch1_cal_latency(r32)   _BFGET_(r32,15,12)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_cal_latency(r32,v) _BFSET_(r32,15,12,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch1_cal_latency(r16)   _BFGET_(r16,15,12)
    #define   SET16mc_wrap_DDRScramCtrl_Ch1_cal_latency(r16,v) _BFSET_(r16,15,12,v)

    #define   GET32mc_wrap_DDRScramCtrl_Ch1_wdata_phase(r32)   _BFGET_(r32,17,16)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_wdata_phase(r32,v) _BFSET_(r32,17,16,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch1_wdata_phase(r16)   _BFGET_(r16, 1, 0)
    #define   SET16mc_wrap_DDRScramCtrl_Ch1_wdata_phase(r16,v) _BFSET_(r16, 1, 0,v)

    #define   GET32mc_wrap_DDRScramCtrl_Ch1_num_pipeline(r32)  _BFGET_(r32,21,18)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_num_pipeline(r32,v) _BFSET_(r32,21,18,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch1_num_pipeline(r16)  _BFGET_(r16, 5, 2)
    #define   SET16mc_wrap_DDRScramCtrl_Ch1_num_pipeline(r16,v) _BFSET_(r16, 5, 2,v)

    #define   GET32mc_wrap_DDRScramCtrl_Ch0_dbi_mode(r32)      _BFGET_(r32,23,22)
    #define   SET32mc_wrap_DDRScramCtrl_Ch0_dbi_mode(r32,v)    _BFSET_(r32,23,22,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch0_dbi_mode(r16)      _BFGET_(r16, 7, 6)
    #define   SET16mc_wrap_DDRScramCtrl_Ch0_dbi_mode(r16,v)    _BFSET_(r16, 7, 6,v)

    #define   GET32mc_wrap_DDRScramCtrl_Ch1_dbi_mode(r32)      _BFGET_(r32,25,24)
    #define   SET32mc_wrap_DDRScramCtrl_Ch1_dbi_mode(r32,v)    _BFSET_(r32,25,24,v)
    #define   GET16mc_wrap_DDRScramCtrl_Ch1_dbi_mode(r16)      _BFGET_(r16, 9, 8)
    #define   SET16mc_wrap_DDRScramCtrl_Ch1_dbi_mode(r16,v)    _BFSET_(r16, 9, 8,v)

    #define   GET32mc_wrap_DDRScramCtrl_sdram_type(r32)        _BFGET_(r32,29,26)
    #define   SET32mc_wrap_DDRScramCtrl_sdram_type(r32,v)      _BFSET_(r32,29,26,v)
    #define   GET16mc_wrap_DDRScramCtrl_sdram_type(r16)        _BFGET_(r16,13,10)
    #define   SET16mc_wrap_DDRScramCtrl_sdram_type(r16,v)      _BFSET_(r16,13,10,v)

    #define     w32mc_wrap_DDRScramCtrl10                      {\
            UNSG32 uDDRScramCtrl_Ch1_W_latency                 :  6;\
            UNSG32 uDDRScramCtrl_Ch1_R_latency                 :  6;\
            UNSG32 uDDRScramCtrl_Ch1_cal_latency               :  4;\
            UNSG32 uDDRScramCtrl_Ch1_wdata_phase               :  2;\
            UNSG32 uDDRScramCtrl_Ch1_num_pipeline              :  4;\
            UNSG32 uDDRScramCtrl_Ch0_dbi_mode                  :  2;\
            UNSG32 uDDRScramCtrl_Ch1_dbi_mode                  :  2;\
            UNSG32 uDDRScramCtrl_sdram_type                    :  4;\
            UNSG32 RSVDx8028_b30                               :  2;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl10;
            struct w32mc_wrap_DDRScramCtrl10;
          };
    #define   GET32mc_wrap_DDRScramCtrl_sdram_burst_length(r32) _BFGET_(r32, 2, 0)
    #define   SET32mc_wrap_DDRScramCtrl_sdram_burst_length(r32,v) _BFSET_(r32, 2, 0,v)
    #define   GET16mc_wrap_DDRScramCtrl_sdram_burst_length(r16) _BFGET_(r16, 2, 0)
    #define   SET16mc_wrap_DDRScramCtrl_sdram_burst_length(r16,v) _BFSET_(r16, 2, 0,v)

    #define     w32mc_wrap_DDRScramCtrl11                      {\
            UNSG32 uDDRScramCtrl_sdram_burst_length            :  3;\
            UNSG32 RSVDx802C_b3                                : 29;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl11;
            struct w32mc_wrap_DDRScramCtrl11;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32mc_wrap_DDRScramCtrl_Secure_Key(r32)        _BFGET_(r32, 0, 0)
    #define   SET32mc_wrap_DDRScramCtrl_Secure_Key(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16mc_wrap_DDRScramCtrl_Secure_Key(r16)        _BFGET_(r16, 0, 0)
    #define   SET16mc_wrap_DDRScramCtrl_Secure_Key(r16,v)      _BFSET_(r16, 0, 0,v)

    #define     w32mc_wrap_DDRScramCtrl_Secure                 {\
            UNSG32 uDDRScramCtrl_Secure_Key                    :  1;\
            UNSG32 RSVDx8030_b1                                : 31;\
          }
    union { UNSG32 u32mc_wrap_DDRScramCtrl_Secure;
            struct w32mc_wrap_DDRScramCtrl_Secure;
          };
    ///////////////////////////////////////////////////////////
    } SIE_mc_wrap;

    typedef union  T32mc_wrap_MC_StickyRstn
          { UNSG32 u32;
            struct w32mc_wrap_MC_StickyRstn;
                 } T32mc_wrap_MC_StickyRstn;
    typedef union  T32mc_wrap_DDRPHY_BypassPClk
          { UNSG32 u32;
            struct w32mc_wrap_DDRPHY_BypassPClk;
                 } T32mc_wrap_DDRPHY_BypassPClk;
    typedef union  T32mc_wrap_AxiPCntCTRL
          { UNSG32 u32;
            struct w32mc_wrap_AxiPCntCTRL;
                 } T32mc_wrap_AxiPCntCTRL;
    typedef union  T32mc_wrap_AxiPCntCTRL1
          { UNSG32 u32;
            struct w32mc_wrap_AxiPCntCTRL1;
                 } T32mc_wrap_AxiPCntCTRL1;
    typedef union  T32mc_wrap_AxiMst0_0
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst0_0;
                 } T32mc_wrap_AxiMst0_0;
    typedef union  T32mc_wrap_AxiMst0_1
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst0_1;
                 } T32mc_wrap_AxiMst0_1;
    typedef union  T32mc_wrap_AxiMst0_2
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst0_2;
                 } T32mc_wrap_AxiMst0_2;
    typedef union  T32mc_wrap_AxiMst0_3
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst0_3;
                 } T32mc_wrap_AxiMst0_3;
    typedef union  T32mc_wrap_AxiMst1_0
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst1_0;
                 } T32mc_wrap_AxiMst1_0;
    typedef union  T32mc_wrap_AxiMst1_1
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst1_1;
                 } T32mc_wrap_AxiMst1_1;
    typedef union  T32mc_wrap_AxiMst2_0
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst2_0;
                 } T32mc_wrap_AxiMst2_0;
    typedef union  T32mc_wrap_AxiMst2_1
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst2_1;
                 } T32mc_wrap_AxiMst2_1;
    typedef union  T32mc_wrap_AxiMst3_0
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst3_0;
                 } T32mc_wrap_AxiMst3_0;
    typedef union  T32mc_wrap_AxiMst3_1
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst3_1;
                 } T32mc_wrap_AxiMst3_1;
    typedef union  T32mc_wrap_AxiMst4_0
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst4_0;
                 } T32mc_wrap_AxiMst4_0;
    typedef union  T32mc_wrap_AxiMst4_1
          { UNSG32 u32;
            struct w32mc_wrap_AxiMst4_1;
                 } T32mc_wrap_AxiMst4_1;
    typedef union  T32mc_wrap_AxUrgent
          { UNSG32 u32;
            struct w32mc_wrap_AxUrgent;
                 } T32mc_wrap_AxUrgent;
    typedef union  T32mc_wrap_PA_MASK
          { UNSG32 u32;
            struct w32mc_wrap_PA_MASK;
                 } T32mc_wrap_PA_MASK;
    typedef union  T32mc_wrap_P0_AxQoS
          { UNSG32 u32;
            struct w32mc_wrap_P0_AxQoS;
                 } T32mc_wrap_P0_AxQoS;
    typedef union  T32mc_wrap_P0_AxQoS1
          { UNSG32 u32;
            struct w32mc_wrap_P0_AxQoS1;
                 } T32mc_wrap_P0_AxQoS1;
    typedef union  T32mc_wrap_P2_AxQoS
          { UNSG32 u32;
            struct w32mc_wrap_P2_AxQoS;
                 } T32mc_wrap_P2_AxQoS;
    typedef union  T32mc_wrap_Axi_Low_Pwr_Ifc
          { UNSG32 u32;
            struct w32mc_wrap_Axi_Low_Pwr_Ifc;
                 } T32mc_wrap_Axi_Low_Pwr_Ifc;
    typedef union  T32mc_wrap_ddrc_low_pwr_ifc_ch0
          { UNSG32 u32;
            struct w32mc_wrap_ddrc_low_pwr_ifc_ch0;
                 } T32mc_wrap_ddrc_low_pwr_ifc_ch0;
    typedef union  T32mc_wrap_ddrc_low_pwr_ifc_ch1
          { UNSG32 u32;
            struct w32mc_wrap_ddrc_low_pwr_ifc_ch1;
                 } T32mc_wrap_ddrc_low_pwr_ifc_ch1;
    typedef union  T32mc_wrap_DFC_PMU_CTRL
          { UNSG32 u32;
            struct w32mc_wrap_DFC_PMU_CTRL;
                 } T32mc_wrap_DFC_PMU_CTRL;
    typedef union  T32mc_wrap_DFC_PMU_CTRL1
          { UNSG32 u32;
            struct w32mc_wrap_DFC_PMU_CTRL1;
                 } T32mc_wrap_DFC_PMU_CTRL1;
    typedef union  T32mc_wrap_DFC_PMU_CTRL2
          { UNSG32 u32;
            struct w32mc_wrap_DFC_PMU_CTRL2;
                 } T32mc_wrap_DFC_PMU_CTRL2;
    typedef union  T32mc_wrap_ddrphy_reg_wr
          { UNSG32 u32;
            struct w32mc_wrap_ddrphy_reg_wr;
                 } T32mc_wrap_ddrphy_reg_wr;
    typedef union  T32mc_wrap_hif_mrr_ch0
          { UNSG32 u32;
            struct w32mc_wrap_hif_mrr_ch0;
                 } T32mc_wrap_hif_mrr_ch0;
    typedef union  T32mc_wrap_hif_mrr_ch01
          { UNSG32 u32;
            struct w32mc_wrap_hif_mrr_ch01;
                 } T32mc_wrap_hif_mrr_ch01;
    typedef union  T32mc_wrap_hif_mrr_ch1
          { UNSG32 u32;
            struct w32mc_wrap_hif_mrr_ch1;
                 } T32mc_wrap_hif_mrr_ch1;
    typedef union  T32mc_wrap_hif_mrr_ch11
          { UNSG32 u32;
            struct w32mc_wrap_hif_mrr_ch11;
                 } T32mc_wrap_hif_mrr_ch11;
    typedef union  T32mc_wrap_stat_ddrc
          { UNSG32 u32;
            struct w32mc_wrap_stat_ddrc;
                 } T32mc_wrap_stat_ddrc;
    typedef union  T32mc_wrap_ddrphy_dto
          { UNSG32 u32;
            struct w32mc_wrap_ddrphy_dto;
                 } T32mc_wrap_ddrphy_dto;
    typedef union  T32mc_wrap_PwrOkIn
          { UNSG32 u32;
            struct w32mc_wrap_PwrOkIn;
                 } T32mc_wrap_PwrOkIn;
    typedef union  T32mc_wrap_perf_log_cnt_ctrl
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ctrl;
                 } T32mc_wrap_perf_log_cnt_ctrl;
    typedef union  T32mc_wrap_perf_log_cnt_ctrl1
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ctrl1;
                 } T32mc_wrap_perf_log_cnt_ctrl1;
    typedef union  T32mc_wrap_perf_log_cnt_ctrl2
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ctrl2;
                 } T32mc_wrap_perf_log_cnt_ctrl2;
    typedef union  T32mc_wrap_perf_log_cnt_ready
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ready;
                 } T32mc_wrap_perf_log_cnt_ready;
    typedef union  T32mc_wrap_perf_log_cnt_ctrl_dch1
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch1;
                 } T32mc_wrap_perf_log_cnt_ctrl_dch1;
    typedef union  T32mc_wrap_perf_log_cnt_ctrl_dch11
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch11;
                 } T32mc_wrap_perf_log_cnt_ctrl_dch11;
    typedef union  T32mc_wrap_perf_log_cnt_ctrl_dch12
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch12;
                 } T32mc_wrap_perf_log_cnt_ctrl_dch12;
    typedef union  T32mc_wrap_perf_log_cnt_ready_dch1
          { UNSG32 u32;
            struct w32mc_wrap_perf_log_cnt_ready_dch1;
                 } T32mc_wrap_perf_log_cnt_ready_dch1;
    typedef union  T32mc_wrap_DDRScramCtrl
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl;
                 } T32mc_wrap_DDRScramCtrl;
    typedef union  T32mc_wrap_DDRScramCtrl1
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl1;
                 } T32mc_wrap_DDRScramCtrl1;
    typedef union  T32mc_wrap_DDRScramCtrl2
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl2;
                 } T32mc_wrap_DDRScramCtrl2;
    typedef union  T32mc_wrap_DDRScramCtrl3
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl3;
                 } T32mc_wrap_DDRScramCtrl3;
    typedef union  T32mc_wrap_DDRScramCtrl4
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl4;
                 } T32mc_wrap_DDRScramCtrl4;
    typedef union  T32mc_wrap_DDRScramCtrl5
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl5;
                 } T32mc_wrap_DDRScramCtrl5;
    typedef union  T32mc_wrap_DDRScramCtrl6
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl6;
                 } T32mc_wrap_DDRScramCtrl6;
    typedef union  T32mc_wrap_DDRScramCtrl7
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl7;
                 } T32mc_wrap_DDRScramCtrl7;
    typedef union  T32mc_wrap_DDRScramCtrl8
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl8;
                 } T32mc_wrap_DDRScramCtrl8;
    typedef union  T32mc_wrap_DDRScramCtrl9
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl9;
                 } T32mc_wrap_DDRScramCtrl9;
    typedef union  T32mc_wrap_DDRScramCtrl10
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl10;
                 } T32mc_wrap_DDRScramCtrl10;
    typedef union  T32mc_wrap_DDRScramCtrl11
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl11;
                 } T32mc_wrap_DDRScramCtrl11;
    typedef union  T32mc_wrap_DDRScramCtrl_Secure
          { UNSG32 u32;
            struct w32mc_wrap_DDRScramCtrl_Secure;
                 } T32mc_wrap_DDRScramCtrl_Secure;
    ///////////////////////////////////////////////////////////

    typedef union  Tmc_wrap_MC_StickyRstn
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_MC_StickyRstn;
                   };
                 } Tmc_wrap_MC_StickyRstn;
    typedef union  Tmc_wrap_DDRPHY_BypassPClk
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_DDRPHY_BypassPClk;
                   };
                 } Tmc_wrap_DDRPHY_BypassPClk;
    typedef union  Tmc_wrap_AxiPCntCTRL
          { UNSG32 u32[2];
            struct {
            struct w32mc_wrap_AxiPCntCTRL;
            struct w32mc_wrap_AxiPCntCTRL1;
                   };
                 } Tmc_wrap_AxiPCntCTRL;
    typedef union  Tmc_wrap_AxiMst0_0
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst0_0;
                   };
                 } Tmc_wrap_AxiMst0_0;
    typedef union  Tmc_wrap_AxiMst0_1
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst0_1;
                   };
                 } Tmc_wrap_AxiMst0_1;
    typedef union  Tmc_wrap_AxiMst0_2
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst0_2;
                   };
                 } Tmc_wrap_AxiMst0_2;
    typedef union  Tmc_wrap_AxiMst0_3
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst0_3;
                   };
                 } Tmc_wrap_AxiMst0_3;
    typedef union  Tmc_wrap_AxiMst1_0
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst1_0;
                   };
                 } Tmc_wrap_AxiMst1_0;
    typedef union  Tmc_wrap_AxiMst1_1
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst1_1;
                   };
                 } Tmc_wrap_AxiMst1_1;
    typedef union  Tmc_wrap_AxiMst2_0
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst2_0;
                   };
                 } Tmc_wrap_AxiMst2_0;
    typedef union  Tmc_wrap_AxiMst2_1
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst2_1;
                   };
                 } Tmc_wrap_AxiMst2_1;
    typedef union  Tmc_wrap_AxiMst3_0
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst3_0;
                   };
                 } Tmc_wrap_AxiMst3_0;
    typedef union  Tmc_wrap_AxiMst3_1
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst3_1;
                   };
                 } Tmc_wrap_AxiMst3_1;
    typedef union  Tmc_wrap_AxiMst4_0
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst4_0;
                   };
                 } Tmc_wrap_AxiMst4_0;
    typedef union  Tmc_wrap_AxiMst4_1
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxiMst4_1;
                   };
                 } Tmc_wrap_AxiMst4_1;
    typedef union  Tmc_wrap_AxUrgent
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_AxUrgent;
                   };
                 } Tmc_wrap_AxUrgent;
    typedef union  Tmc_wrap_PA_MASK
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_PA_MASK;
                   };
                 } Tmc_wrap_PA_MASK;
    typedef union  Tmc_wrap_P0_AxQoS
          { UNSG32 u32[2];
            struct {
            struct w32mc_wrap_P0_AxQoS;
            struct w32mc_wrap_P0_AxQoS1;
                   };
                 } Tmc_wrap_P0_AxQoS;
    typedef union  Tmc_wrap_P2_AxQoS
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_P2_AxQoS;
                   };
                 } Tmc_wrap_P2_AxQoS;
    typedef union  Tmc_wrap_Axi_Low_Pwr_Ifc
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_Axi_Low_Pwr_Ifc;
                   };
                 } Tmc_wrap_Axi_Low_Pwr_Ifc;
    typedef union  Tmc_wrap_ddrc_low_pwr_ifc_ch0
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_ddrc_low_pwr_ifc_ch0;
                   };
                 } Tmc_wrap_ddrc_low_pwr_ifc_ch0;
    typedef union  Tmc_wrap_ddrc_low_pwr_ifc_ch1
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_ddrc_low_pwr_ifc_ch1;
                   };
                 } Tmc_wrap_ddrc_low_pwr_ifc_ch1;
    typedef union  Tmc_wrap_DFC_PMU_CTRL
          { UNSG32 u32[3];
            struct {
            struct w32mc_wrap_DFC_PMU_CTRL;
            struct w32mc_wrap_DFC_PMU_CTRL1;
            struct w32mc_wrap_DFC_PMU_CTRL2;
                   };
                 } Tmc_wrap_DFC_PMU_CTRL;
    typedef union  Tmc_wrap_ddrphy_reg_wr
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_ddrphy_reg_wr;
                   };
                 } Tmc_wrap_ddrphy_reg_wr;
    typedef union  Tmc_wrap_hif_mrr_ch0
          { UNSG32 u32[2];
            struct {
            struct w32mc_wrap_hif_mrr_ch0;
            struct w32mc_wrap_hif_mrr_ch01;
                   };
                 } Tmc_wrap_hif_mrr_ch0;
    typedef union  Tmc_wrap_hif_mrr_ch1
          { UNSG32 u32[2];
            struct {
            struct w32mc_wrap_hif_mrr_ch1;
            struct w32mc_wrap_hif_mrr_ch11;
                   };
                 } Tmc_wrap_hif_mrr_ch1;
    typedef union  Tmc_wrap_stat_ddrc
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_stat_ddrc;
                   };
                 } Tmc_wrap_stat_ddrc;
    typedef union  Tmc_wrap_ddrphy_dto
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_ddrphy_dto;
                   };
                 } Tmc_wrap_ddrphy_dto;
    typedef union  Tmc_wrap_PwrOkIn
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_PwrOkIn;
                   };
                 } Tmc_wrap_PwrOkIn;
    typedef union  Tmc_wrap_perf_log_cnt_ctrl
          { UNSG32 u32[3];
            struct {
            struct w32mc_wrap_perf_log_cnt_ctrl;
            struct w32mc_wrap_perf_log_cnt_ctrl1;
            struct w32mc_wrap_perf_log_cnt_ctrl2;
                   };
                 } Tmc_wrap_perf_log_cnt_ctrl;
    typedef union  Tmc_wrap_perf_log_cnt_ready
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_perf_log_cnt_ready;
                   };
                 } Tmc_wrap_perf_log_cnt_ready;
    typedef union  Tmc_wrap_perf_log_cnt_ctrl_dch1
          { UNSG32 u32[3];
            struct {
            struct w32mc_wrap_perf_log_cnt_ctrl_dch1;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch11;
            struct w32mc_wrap_perf_log_cnt_ctrl_dch12;
                   };
                 } Tmc_wrap_perf_log_cnt_ctrl_dch1;
    typedef union  Tmc_wrap_perf_log_cnt_ready_dch1
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_perf_log_cnt_ready_dch1;
                   };
                 } Tmc_wrap_perf_log_cnt_ready_dch1;
    typedef union  Tmc_wrap_DDRScramCtrl
          { UNSG32 u32[12];
            struct {
            struct w32mc_wrap_DDRScramCtrl;
            struct w32mc_wrap_DDRScramCtrl1;
            struct w32mc_wrap_DDRScramCtrl2;
            struct w32mc_wrap_DDRScramCtrl3;
            struct w32mc_wrap_DDRScramCtrl4;
            struct w32mc_wrap_DDRScramCtrl5;
            struct w32mc_wrap_DDRScramCtrl6;
            struct w32mc_wrap_DDRScramCtrl7;
            struct w32mc_wrap_DDRScramCtrl8;
            struct w32mc_wrap_DDRScramCtrl9;
            struct w32mc_wrap_DDRScramCtrl10;
            struct w32mc_wrap_DDRScramCtrl11;
                   };
                 } Tmc_wrap_DDRScramCtrl;
    typedef union  Tmc_wrap_DDRScramCtrl_Secure
          { UNSG32 u32[1];
            struct {
            struct w32mc_wrap_DDRScramCtrl_Secure;
                   };
                 } Tmc_wrap_DDRScramCtrl_Secure;

    ///////////////////////////////////////////////////////////
     SIGN32 mc_wrap_drvrd(SIE_mc_wrap *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 mc_wrap_drvwr(SIE_mc_wrap *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void mc_wrap_reset(SIE_mc_wrap *p);
     SIGN32 mc_wrap_cmp  (SIE_mc_wrap *p, SIE_mc_wrap *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define mc_wrap_check(p,pie,pfx,hLOG) mc_wrap_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define mc_wrap_print(p,    pfx,hLOG) mc_wrap_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: mc_wrap
////////////////////////////////////////////////////////////



#ifdef __cplusplus
  }
#endif
#pragma  pack()

#endif
//////
/// ENDOFFILE: mc_wrap.h
////////////////////////////////////////////////////////////

