$date
  Sun Sep 10 01:05:26 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_2x1_tb $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # sel_tb $end
$var reg 1 $ c_tb $end
$scope module dut $end
$var reg 1 % a_i $end
$var reg 1 & b_i $end
$var reg 1 ' sel_i $end
$var reg 1 ( c_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#50000000
1#
1'
#100000000
1"
0#
1&
0'
#150000000
1#
1$
1'
1(
#200000000
1!
0"
0#
1%
0&
0'
#250000000
1#
0$
1'
0(
#300000000
1"
0#
1$
1&
0'
1(
#350000000
1#
1'
#400000000
0!
0"
0#
0$
0%
0&
0'
0(
#450000000
1#
1'
#500000000
1"
0#
1&
0'
#550000000
1#
1$
1'
1(
#600000000
1!
0"
0#
1%
0&
0'
