#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55fe8763b130 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v0x55fe8765fb10_0 .var "clk", 0 0;
v0x55fe8765fbd0_0 .net "rd1", 31 0, L_0x55fe87670730;  1 drivers
v0x55fe8765fc70_0 .net "rd2", 31 0, L_0x55fe87670e50;  1 drivers
v0x55fe8765fd40_0 .var "reset", 0 0;
v0x55fe8765fe10_0 .var "rs1", 4 0;
v0x55fe8765feb0_0 .var "rs2", 4 0;
v0x55fe8765ff80_0 .var "rw", 4 0;
v0x55fe87660050_0 .var "rwd", 31 0;
v0x55fe87660120_0 .var "write", 0 0;
S_0x55fe8763b2c0 .scope module, "registers" "reg_file" 2 21, 3 14 0, S_0x55fe8763b130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /OUTPUT 32 "rd2";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 5 "rw";
    .port_info 8 /INPUT 32 "rwd";
v0x55fe875f9dd0_0 .net *"_ivl_0", 31 0, L_0x55fe876601f0;  1 drivers
v0x55fe8765e4a0_0 .net *"_ivl_10", 31 0, L_0x55fe876704c0;  1 drivers
v0x55fe8765e580_0 .net *"_ivl_12", 6 0, L_0x55fe876705c0;  1 drivers
L_0x7f35aa5bf0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe8765e640_0 .net *"_ivl_15", 1 0, L_0x7f35aa5bf0f0;  1 drivers
v0x55fe8765e720_0 .net *"_ivl_18", 31 0, L_0x55fe87670910;  1 drivers
L_0x7f35aa5bf138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe8765e850_0 .net *"_ivl_21", 26 0, L_0x7f35aa5bf138;  1 drivers
L_0x7f35aa5bf180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe8765e930_0 .net/2u *"_ivl_22", 31 0, L_0x7f35aa5bf180;  1 drivers
v0x55fe8765ea10_0 .net *"_ivl_24", 0 0, L_0x55fe87670ae0;  1 drivers
L_0x7f35aa5bf1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe8765ead0_0 .net/2u *"_ivl_26", 31 0, L_0x7f35aa5bf1c8;  1 drivers
v0x55fe8765ebb0_0 .net *"_ivl_28", 31 0, L_0x55fe87670c20;  1 drivers
L_0x7f35aa5bf018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe8765ec90_0 .net *"_ivl_3", 26 0, L_0x7f35aa5bf018;  1 drivers
v0x55fe8765ed70_0 .net *"_ivl_30", 6 0, L_0x55fe87670d10;  1 drivers
L_0x7f35aa5bf210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fe8765ee50_0 .net *"_ivl_33", 1 0, L_0x7f35aa5bf210;  1 drivers
L_0x7f35aa5bf060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe8765ef30_0 .net/2u *"_ivl_4", 31 0, L_0x7f35aa5bf060;  1 drivers
v0x55fe8765f010_0 .net *"_ivl_6", 0 0, L_0x55fe87670350;  1 drivers
L_0x7f35aa5bf0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe8765f0d0_0 .net/2u *"_ivl_8", 31 0, L_0x7f35aa5bf0a8;  1 drivers
v0x55fe8765f1b0_0 .net "clk", 0 0, v0x55fe8765fb10_0;  1 drivers
v0x55fe8765f270 .array "r", 0 31, 31 0;
v0x55fe8765f330_0 .net "rd1", 31 0, L_0x55fe87670730;  alias, 1 drivers
v0x55fe8765f410_0 .net "rd2", 31 0, L_0x55fe87670e50;  alias, 1 drivers
v0x55fe8765f4f0_0 .net "reset", 0 0, v0x55fe8765fd40_0;  1 drivers
v0x55fe8765f5b0_0 .net "rs1", 4 0, v0x55fe8765fe10_0;  1 drivers
v0x55fe8765f690_0 .net "rs2", 4 0, v0x55fe8765feb0_0;  1 drivers
v0x55fe8765f770_0 .net "rw", 4 0, v0x55fe8765ff80_0;  1 drivers
v0x55fe8765f850_0 .net "rwd", 31 0, v0x55fe87660050_0;  1 drivers
v0x55fe8765f930_0 .net "write", 0 0, v0x55fe87660120_0;  1 drivers
E_0x55fe876331b0 .event posedge, v0x55fe8765f1b0_0;
E_0x55fe876335f0 .event posedge, v0x55fe8765f4f0_0;
L_0x55fe876601f0 .concat [ 5 27 0 0], v0x55fe8765fe10_0, L_0x7f35aa5bf018;
L_0x55fe87670350 .cmp/eq 32, L_0x55fe876601f0, L_0x7f35aa5bf060;
L_0x55fe876704c0 .array/port v0x55fe8765f270, L_0x55fe876705c0;
L_0x55fe876705c0 .concat [ 5 2 0 0], v0x55fe8765fe10_0, L_0x7f35aa5bf0f0;
L_0x55fe87670730 .functor MUXZ 32, L_0x55fe876704c0, L_0x7f35aa5bf0a8, L_0x55fe87670350, C4<>;
L_0x55fe87670910 .concat [ 5 27 0 0], v0x55fe8765feb0_0, L_0x7f35aa5bf138;
L_0x55fe87670ae0 .cmp/eq 32, L_0x55fe87670910, L_0x7f35aa5bf180;
L_0x55fe87670c20 .array/port v0x55fe8765f270, L_0x55fe87670d10;
L_0x55fe87670d10 .concat [ 5 2 0 0], v0x55fe8765feb0_0, L_0x7f35aa5bf210;
L_0x55fe87670e50 .functor MUXZ 32, L_0x55fe87670c20, L_0x7f35aa5bf1c8, L_0x55fe87670ae0, C4<>;
    .scope S_0x55fe8763b2c0;
T_0 ;
    %wait E_0x55fe876335f0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 26, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 27, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 28, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %pushi/vec4 31, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fe8765f270, 4, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fe8763b2c0;
T_1 ;
    %wait E_0x55fe876331b0;
    %load/vec4 v0x55fe8765f930_0;
    %load/vec4 v0x55fe8765f770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55fe8765f850_0;
    %load/vec4 v0x55fe8765f770_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55fe8765f270, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fe8763b130;
T_2 ;
    %vpi_call 2 35 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fe8763b130 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55fe8763b130;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe8765fb10_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x55fe8765fb10_0;
    %inv;
    %store/vec4 v0x55fe8765fb10_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x55fe8763b130;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe8765fd40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe8765fd40_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55fe8763b130;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe87660120_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe87660120_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe87660050_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fe8765ff80_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe87660050_0, 0, 32;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x55fe8765ff80_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe87660050_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55fe8765ff80_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe87660120_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe87660050_0, 0, 32;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55fe8765ff80_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe87660120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe87660050_0, 0, 32;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55fe8765ff80_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x55fe8763b130;
T_6 ;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fe8765fe10_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fe8765feb0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fe8765fe10_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55fe8765feb0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55fe8765fe10_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55fe8765feb0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55fe8765fe10_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fe8765feb0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x55fe8763b130;
T_7 ;
    %delay 200, 0;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_regfile.v";
    "./register_file.v";
