<!DOCTYPE html>
<html lang=en>
<head>
    <!-- so meta -->
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="HandheldFriendly" content="True">
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=5" />
    <meta name="description" content="后边遇到的HDLBits：Serial Receiver系列问题以及HDLBits: PS&#x2F;2系列问题的难点都差不多是状态机设计的问题了。遇到这种比特序列通信协议的实现，通常就是两个难点：计数器的调试实现和状态机的状态设计问题。看到知乎上不少人来讨论，这个笔记也讨论一下这个问题。 什么样的状态可以省略？举例：Serial Receiver with Parity Checking这个解决">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog-1">
<meta property="og:url" content="https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/index.html">
<meta property="og:site_name" content="ML-KEM&#39;s FPGA Practice">
<meta property="og:description" content="后边遇到的HDLBits：Serial Receiver系列问题以及HDLBits: PS&#x2F;2系列问题的难点都差不多是状态机设计的问题了。遇到这种比特序列通信协议的实现，通常就是两个难点：计数器的调试实现和状态机的状态设计问题。看到知乎上不少人来讨论，这个笔记也讨论一下这个问题。 什么样的状态可以省略？举例：Serial Receiver with Parity Checking这个解决">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/image.png">
<meta property="og:image" content="https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/image.png">
<meta property="og:image" content="https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/image-1.png">
<meta property="article:published_time" content="2026-02-24T11:31:04.000Z">
<meta property="article:modified_time" content="2026-02-24T12:06:43.438Z">
<meta property="article:author" content="ML-KEM">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/image.png">
    
    
      
        
          <link rel="shortcut icon" href="../../../../images/favicon.ico">
        
      
      
        
          <link rel="icon" type="image/png" href="../../../../images/favicon-192x192.png" sizes="192x192">
        
      
      
        
          <link rel="apple-touch-icon" sizes="180x180" href="../../../../images/apple-touch-icon.png">
        
      
    
    <!-- title -->
    <title>verilog-1</title>
    <!-- async scripts -->
    <!-- Google Analytics -->


    <!-- Umami Analytics -->


    <!-- styles -->
    
<link rel="stylesheet" href="../../../../css/style.css">

    <!-- persian styles -->
    
    <!-- rss -->
    
    
	<!-- mathjax -->
	

  
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@4.0/dist/fancybox.css" />
  


<meta name="generator" content="Hexo 8.1.1"></head>

<body class="max-width mx-auto px3 ltr">
    
      <div id="header-post">
  <a id="menu-icon" href="#" aria-label="Menu"><i class="fa-solid fa-bars fa-lg"></i></a>
  <a id="menu-icon-tablet" href="#" aria-label="Menu"><i class="fa-solid fa-bars fa-lg"></i></a>
  <a id="top-icon-tablet" href="#" aria-label="Top" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');" style="display:none;"><i class="fa-solid fa-chevron-up fa-lg"></i></a>
  <span id="menu">
    <span id="nav">
      <ul>
        <!--
       --><li><a href="../../../../index.html">Home</a></li><!--
     --><!--
       --><li><a href="../../../../about/">About</a></li><!--
     --><!--
       --><li><a href="../../../../archives/">Writing</a></li><!--
     --><!--
       --><li><a target="_blank" rel="noopener" href="http://github.com/probberechts">Projects</a></li><!--
     --><!--
       --><li><a href="../../../../search/">Search</a></li><!--
     -->
      </ul>
    </span>
    <br/>
    <span id="actions">
      <ul>
        
        <li><a class="icon" aria-label="Previous post" href="../AXI%E6%80%BB%E7%BA%BF%E4%B8%8E%E5%BA%94%E7%94%A8/"><i class="fa-solid fa-chevron-left" aria-hidden="true" onmouseover="$('#i-prev').toggle();" onmouseout="$('#i-prev').toggle();"></i></a></li>
        
        
        <li><a class="icon" aria-label="Next post" href="../../23/verilog/"><i class="fa-solid fa-chevron-right" aria-hidden="true" onmouseover="$('#i-next').toggle();" onmouseout="$('#i-next').toggle();"></i></a></li>
        
        <li><a class="icon" aria-label="Back to top" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fa-solid fa-chevron-up" aria-hidden="true" onmouseover="$('#i-top').toggle();" onmouseout="$('#i-top').toggle();"></i></a></li>
        <li><a class="icon" aria-label="Share post" href="#"><i class="fa-solid fa-share-alt" aria-hidden="true" onmouseover="$('#i-share').toggle();" onmouseout="$('#i-share').toggle();" onclick="$('#share').toggle();return false;"></i></a></li>
      </ul>
      <span id="i-prev" class="info" style="display:none;">Previous post</span>
      <span id="i-next" class="info" style="display:none;">Next post</span>
      <span id="i-top" class="info" style="display:none;">Back to top</span>
      <span id="i-share" class="info" style="display:none;">Share post</span>
    </span>
    <br/>
    <div id="share" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/"><i class="fab fa-facebook " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&text=verilog-1"><i class="fab fa-twitter " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-linkedin " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&is_video=false&description=verilog-1"><i class="fab fa-pinterest " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=verilog-1&body=Check out this article: https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/"><i class="fa-solid fa-envelope " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-get-pocket " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-reddit " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-stumbleupon " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-digg " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&name=verilog-1&description="><i class="fab fa-tumblr " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&t=verilog-1"><i class="fab fa-hacker-news " aria-hidden="true"></i></a></li>
</ul>

    </div>
    
    
      <div id="toc">
        <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%A0%B7%E7%9A%84%E7%8A%B6%E6%80%81%E5%8F%AF%E4%BB%A5%E7%9C%81%E7%95%A5%EF%BC%9F"><span class="toc-number">1.</span> <span class="toc-text">什么样的状态可以省略？</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#START%E6%98%AF%E2%80%9D%E8%A7%A6%E5%8F%91%E6%9D%A1%E4%BB%B6%E2%80%9D%EF%BC%8CSTOP%E6%98%AF%E2%80%9D%E9%AA%8C%E8%AF%81%E6%9D%A1%E4%BB%B6%E2%80%9D"><span class="toc-number">1.1.</span> <span class="toc-text">START是”触发条件”，STOP是”验证条件”</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#STOP%E7%9A%84%E4%BD%9C%E7%94%A8%EF%BC%88%E5%BF%85%E9%A1%BB%E7%8B%AC%E7%AB%8B%EF%BC%89%EF%BC%9A"><span class="toc-number">1.2.</span> <span class="toc-text">STOP的作用（必须独立）：</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8%E7%9A%84%E5%88%A4%E6%96%AD%E6%9D%A1%E4%BB%B6%E9%9A%BE%E4%BB%A5%E7%A1%AE%E5%AE%9A%E9%9C%80%E8%A6%81%E5%8F%8D%E5%A4%8D%E8%B0%83%E8%AF%95%EF%BC%9F"><span class="toc-number">2.</span> <span class="toc-text">计数器的判断条件难以确定需要反复调试？</span></a></li></ol>
      </div>
    
  </span>
</div>

    
    <div class="content index py4 ">
        
        <article class="post h-entry" itemscope itemtype="http://schema.org/BlogPosting">
  <header>
    
    <h1 class="posttitle p-name" itemprop="name headline">
        verilog-1
    </h1>



    <div class="meta">
      <span class="author p-author h-card" itemprop="author" itemscope itemtype="http://schema.org/Person">
        <span class="p-name" itemprop="name">ML-KEM</span>
      </span>
      
    <div class="postdate">
      
        <time datetime="2026-02-24T11:31:04.000Z" class="dt-published" itemprop="datePublished">2026-02-24</time>
        
      
    </div>


      

      

    </div>
  </header>
  

  <div class="content e-content" itemprop="articleBody">
    <p>后边遇到的HDLBits：Serial Receiver系列问题以及HDLBits: PS&#x2F;2系列问题的难点都差不多是状态机设计的问题了。<br>遇到这种比特序列通信协议的实现，通常就是两个难点：计数器的调试实现和状态机的状态设计问题。<br>看到知乎上不少人来讨论，这个笔记也讨论一下这个问题。</p>
<h1 id="什么样的状态可以省略？"><a href="#什么样的状态可以省略？" class="headerlink" title="什么样的状态可以省略？"></a>什么样的状态可以省略？</h1><p>举例：<a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Fsm_serialdp">Serial Receiver with Parity Checking</a><br><a data-fancybox="gallery" data-src="image.png" data-caption=""><img src="image.png"></a><br>这个解决方案没有状态START？但却有STOP？为什么可以这样？<br>什么时候需要单独设计一个状态？是因为这里有一个周期的时长必须对应一个状态？还是说仅是为了方便进行判断，没有这个状态实际上也能实现？</p>
<p>Answer:<br>STOP状态和START状态的关键区别</p>
<h3 id="START是”触发条件”，STOP是”验证条件”"><a href="#START是”触发条件”，STOP是”验证条件”" class="headerlink" title="START是”触发条件”，STOP是”验证条件”"></a>START是”触发条件”，STOP是”验证条件”</h3><p>START的作用（可以合并到IDLE）：</p>
<p>只是一个”触发器”，检测到0就触发接收</p>
<p>不需要验证什么，因为0就是起始位的定义</p>
<p>IDLE状态检测到0，下一周期直接进入DATA，没问题</p>
<h3 id="STOP的作用（必须独立）："><a href="#STOP的作用（必须独立）：" class="headerlink" title="STOP的作用（必须独立）："></a>STOP的作用（必须独立）：</h3><p>需要验证收到的位是不是1</p>
<p>验证结果决定下一步：如果正确就结束，错误就要等待</p>
<p>需要”记住”验证结果来决定后续行为</p>
<p><strong>状态的本质是记忆，STOP状态记忆的是”我正在验证停止位”这个事实，以及验证的结果会影响后续行为。这就是为什么STOP必须保留而START可以省略的原因！</strong><br>同理，这题为parity check单独设置一个CHECK状态，不是因为这里需要判断下一个状态进入STOP还是ERROR就必须设置。<br>而是STOP和ERROR的周期不在同一周期！如果省略CHECK状态：<br>问题出现了：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">周期:    8     9     10</span><br><span class="line">状态:  DATA → STOP → ?</span><br><span class="line">         ↑      ↑     ↑</span><br><span class="line">        cnt=8  接收   此时要判断：</span><br><span class="line">               停止位  1. 停止位是否正确</span><br><span class="line">                      2. 奇偶是否正确</span><br><span class="line">                      3. </span><br></pre></td></tr></table></figure>
<p>在周期9（STOP状态），我们刚刚收到停止位，<strong>但奇偶校验的结果此时还没有准备好！</strong></p>
<p><strong>FSM的状态设计不仅要考虑功能，还要考虑硬件的时序特性。CHECK状态就像是一个必要的”缓冲”，等待组合逻辑稳定下来。</strong><br>回答刚开始提出的问题：<br>对于CHECK：单独设计一个状态，不是因为这里刚好有一个bit的周期，而是因为向下个状态的转移需要等待组合逻辑稳定下来。<br>对于STOP：单独设计一个状态，是因为需要“记住”验证结果来决定后续行为。（这也是状态需要存在的大多原因）<br>对于START，可以省略是因为无需判断，只要遇0一定就要进入DATA，且这个bit周期当作IDLE的一部分。</p>
<p>总的来说，设计硬件需要以时钟周期为主线，结合具体程序逻辑（状态机状态转换逻辑）进行状态设计，得到最优方案。</p>
<h1 id="计数器的判断条件难以确定需要反复调试？"><a href="#计数器的判断条件难以确定需要反复调试？" class="headerlink" title="计数器的判断条件难以确定需要反复调试？"></a>计数器的判断条件难以确定需要反复调试？</h1><p>这个问题实际上还是上一个问题，在哪个周期进行判断？通常是使用无意义的数字序列给各个状态编号，但这样丢失了隐含的可以帮我我们清晰地理解问题的信息，比如说<strong>STOP和ERROR不在同一周期</strong>,可以说这是这题的难点了。解决方案有两种，要么还是用计数器仔细思考多多测试，要么进行有意义的状态编号。<br>第二种还是会更优雅一些，也是计数器的一种通用替代方案（事实上就是因为reg state本身就可以当作计数器用也可以赋予含义当状态用，可以说是一石二鸟了）</p>
<p>两种解法的示意图都记录下来：</p>
<p><a data-fancybox="gallery" data-src="image.png" data-caption=""><img src="image.png"></a></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> in,</span><br><span class="line">    <span class="keyword">input</span> reset,    <span class="comment">// Synchronous reset</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out_byte,</span><br><span class="line">    <span class="keyword">output</span> done</span><br><span class="line">); <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> IDLE = <span class="number">0</span>, DATA = <span class="number">1</span>, CHECK = <span class="number">2</span>, STOP = <span class="number">3</span>, ERROR = <span class="number">4</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] state, next_state;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">reg</span> check;</span><br><span class="line">    <span class="keyword">wire</span> odd, start;</span><br><span class="line">    </span><br><span class="line">    parity parity_inst(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset | start),</span><br><span class="line">        <span class="variable">.in</span>(in),</span><br><span class="line">        <span class="variable">.odd</span>(odd));    </span><br><span class="line">    </span><br><span class="line">    <span class="comment">//transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        start = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE:<span class="keyword">begin</span> next_state=in?IDLE:DATA; start=<span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            DATA:next_state=(cnt==<span class="number">8</span>)?CHECK:DATA;</span><br><span class="line">            CHECK:next_state=in?STOP:ERROR;</span><br><span class="line">            STOP:<span class="keyword">begin</span> next_state=in?IDLE:DATA; start=<span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            ERROR:next_state=in?IDLE:ERROR;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//state</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            state&lt;=IDLE;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state&lt;=next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//cnt</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            cnt&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">case</span>(state)</span><br><span class="line">                DATA:cnt&lt;=cnt+<span class="number">1</span>;</span><br><span class="line">                <span class="keyword">default</span>:cnt&lt;=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//out</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            out&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">case</span>(next_state)</span><br><span class="line">                DATA:out&lt;=&#123;in,out[<span class="number">7</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//check</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            check&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            check&lt;=odd;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out_byte=out;</span><br><span class="line">    <span class="keyword">assign</span> done=check&amp;(state==STOP);</span><br><span class="line">                </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><a data-fancybox="gallery" data-src="image-1.png" data-caption=""><img src="image-1.png"></a></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> in,</span><br><span class="line">    <span class="keyword">input</span> reset,    <span class="comment">// Synchronous reset</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out_byte,</span><br><span class="line">    <span class="keyword">output</span> done</span><br><span class="line">); <span class="comment">//</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// Modify FSM and datapath from Fsm_serialdata</span></span><br><span class="line">    <span class="keyword">parameter</span> START = <span class="number">0</span>, CHECK = <span class="number">9</span>, STOP = <span class="number">10</span>, IDEL = <span class="number">11</span>, ERROR = <span class="number">12</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] state, next_state;</span><br><span class="line">    <span class="keyword">reg</span> valid, start;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        start = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">            IDEL: <span class="keyword">begin</span> next_state = in ? IDEL : START; start = <span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            STOP: <span class="keyword">begin</span> next_state = in ? IDEL : START; start = <span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            CHECK: next_state = in ? STOP : ERROR;</span><br><span class="line">            ERROR: next_state = in ? IDEL : ERROR;</span><br><span class="line">            <span class="keyword">default</span>: next_state = state + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">endcase</span>  </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span> (reset)</span><br><span class="line">            state &lt;= IDEL;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            state &lt;= next_state;</span><br><span class="line">            valid &lt;= odd;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span> ((<span class="number">0</span> &lt;= state) &amp; (state &lt; <span class="number">8</span>))</span><br><span class="line">            out_byte[state] &lt;= in;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> odd;</span><br><span class="line">    parity check(clk, reset | start, in, odd);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> done = (valid &amp; (state == STOP));</span><br><span class="line">    <span class="comment">// New: Add parity checking.</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
  </div>
</article>



        
          <div id="footer-post-container">
  <div id="footer-post">

    <div id="nav-footer" style="display: none">
      <ul>
        
          <li><a href="../../../../index.html">Home</a></li>
        
          <li><a href="../../../../about/">About</a></li>
        
          <li><a href="../../../../archives/">Writing</a></li>
        
          <li><a target="_blank" rel="noopener" href="http://github.com/probberechts">Projects</a></li>
        
          <li><a href="../../../../search/">Search</a></li>
        
      </ul>
    </div>

    
    
      <div id="toc-footer" style="display: none">
        <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%A0%B7%E7%9A%84%E7%8A%B6%E6%80%81%E5%8F%AF%E4%BB%A5%E7%9C%81%E7%95%A5%EF%BC%9F"><span class="toc-number">1.</span> <span class="toc-text">什么样的状态可以省略？</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#START%E6%98%AF%E2%80%9D%E8%A7%A6%E5%8F%91%E6%9D%A1%E4%BB%B6%E2%80%9D%EF%BC%8CSTOP%E6%98%AF%E2%80%9D%E9%AA%8C%E8%AF%81%E6%9D%A1%E4%BB%B6%E2%80%9D"><span class="toc-number">1.1.</span> <span class="toc-text">START是”触发条件”，STOP是”验证条件”</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#STOP%E7%9A%84%E4%BD%9C%E7%94%A8%EF%BC%88%E5%BF%85%E9%A1%BB%E7%8B%AC%E7%AB%8B%EF%BC%89%EF%BC%9A"><span class="toc-number">1.2.</span> <span class="toc-text">STOP的作用（必须独立）：</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8%E7%9A%84%E5%88%A4%E6%96%AD%E6%9D%A1%E4%BB%B6%E9%9A%BE%E4%BB%A5%E7%A1%AE%E5%AE%9A%E9%9C%80%E8%A6%81%E5%8F%8D%E5%A4%8D%E8%B0%83%E8%AF%95%EF%BC%9F"><span class="toc-number">2.</span> <span class="toc-text">计数器的判断条件难以确定需要反复调试？</span></a></li></ol>
      </div>
    

    <div id="share-footer" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/"><i class="fab fa-facebook fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&text=verilog-1"><i class="fab fa-twitter fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-linkedin fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&is_video=false&description=verilog-1"><i class="fab fa-pinterest fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=verilog-1&body=Check out this article: https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/"><i class="fa-solid fa-envelope fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-get-pocket fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-reddit fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-stumbleupon fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&title=verilog-1"><i class="fab fa-digg fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&name=verilog-1&description="><i class="fab fa-tumblr fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=https://cmoments.github.io/FPGA-practice/2026/02/24/verilog-1/&t=verilog-1"><i class="fab fa-hacker-news fa-lg" aria-hidden="true"></i></a></li>
</ul>

    </div>

    <div id="actions-footer">
        <a id="menu" class="icon" href="#" onclick="$('#nav-footer').toggle();return false;"><i class="fa-solid fa-bars fa-lg" aria-hidden="true"></i> Menu</a>
        
          <a id="toc" class="icon" href="#" onclick="$('#toc-footer').toggle();return false;"><i class="fa-solid fa-list fa-lg" aria-hidden="true"></i> TOC</a>
        
        <a id="share" class="icon" href="#" onclick="$('#share-footer').toggle();return false;"><i class="fa-solid fa-share-alt fa-lg" aria-hidden="true"></i> Share</a>
        <a id="top" style="display:none" class="icon" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fa-solid fa-chevron-up fa-lg" aria-hidden="true"></i> Top</a>
    </div>

  </div>
</div>

        
        <footer id="footer">
  <div class="footer-left">
    Copyright &copy;
    
    
    2025-2026
    ML-KEM
  </div>
  <div class="footer-right">
    <nav>
      <ul>
        <!--
       --><li><a href="../../../../index.html">Home</a></li><!--
     --><!--
       --><li><a href="../../../../about/">About</a></li><!--
     --><!--
       --><li><a href="../../../../archives/">Writing</a></li><!--
     --><!--
       --><li><a target="_blank" rel="noopener" href="http://github.com/probberechts">Projects</a></li><!--
     --><!--
       --><li><a href="../../../../search/">Search</a></li><!--
     -->
      </ul>
    </nav>
  </div>
</footer>

    </div>
    <!-- styles -->



  <link rel="preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" crossorigin="anonymous" onload="this.onload=null;this.rel='stylesheet'"/>


    <!-- jquery -->

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js" crossorigin="anonymous"></script>




<!-- clipboard -->

  
    <script src="https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.7/clipboard.min.js" crossorigin="anonymous"></script>
  
  <script type="text/javascript">
  $(function() {
    // copy-btn HTML
    var btn = "<span class=\"btn-copy tooltipped tooltipped-sw\" aria-label=\"Copy to clipboard!\">";
    btn += '<i class="fa-regular fa-clone"></i>';
    btn += '</span>';
    // mount it!
    $(".highlight table").before(btn);
    var clip = new ClipboardJS('.btn-copy', {
      text: function(trigger) {
        return Array.from(trigger.nextElementSibling.querySelectorAll('.code')).reduce((str,it)=>str+it.innerText+'\n','')
      }
    });
    clip.on('success', function(e) {
      e.trigger.setAttribute('aria-label', "Copied!");
      e.clearSelection();
    })
  })
  </script>


<script src="../../../../js/main.js"></script>

<!-- search -->

<!-- Baidu Analytics -->

<!-- Cloudflare Analytics -->

<!-- Disqus Comments -->

<!-- utterances Comments -->

<!-- FancyBox -->

  <script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@4.0/dist/fancybox.umd.js"></script>
  <script>
    Fancybox.defaults.hideScrollbar = false;
  </script>



</body>
</html>
