// Seed: 2621979091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  logic id_2,
    input  wand  id_3
    , id_17,
    output uwire id_4,
    input  wire  id_5,
    output uwire id_6,
    input  tri1  id_7,
    input  tri   id_8,
    output logic id_9,
    input  wand  id_10,
    input  wor   id_11,
    input  wire  id_12,
    input  tri0  id_13,
    output logic id_14,
    output wand  id_15
);
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18
  );
  always_ff
    if (1'h0) begin
      id_9 <= 1;
    end else id_14 <= id_2;
endmodule
