{
  "module_name": "wmi.h",
  "hash_id": "2253b0374e4f47c5feb6a9afde2d5470e95a54a168a52014d4fa55b48bd30926",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath10k/wmi.h",
  "human_readable_source": " \n \n\n#ifndef _WMI_H_\n#define _WMI_H_\n\n#include <linux/types.h>\n#include <linux/ieee80211.h>\n\n \n\n \nstruct wmi_cmd_hdr {\n\t__le32 cmd_id;\n} __packed;\n\n#define WMI_CMD_HDR_CMD_ID_MASK   0x00FFFFFF\n#define WMI_CMD_HDR_CMD_ID_LSB    0\n#define WMI_CMD_HDR_PLT_PRIV_MASK 0xFF000000\n#define WMI_CMD_HDR_PLT_PRIV_LSB  24\n\n#define HTC_PROTOCOL_VERSION    0x0002\n#define WMI_PROTOCOL_VERSION    0x0002\n\n \ntypedef __s32 __bitwise a_sle32;\n\nstatic inline a_sle32 a_cpu_to_sle32(s32 val)\n{\n\treturn (__force a_sle32)cpu_to_le32(val);\n}\n\nstatic inline s32 a_sle32_to_cpu(a_sle32 val)\n{\n\treturn le32_to_cpu((__force __le32)val);\n}\n\nenum wmi_service {\n\tWMI_SERVICE_BEACON_OFFLOAD = 0,\n\tWMI_SERVICE_SCAN_OFFLOAD,\n\tWMI_SERVICE_ROAM_OFFLOAD,\n\tWMI_SERVICE_BCN_MISS_OFFLOAD,\n\tWMI_SERVICE_STA_PWRSAVE,\n\tWMI_SERVICE_STA_ADVANCED_PWRSAVE,\n\tWMI_SERVICE_AP_UAPSD,\n\tWMI_SERVICE_AP_DFS,\n\tWMI_SERVICE_11AC,\n\tWMI_SERVICE_BLOCKACK,\n\tWMI_SERVICE_PHYERR,\n\tWMI_SERVICE_BCN_FILTER,\n\tWMI_SERVICE_RTT,\n\tWMI_SERVICE_RATECTRL,\n\tWMI_SERVICE_WOW,\n\tWMI_SERVICE_RATECTRL_CACHE,\n\tWMI_SERVICE_IRAM_TIDS,\n\tWMI_SERVICE_ARPNS_OFFLOAD,\n\tWMI_SERVICE_NLO,\n\tWMI_SERVICE_GTK_OFFLOAD,\n\tWMI_SERVICE_SCAN_SCH,\n\tWMI_SERVICE_CSA_OFFLOAD,\n\tWMI_SERVICE_CHATTER,\n\tWMI_SERVICE_COEX_FREQAVOID,\n\tWMI_SERVICE_PACKET_POWER_SAVE,\n\tWMI_SERVICE_FORCE_FW_HANG,\n\tWMI_SERVICE_GPIO,\n\tWMI_SERVICE_STA_DTIM_PS_MODULATED_DTIM,\n\tWMI_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG,\n\tWMI_SERVICE_STA_UAPSD_VAR_AUTO_TRIG,\n\tWMI_SERVICE_STA_KEEP_ALIVE,\n\tWMI_SERVICE_TX_ENCAP,\n\tWMI_SERVICE_BURST,\n\tWMI_SERVICE_SMART_ANTENNA_SW_SUPPORT,\n\tWMI_SERVICE_SMART_ANTENNA_HW_SUPPORT,\n\tWMI_SERVICE_ROAM_SCAN_OFFLOAD,\n\tWMI_SERVICE_AP_PS_DETECT_OUT_OF_SYNC,\n\tWMI_SERVICE_EARLY_RX,\n\tWMI_SERVICE_STA_SMPS,\n\tWMI_SERVICE_FWTEST,\n\tWMI_SERVICE_STA_WMMAC,\n\tWMI_SERVICE_TDLS,\n\tWMI_SERVICE_MCC_BCN_INTERVAL_CHANGE,\n\tWMI_SERVICE_ADAPTIVE_OCS,\n\tWMI_SERVICE_BA_SSN_SUPPORT,\n\tWMI_SERVICE_FILTER_IPSEC_NATKEEPALIVE,\n\tWMI_SERVICE_WLAN_HB,\n\tWMI_SERVICE_LTE_ANT_SHARE_SUPPORT,\n\tWMI_SERVICE_BATCH_SCAN,\n\tWMI_SERVICE_QPOWER,\n\tWMI_SERVICE_PLMREQ,\n\tWMI_SERVICE_THERMAL_MGMT,\n\tWMI_SERVICE_RMC,\n\tWMI_SERVICE_MHF_OFFLOAD,\n\tWMI_SERVICE_COEX_SAR,\n\tWMI_SERVICE_BCN_TXRATE_OVERRIDE,\n\tWMI_SERVICE_NAN,\n\tWMI_SERVICE_L1SS_STAT,\n\tWMI_SERVICE_ESTIMATE_LINKSPEED,\n\tWMI_SERVICE_OBSS_SCAN,\n\tWMI_SERVICE_TDLS_OFFCHAN,\n\tWMI_SERVICE_TDLS_UAPSD_BUFFER_STA,\n\tWMI_SERVICE_TDLS_UAPSD_SLEEP_STA,\n\tWMI_SERVICE_IBSS_PWRSAVE,\n\tWMI_SERVICE_LPASS,\n\tWMI_SERVICE_EXTSCAN,\n\tWMI_SERVICE_D0WOW,\n\tWMI_SERVICE_HSOFFLOAD,\n\tWMI_SERVICE_ROAM_HO_OFFLOAD,\n\tWMI_SERVICE_RX_FULL_REORDER,\n\tWMI_SERVICE_DHCP_OFFLOAD,\n\tWMI_SERVICE_STA_RX_IPA_OFFLOAD_SUPPORT,\n\tWMI_SERVICE_MDNS_OFFLOAD,\n\tWMI_SERVICE_SAP_AUTH_OFFLOAD,\n\tWMI_SERVICE_ATF,\n\tWMI_SERVICE_COEX_GPIO,\n\tWMI_SERVICE_ENHANCED_PROXY_STA,\n\tWMI_SERVICE_TT,\n\tWMI_SERVICE_PEER_CACHING,\n\tWMI_SERVICE_AUX_SPECTRAL_INTF,\n\tWMI_SERVICE_AUX_CHAN_LOAD_INTF,\n\tWMI_SERVICE_BSS_CHANNEL_INFO_64,\n\tWMI_SERVICE_EXT_RES_CFG_SUPPORT,\n\tWMI_SERVICE_MESH_11S,\n\tWMI_SERVICE_MESH_NON_11S,\n\tWMI_SERVICE_PEER_STATS,\n\tWMI_SERVICE_RESTRT_CHNL_SUPPORT,\n\tWMI_SERVICE_PERIODIC_CHAN_STAT_SUPPORT,\n\tWMI_SERVICE_TX_MODE_PUSH_ONLY,\n\tWMI_SERVICE_TX_MODE_PUSH_PULL,\n\tWMI_SERVICE_TX_MODE_DYNAMIC,\n\tWMI_SERVICE_VDEV_RX_FILTER,\n\tWMI_SERVICE_BTCOEX,\n\tWMI_SERVICE_CHECK_CAL_VERSION,\n\tWMI_SERVICE_DBGLOG_WARN2,\n\tWMI_SERVICE_BTCOEX_DUTY_CYCLE,\n\tWMI_SERVICE_4_WIRE_COEX_SUPPORT,\n\tWMI_SERVICE_EXTENDED_NSS_SUPPORT,\n\tWMI_SERVICE_PROG_GPIO_BAND_SELECT,\n\tWMI_SERVICE_SMART_LOGGING_SUPPORT,\n\tWMI_SERVICE_TDLS_CONN_TRACKER_IN_HOST_MODE,\n\tWMI_SERVICE_TDLS_EXPLICIT_MODE_ONLY,\n\tWMI_SERVICE_MGMT_TX_WMI,\n\tWMI_SERVICE_TDLS_WIDER_BANDWIDTH,\n\tWMI_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS,\n\tWMI_SERVICE_HOST_DFS_CHECK_SUPPORT,\n\tWMI_SERVICE_TPC_STATS_FINAL,\n\tWMI_SERVICE_RESET_CHIP,\n\tWMI_SERVICE_SPOOF_MAC_SUPPORT,\n\tWMI_SERVICE_TX_DATA_ACK_RSSI,\n\tWMI_SERVICE_VDEV_DIFFERENT_BEACON_INTERVAL_SUPPORT,\n\tWMI_SERVICE_VDEV_DISABLE_4_ADDR_SRC_LRN_SUPPORT,\n\tWMI_SERVICE_BB_TIMING_CONFIG_SUPPORT,\n\tWMI_SERVICE_THERM_THROT,\n\tWMI_SERVICE_RTT_RESPONDER_ROLE,\n\tWMI_SERVICE_PER_PACKET_SW_ENCRYPT,\n\tWMI_SERVICE_REPORT_AIRTIME,\n\tWMI_SERVICE_SYNC_DELETE_CMDS,\n\tWMI_SERVICE_TX_PWR_PER_PEER,\n\tWMI_SERVICE_SUPPORT_EXTEND_ADDRESS,\n\tWMI_SERVICE_PEER_TID_CONFIGS_SUPPORT,\n\tWMI_SERVICE_EXT_PEER_TID_CONFIGS_SUPPORT,\n\n\t \n\n\t \n\tWMI_SERVICE_MAX,\n};\n\nenum wmi_10x_service {\n\tWMI_10X_SERVICE_BEACON_OFFLOAD = 0,\n\tWMI_10X_SERVICE_SCAN_OFFLOAD,\n\tWMI_10X_SERVICE_ROAM_OFFLOAD,\n\tWMI_10X_SERVICE_BCN_MISS_OFFLOAD,\n\tWMI_10X_SERVICE_STA_PWRSAVE,\n\tWMI_10X_SERVICE_STA_ADVANCED_PWRSAVE,\n\tWMI_10X_SERVICE_AP_UAPSD,\n\tWMI_10X_SERVICE_AP_DFS,\n\tWMI_10X_SERVICE_11AC,\n\tWMI_10X_SERVICE_BLOCKACK,\n\tWMI_10X_SERVICE_PHYERR,\n\tWMI_10X_SERVICE_BCN_FILTER,\n\tWMI_10X_SERVICE_RTT,\n\tWMI_10X_SERVICE_RATECTRL,\n\tWMI_10X_SERVICE_WOW,\n\tWMI_10X_SERVICE_RATECTRL_CACHE,\n\tWMI_10X_SERVICE_IRAM_TIDS,\n\tWMI_10X_SERVICE_BURST,\n\n\t \n\tWMI_10X_SERVICE_SMART_ANTENNA_SW_SUPPORT,\n\tWMI_10X_SERVICE_FORCE_FW_HANG,\n\tWMI_10X_SERVICE_SMART_ANTENNA_HW_SUPPORT,\n\tWMI_10X_SERVICE_ATF,\n\tWMI_10X_SERVICE_COEX_GPIO,\n\tWMI_10X_SERVICE_AUX_SPECTRAL_INTF,\n\tWMI_10X_SERVICE_AUX_CHAN_LOAD_INTF,\n\tWMI_10X_SERVICE_BSS_CHANNEL_INFO_64,\n\tWMI_10X_SERVICE_MESH,\n\tWMI_10X_SERVICE_EXT_RES_CFG_SUPPORT,\n\tWMI_10X_SERVICE_PEER_STATS,\n\tWMI_10X_SERVICE_RESET_CHIP,\n\tWMI_10X_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS,\n\tWMI_10X_SERVICE_VDEV_BCN_RATE_CONTROL,\n\tWMI_10X_SERVICE_PER_PACKET_SW_ENCRYPT,\n\tWMI_10X_SERVICE_BB_TIMING_CONFIG_SUPPORT,\n};\n\nenum wmi_main_service {\n\tWMI_MAIN_SERVICE_BEACON_OFFLOAD = 0,\n\tWMI_MAIN_SERVICE_SCAN_OFFLOAD,\n\tWMI_MAIN_SERVICE_ROAM_OFFLOAD,\n\tWMI_MAIN_SERVICE_BCN_MISS_OFFLOAD,\n\tWMI_MAIN_SERVICE_STA_PWRSAVE,\n\tWMI_MAIN_SERVICE_STA_ADVANCED_PWRSAVE,\n\tWMI_MAIN_SERVICE_AP_UAPSD,\n\tWMI_MAIN_SERVICE_AP_DFS,\n\tWMI_MAIN_SERVICE_11AC,\n\tWMI_MAIN_SERVICE_BLOCKACK,\n\tWMI_MAIN_SERVICE_PHYERR,\n\tWMI_MAIN_SERVICE_BCN_FILTER,\n\tWMI_MAIN_SERVICE_RTT,\n\tWMI_MAIN_SERVICE_RATECTRL,\n\tWMI_MAIN_SERVICE_WOW,\n\tWMI_MAIN_SERVICE_RATECTRL_CACHE,\n\tWMI_MAIN_SERVICE_IRAM_TIDS,\n\tWMI_MAIN_SERVICE_ARPNS_OFFLOAD,\n\tWMI_MAIN_SERVICE_NLO,\n\tWMI_MAIN_SERVICE_GTK_OFFLOAD,\n\tWMI_MAIN_SERVICE_SCAN_SCH,\n\tWMI_MAIN_SERVICE_CSA_OFFLOAD,\n\tWMI_MAIN_SERVICE_CHATTER,\n\tWMI_MAIN_SERVICE_COEX_FREQAVOID,\n\tWMI_MAIN_SERVICE_PACKET_POWER_SAVE,\n\tWMI_MAIN_SERVICE_FORCE_FW_HANG,\n\tWMI_MAIN_SERVICE_GPIO,\n\tWMI_MAIN_SERVICE_STA_DTIM_PS_MODULATED_DTIM,\n\tWMI_MAIN_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG,\n\tWMI_MAIN_SERVICE_STA_UAPSD_VAR_AUTO_TRIG,\n\tWMI_MAIN_SERVICE_STA_KEEP_ALIVE,\n\tWMI_MAIN_SERVICE_TX_ENCAP,\n};\n\nenum wmi_10_4_service {\n\tWMI_10_4_SERVICE_BEACON_OFFLOAD = 0,\n\tWMI_10_4_SERVICE_SCAN_OFFLOAD,\n\tWMI_10_4_SERVICE_ROAM_OFFLOAD,\n\tWMI_10_4_SERVICE_BCN_MISS_OFFLOAD,\n\tWMI_10_4_SERVICE_STA_PWRSAVE,\n\tWMI_10_4_SERVICE_STA_ADVANCED_PWRSAVE,\n\tWMI_10_4_SERVICE_AP_UAPSD,\n\tWMI_10_4_SERVICE_AP_DFS,\n\tWMI_10_4_SERVICE_11AC,\n\tWMI_10_4_SERVICE_BLOCKACK,\n\tWMI_10_4_SERVICE_PHYERR,\n\tWMI_10_4_SERVICE_BCN_FILTER,\n\tWMI_10_4_SERVICE_RTT,\n\tWMI_10_4_SERVICE_RATECTRL,\n\tWMI_10_4_SERVICE_WOW,\n\tWMI_10_4_SERVICE_RATECTRL_CACHE,\n\tWMI_10_4_SERVICE_IRAM_TIDS,\n\tWMI_10_4_SERVICE_BURST,\n\tWMI_10_4_SERVICE_SMART_ANTENNA_SW_SUPPORT,\n\tWMI_10_4_SERVICE_GTK_OFFLOAD,\n\tWMI_10_4_SERVICE_SCAN_SCH,\n\tWMI_10_4_SERVICE_CSA_OFFLOAD,\n\tWMI_10_4_SERVICE_CHATTER,\n\tWMI_10_4_SERVICE_COEX_FREQAVOID,\n\tWMI_10_4_SERVICE_PACKET_POWER_SAVE,\n\tWMI_10_4_SERVICE_FORCE_FW_HANG,\n\tWMI_10_4_SERVICE_SMART_ANTENNA_HW_SUPPORT,\n\tWMI_10_4_SERVICE_GPIO,\n\tWMI_10_4_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG,\n\tWMI_10_4_SERVICE_STA_UAPSD_VAR_AUTO_TRIG,\n\tWMI_10_4_SERVICE_STA_KEEP_ALIVE,\n\tWMI_10_4_SERVICE_TX_ENCAP,\n\tWMI_10_4_SERVICE_AP_PS_DETECT_OUT_OF_SYNC,\n\tWMI_10_4_SERVICE_EARLY_RX,\n\tWMI_10_4_SERVICE_ENHANCED_PROXY_STA,\n\tWMI_10_4_SERVICE_TT,\n\tWMI_10_4_SERVICE_ATF,\n\tWMI_10_4_SERVICE_PEER_CACHING,\n\tWMI_10_4_SERVICE_COEX_GPIO,\n\tWMI_10_4_SERVICE_AUX_SPECTRAL_INTF,\n\tWMI_10_4_SERVICE_AUX_CHAN_LOAD_INTF,\n\tWMI_10_4_SERVICE_BSS_CHANNEL_INFO_64,\n\tWMI_10_4_SERVICE_EXT_RES_CFG_SUPPORT,\n\tWMI_10_4_SERVICE_MESH_NON_11S,\n\tWMI_10_4_SERVICE_RESTRT_CHNL_SUPPORT,\n\tWMI_10_4_SERVICE_PEER_STATS,\n\tWMI_10_4_SERVICE_MESH_11S,\n\tWMI_10_4_SERVICE_PERIODIC_CHAN_STAT_SUPPORT,\n\tWMI_10_4_SERVICE_TX_MODE_PUSH_ONLY,\n\tWMI_10_4_SERVICE_TX_MODE_PUSH_PULL,\n\tWMI_10_4_SERVICE_TX_MODE_DYNAMIC,\n\tWMI_10_4_SERVICE_VDEV_RX_FILTER,\n\tWMI_10_4_SERVICE_BTCOEX,\n\tWMI_10_4_SERVICE_CHECK_CAL_VERSION,\n\tWMI_10_4_SERVICE_DBGLOG_WARN2,\n\tWMI_10_4_SERVICE_BTCOEX_DUTY_CYCLE,\n\tWMI_10_4_SERVICE_4_WIRE_COEX_SUPPORT,\n\tWMI_10_4_SERVICE_EXTENDED_NSS_SUPPORT,\n\tWMI_10_4_SERVICE_PROG_GPIO_BAND_SELECT,\n\tWMI_10_4_SERVICE_SMART_LOGGING_SUPPORT,\n\tWMI_10_4_SERVICE_TDLS,\n\tWMI_10_4_SERVICE_TDLS_OFFCHAN,\n\tWMI_10_4_SERVICE_TDLS_UAPSD_BUFFER_STA,\n\tWMI_10_4_SERVICE_TDLS_UAPSD_SLEEP_STA,\n\tWMI_10_4_SERVICE_TDLS_CONN_TRACKER_IN_HOST_MODE,\n\tWMI_10_4_SERVICE_TDLS_EXPLICIT_MODE_ONLY,\n\tWMI_10_4_SERVICE_TDLS_WIDER_BANDWIDTH,\n\tWMI_10_4_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS,\n\tWMI_10_4_SERVICE_HOST_DFS_CHECK_SUPPORT,\n\tWMI_10_4_SERVICE_TPC_STATS_FINAL,\n\tWMI_10_4_SERVICE_CFR_CAPTURE_SUPPORT,\n\tWMI_10_4_SERVICE_TX_DATA_ACK_RSSI,\n\tWMI_10_4_SERVICE_CFR_CAPTURE_IND_MSG_TYPE_LEGACY,\n\tWMI_10_4_SERVICE_PER_PACKET_SW_ENCRYPT,\n\tWMI_10_4_SERVICE_PEER_TID_CONFIGS_SUPPORT,\n\tWMI_10_4_SERVICE_VDEV_BCN_RATE_CONTROL,\n\tWMI_10_4_SERVICE_VDEV_DIFFERENT_BEACON_INTERVAL_SUPPORT,\n\tWMI_10_4_SERVICE_HTT_ASSERT_TRIGGER_SUPPORT,\n\tWMI_10_4_SERVICE_VDEV_FILTER_NEIGHBOR_RX_PACKETS,\n\tWMI_10_4_SERVICE_VDEV_DISABLE_4_ADDR_SRC_LRN_SUPPORT,\n\tWMI_10_4_SERVICE_PEER_CHWIDTH_CHANGE,\n\tWMI_10_4_SERVICE_RX_FILTER_OUT_COUNT,\n\tWMI_10_4_SERVICE_RTT_RESPONDER_ROLE,\n\tWMI_10_4_SERVICE_EXT_PEER_TID_CONFIGS_SUPPORT,\n\tWMI_10_4_SERVICE_REPORT_AIRTIME,\n\tWMI_10_4_SERVICE_TX_PWR_PER_PEER,\n\tWMI_10_4_SERVICE_FETCH_PEER_TX_PN,\n\tWMI_10_4_SERVICE_MULTIPLE_VDEV_RESTART,\n\tWMI_10_4_SERVICE_ENHANCED_RADIO_COUNTERS,\n\tWMI_10_4_SERVICE_QINQ_SUPPORT,\n\tWMI_10_4_SERVICE_RESET_CHIP,\n};\n\nstatic inline char *wmi_service_name(enum wmi_service service_id)\n{\n#define SVCSTR(x) case x: return #x\n\n\tswitch (service_id) {\n\tSVCSTR(WMI_SERVICE_BEACON_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_SCAN_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_ROAM_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_BCN_MISS_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_STA_PWRSAVE);\n\tSVCSTR(WMI_SERVICE_STA_ADVANCED_PWRSAVE);\n\tSVCSTR(WMI_SERVICE_AP_UAPSD);\n\tSVCSTR(WMI_SERVICE_AP_DFS);\n\tSVCSTR(WMI_SERVICE_11AC);\n\tSVCSTR(WMI_SERVICE_BLOCKACK);\n\tSVCSTR(WMI_SERVICE_PHYERR);\n\tSVCSTR(WMI_SERVICE_BCN_FILTER);\n\tSVCSTR(WMI_SERVICE_RTT);\n\tSVCSTR(WMI_SERVICE_RATECTRL);\n\tSVCSTR(WMI_SERVICE_WOW);\n\tSVCSTR(WMI_SERVICE_RATECTRL_CACHE);\n\tSVCSTR(WMI_SERVICE_IRAM_TIDS);\n\tSVCSTR(WMI_SERVICE_ARPNS_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_NLO);\n\tSVCSTR(WMI_SERVICE_GTK_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_SCAN_SCH);\n\tSVCSTR(WMI_SERVICE_CSA_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_CHATTER);\n\tSVCSTR(WMI_SERVICE_COEX_FREQAVOID);\n\tSVCSTR(WMI_SERVICE_PACKET_POWER_SAVE);\n\tSVCSTR(WMI_SERVICE_FORCE_FW_HANG);\n\tSVCSTR(WMI_SERVICE_GPIO);\n\tSVCSTR(WMI_SERVICE_STA_DTIM_PS_MODULATED_DTIM);\n\tSVCSTR(WMI_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG);\n\tSVCSTR(WMI_SERVICE_STA_UAPSD_VAR_AUTO_TRIG);\n\tSVCSTR(WMI_SERVICE_STA_KEEP_ALIVE);\n\tSVCSTR(WMI_SERVICE_TX_ENCAP);\n\tSVCSTR(WMI_SERVICE_BURST);\n\tSVCSTR(WMI_SERVICE_SMART_ANTENNA_SW_SUPPORT);\n\tSVCSTR(WMI_SERVICE_SMART_ANTENNA_HW_SUPPORT);\n\tSVCSTR(WMI_SERVICE_ROAM_SCAN_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_AP_PS_DETECT_OUT_OF_SYNC);\n\tSVCSTR(WMI_SERVICE_EARLY_RX);\n\tSVCSTR(WMI_SERVICE_STA_SMPS);\n\tSVCSTR(WMI_SERVICE_FWTEST);\n\tSVCSTR(WMI_SERVICE_STA_WMMAC);\n\tSVCSTR(WMI_SERVICE_TDLS);\n\tSVCSTR(WMI_SERVICE_MCC_BCN_INTERVAL_CHANGE);\n\tSVCSTR(WMI_SERVICE_ADAPTIVE_OCS);\n\tSVCSTR(WMI_SERVICE_BA_SSN_SUPPORT);\n\tSVCSTR(WMI_SERVICE_FILTER_IPSEC_NATKEEPALIVE);\n\tSVCSTR(WMI_SERVICE_WLAN_HB);\n\tSVCSTR(WMI_SERVICE_LTE_ANT_SHARE_SUPPORT);\n\tSVCSTR(WMI_SERVICE_BATCH_SCAN);\n\tSVCSTR(WMI_SERVICE_QPOWER);\n\tSVCSTR(WMI_SERVICE_PLMREQ);\n\tSVCSTR(WMI_SERVICE_THERMAL_MGMT);\n\tSVCSTR(WMI_SERVICE_RMC);\n\tSVCSTR(WMI_SERVICE_MHF_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_COEX_SAR);\n\tSVCSTR(WMI_SERVICE_BCN_TXRATE_OVERRIDE);\n\tSVCSTR(WMI_SERVICE_NAN);\n\tSVCSTR(WMI_SERVICE_L1SS_STAT);\n\tSVCSTR(WMI_SERVICE_ESTIMATE_LINKSPEED);\n\tSVCSTR(WMI_SERVICE_OBSS_SCAN);\n\tSVCSTR(WMI_SERVICE_TDLS_OFFCHAN);\n\tSVCSTR(WMI_SERVICE_TDLS_UAPSD_BUFFER_STA);\n\tSVCSTR(WMI_SERVICE_TDLS_UAPSD_SLEEP_STA);\n\tSVCSTR(WMI_SERVICE_IBSS_PWRSAVE);\n\tSVCSTR(WMI_SERVICE_LPASS);\n\tSVCSTR(WMI_SERVICE_EXTSCAN);\n\tSVCSTR(WMI_SERVICE_D0WOW);\n\tSVCSTR(WMI_SERVICE_HSOFFLOAD);\n\tSVCSTR(WMI_SERVICE_ROAM_HO_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_RX_FULL_REORDER);\n\tSVCSTR(WMI_SERVICE_DHCP_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_STA_RX_IPA_OFFLOAD_SUPPORT);\n\tSVCSTR(WMI_SERVICE_MDNS_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_SAP_AUTH_OFFLOAD);\n\tSVCSTR(WMI_SERVICE_ATF);\n\tSVCSTR(WMI_SERVICE_COEX_GPIO);\n\tSVCSTR(WMI_SERVICE_ENHANCED_PROXY_STA);\n\tSVCSTR(WMI_SERVICE_TT);\n\tSVCSTR(WMI_SERVICE_PEER_CACHING);\n\tSVCSTR(WMI_SERVICE_AUX_SPECTRAL_INTF);\n\tSVCSTR(WMI_SERVICE_AUX_CHAN_LOAD_INTF);\n\tSVCSTR(WMI_SERVICE_BSS_CHANNEL_INFO_64);\n\tSVCSTR(WMI_SERVICE_EXT_RES_CFG_SUPPORT);\n\tSVCSTR(WMI_SERVICE_MESH_11S);\n\tSVCSTR(WMI_SERVICE_MESH_NON_11S);\n\tSVCSTR(WMI_SERVICE_PEER_STATS);\n\tSVCSTR(WMI_SERVICE_RESTRT_CHNL_SUPPORT);\n\tSVCSTR(WMI_SERVICE_PERIODIC_CHAN_STAT_SUPPORT);\n\tSVCSTR(WMI_SERVICE_TX_MODE_PUSH_ONLY);\n\tSVCSTR(WMI_SERVICE_TX_MODE_PUSH_PULL);\n\tSVCSTR(WMI_SERVICE_TX_MODE_DYNAMIC);\n\tSVCSTR(WMI_SERVICE_VDEV_RX_FILTER);\n\tSVCSTR(WMI_SERVICE_BTCOEX);\n\tSVCSTR(WMI_SERVICE_CHECK_CAL_VERSION);\n\tSVCSTR(WMI_SERVICE_DBGLOG_WARN2);\n\tSVCSTR(WMI_SERVICE_BTCOEX_DUTY_CYCLE);\n\tSVCSTR(WMI_SERVICE_4_WIRE_COEX_SUPPORT);\n\tSVCSTR(WMI_SERVICE_EXTENDED_NSS_SUPPORT);\n\tSVCSTR(WMI_SERVICE_PROG_GPIO_BAND_SELECT);\n\tSVCSTR(WMI_SERVICE_SMART_LOGGING_SUPPORT);\n\tSVCSTR(WMI_SERVICE_TDLS_CONN_TRACKER_IN_HOST_MODE);\n\tSVCSTR(WMI_SERVICE_TDLS_EXPLICIT_MODE_ONLY);\n\tSVCSTR(WMI_SERVICE_MGMT_TX_WMI);\n\tSVCSTR(WMI_SERVICE_TDLS_WIDER_BANDWIDTH);\n\tSVCSTR(WMI_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS);\n\tSVCSTR(WMI_SERVICE_HOST_DFS_CHECK_SUPPORT);\n\tSVCSTR(WMI_SERVICE_TPC_STATS_FINAL);\n\tSVCSTR(WMI_SERVICE_RESET_CHIP);\n\tSVCSTR(WMI_SERVICE_SPOOF_MAC_SUPPORT);\n\tSVCSTR(WMI_SERVICE_TX_DATA_ACK_RSSI);\n\tSVCSTR(WMI_SERVICE_VDEV_DIFFERENT_BEACON_INTERVAL_SUPPORT);\n\tSVCSTR(WMI_SERVICE_VDEV_DISABLE_4_ADDR_SRC_LRN_SUPPORT);\n\tSVCSTR(WMI_SERVICE_BB_TIMING_CONFIG_SUPPORT);\n\tSVCSTR(WMI_SERVICE_THERM_THROT);\n\tSVCSTR(WMI_SERVICE_RTT_RESPONDER_ROLE);\n\tSVCSTR(WMI_SERVICE_PER_PACKET_SW_ENCRYPT);\n\tSVCSTR(WMI_SERVICE_REPORT_AIRTIME);\n\tSVCSTR(WMI_SERVICE_SYNC_DELETE_CMDS);\n\tSVCSTR(WMI_SERVICE_TX_PWR_PER_PEER);\n\tSVCSTR(WMI_SERVICE_SUPPORT_EXTEND_ADDRESS);\n\tSVCSTR(WMI_SERVICE_PEER_TID_CONFIGS_SUPPORT);\n\tSVCSTR(WMI_SERVICE_EXT_PEER_TID_CONFIGS_SUPPORT);\n\n\tcase WMI_SERVICE_MAX:\n\t\treturn NULL;\n\t}\n\n#undef SVCSTR\n\n\treturn NULL;\n}\n\n#define WMI_SERVICE_IS_ENABLED(wmi_svc_bmap, svc_id, len) \\\n\t((svc_id) < (len) && \\\n\t __le32_to_cpu((wmi_svc_bmap)[(svc_id) / (sizeof(u32))]) & \\\n\t BIT((svc_id) % (sizeof(u32))))\n\n \n#define WMI_EXT_SERVICE_IS_ENABLED(wmi_svc_bmap, svc_id, len) \\\n\t((svc_id) >= (len) && \\\n\t__le32_to_cpu((wmi_svc_bmap)[((svc_id) - (len)) / 28]) & \\\n\tBIT(((((svc_id) - (len)) % 28) & 0x1f) + 4))\n\n#define SVCMAP(x, y, len) \\\n\tdo { \\\n\t\tif ((WMI_SERVICE_IS_ENABLED((in), (x), (len))) || \\\n\t\t    (WMI_EXT_SERVICE_IS_ENABLED((in), (x), (len)))) \\\n\t\t\t__set_bit(y, out); \\\n\t} while (0)\n\nstatic inline void wmi_10x_svc_map(const __le32 *in, unsigned long *out,\n\t\t\t\t   size_t len)\n{\n\tSVCMAP(WMI_10X_SERVICE_BEACON_OFFLOAD,\n\t       WMI_SERVICE_BEACON_OFFLOAD, len);\n\tSVCMAP(WMI_10X_SERVICE_SCAN_OFFLOAD,\n\t       WMI_SERVICE_SCAN_OFFLOAD, len);\n\tSVCMAP(WMI_10X_SERVICE_ROAM_OFFLOAD,\n\t       WMI_SERVICE_ROAM_OFFLOAD, len);\n\tSVCMAP(WMI_10X_SERVICE_BCN_MISS_OFFLOAD,\n\t       WMI_SERVICE_BCN_MISS_OFFLOAD, len);\n\tSVCMAP(WMI_10X_SERVICE_STA_PWRSAVE,\n\t       WMI_SERVICE_STA_PWRSAVE, len);\n\tSVCMAP(WMI_10X_SERVICE_STA_ADVANCED_PWRSAVE,\n\t       WMI_SERVICE_STA_ADVANCED_PWRSAVE, len);\n\tSVCMAP(WMI_10X_SERVICE_AP_UAPSD,\n\t       WMI_SERVICE_AP_UAPSD, len);\n\tSVCMAP(WMI_10X_SERVICE_AP_DFS,\n\t       WMI_SERVICE_AP_DFS, len);\n\tSVCMAP(WMI_10X_SERVICE_11AC,\n\t       WMI_SERVICE_11AC, len);\n\tSVCMAP(WMI_10X_SERVICE_BLOCKACK,\n\t       WMI_SERVICE_BLOCKACK, len);\n\tSVCMAP(WMI_10X_SERVICE_PHYERR,\n\t       WMI_SERVICE_PHYERR, len);\n\tSVCMAP(WMI_10X_SERVICE_BCN_FILTER,\n\t       WMI_SERVICE_BCN_FILTER, len);\n\tSVCMAP(WMI_10X_SERVICE_RTT,\n\t       WMI_SERVICE_RTT, len);\n\tSVCMAP(WMI_10X_SERVICE_RATECTRL,\n\t       WMI_SERVICE_RATECTRL, len);\n\tSVCMAP(WMI_10X_SERVICE_WOW,\n\t       WMI_SERVICE_WOW, len);\n\tSVCMAP(WMI_10X_SERVICE_RATECTRL_CACHE,\n\t       WMI_SERVICE_RATECTRL_CACHE, len);\n\tSVCMAP(WMI_10X_SERVICE_IRAM_TIDS,\n\t       WMI_SERVICE_IRAM_TIDS, len);\n\tSVCMAP(WMI_10X_SERVICE_BURST,\n\t       WMI_SERVICE_BURST, len);\n\tSVCMAP(WMI_10X_SERVICE_SMART_ANTENNA_SW_SUPPORT,\n\t       WMI_SERVICE_SMART_ANTENNA_SW_SUPPORT, len);\n\tSVCMAP(WMI_10X_SERVICE_FORCE_FW_HANG,\n\t       WMI_SERVICE_FORCE_FW_HANG, len);\n\tSVCMAP(WMI_10X_SERVICE_SMART_ANTENNA_HW_SUPPORT,\n\t       WMI_SERVICE_SMART_ANTENNA_HW_SUPPORT, len);\n\tSVCMAP(WMI_10X_SERVICE_ATF,\n\t       WMI_SERVICE_ATF, len);\n\tSVCMAP(WMI_10X_SERVICE_COEX_GPIO,\n\t       WMI_SERVICE_COEX_GPIO, len);\n\tSVCMAP(WMI_10X_SERVICE_AUX_SPECTRAL_INTF,\n\t       WMI_SERVICE_AUX_SPECTRAL_INTF, len);\n\tSVCMAP(WMI_10X_SERVICE_AUX_CHAN_LOAD_INTF,\n\t       WMI_SERVICE_AUX_CHAN_LOAD_INTF, len);\n\tSVCMAP(WMI_10X_SERVICE_BSS_CHANNEL_INFO_64,\n\t       WMI_SERVICE_BSS_CHANNEL_INFO_64, len);\n\tSVCMAP(WMI_10X_SERVICE_MESH,\n\t       WMI_SERVICE_MESH_11S, len);\n\tSVCMAP(WMI_10X_SERVICE_EXT_RES_CFG_SUPPORT,\n\t       WMI_SERVICE_EXT_RES_CFG_SUPPORT, len);\n\tSVCMAP(WMI_10X_SERVICE_PEER_STATS,\n\t       WMI_SERVICE_PEER_STATS, len);\n\tSVCMAP(WMI_10X_SERVICE_RESET_CHIP,\n\t       WMI_SERVICE_RESET_CHIP, len);\n\tSVCMAP(WMI_10X_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS,\n\t       WMI_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS, len);\n\tSVCMAP(WMI_10X_SERVICE_BB_TIMING_CONFIG_SUPPORT,\n\t       WMI_SERVICE_BB_TIMING_CONFIG_SUPPORT, len);\n\tSVCMAP(WMI_10X_SERVICE_PER_PACKET_SW_ENCRYPT,\n\t       WMI_SERVICE_PER_PACKET_SW_ENCRYPT, len);\n}\n\nstatic inline void wmi_main_svc_map(const __le32 *in, unsigned long *out,\n\t\t\t\t    size_t len)\n{\n\tSVCMAP(WMI_MAIN_SERVICE_BEACON_OFFLOAD,\n\t       WMI_SERVICE_BEACON_OFFLOAD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_SCAN_OFFLOAD,\n\t       WMI_SERVICE_SCAN_OFFLOAD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_ROAM_OFFLOAD,\n\t       WMI_SERVICE_ROAM_OFFLOAD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_BCN_MISS_OFFLOAD,\n\t       WMI_SERVICE_BCN_MISS_OFFLOAD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_STA_PWRSAVE,\n\t       WMI_SERVICE_STA_PWRSAVE, len);\n\tSVCMAP(WMI_MAIN_SERVICE_STA_ADVANCED_PWRSAVE,\n\t       WMI_SERVICE_STA_ADVANCED_PWRSAVE, len);\n\tSVCMAP(WMI_MAIN_SERVICE_AP_UAPSD,\n\t       WMI_SERVICE_AP_UAPSD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_AP_DFS,\n\t       WMI_SERVICE_AP_DFS, len);\n\tSVCMAP(WMI_MAIN_SERVICE_11AC,\n\t       WMI_SERVICE_11AC, len);\n\tSVCMAP(WMI_MAIN_SERVICE_BLOCKACK,\n\t       WMI_SERVICE_BLOCKACK, len);\n\tSVCMAP(WMI_MAIN_SERVICE_PHYERR,\n\t       WMI_SERVICE_PHYERR, len);\n\tSVCMAP(WMI_MAIN_SERVICE_BCN_FILTER,\n\t       WMI_SERVICE_BCN_FILTER, len);\n\tSVCMAP(WMI_MAIN_SERVICE_RTT,\n\t       WMI_SERVICE_RTT, len);\n\tSVCMAP(WMI_MAIN_SERVICE_RATECTRL,\n\t       WMI_SERVICE_RATECTRL, len);\n\tSVCMAP(WMI_MAIN_SERVICE_WOW,\n\t       WMI_SERVICE_WOW, len);\n\tSVCMAP(WMI_MAIN_SERVICE_RATECTRL_CACHE,\n\t       WMI_SERVICE_RATECTRL_CACHE, len);\n\tSVCMAP(WMI_MAIN_SERVICE_IRAM_TIDS,\n\t       WMI_SERVICE_IRAM_TIDS, len);\n\tSVCMAP(WMI_MAIN_SERVICE_ARPNS_OFFLOAD,\n\t       WMI_SERVICE_ARPNS_OFFLOAD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_NLO,\n\t       WMI_SERVICE_NLO, len);\n\tSVCMAP(WMI_MAIN_SERVICE_GTK_OFFLOAD,\n\t       WMI_SERVICE_GTK_OFFLOAD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_SCAN_SCH,\n\t       WMI_SERVICE_SCAN_SCH, len);\n\tSVCMAP(WMI_MAIN_SERVICE_CSA_OFFLOAD,\n\t       WMI_SERVICE_CSA_OFFLOAD, len);\n\tSVCMAP(WMI_MAIN_SERVICE_CHATTER,\n\t       WMI_SERVICE_CHATTER, len);\n\tSVCMAP(WMI_MAIN_SERVICE_COEX_FREQAVOID,\n\t       WMI_SERVICE_COEX_FREQAVOID, len);\n\tSVCMAP(WMI_MAIN_SERVICE_PACKET_POWER_SAVE,\n\t       WMI_SERVICE_PACKET_POWER_SAVE, len);\n\tSVCMAP(WMI_MAIN_SERVICE_FORCE_FW_HANG,\n\t       WMI_SERVICE_FORCE_FW_HANG, len);\n\tSVCMAP(WMI_MAIN_SERVICE_GPIO,\n\t       WMI_SERVICE_GPIO, len);\n\tSVCMAP(WMI_MAIN_SERVICE_STA_DTIM_PS_MODULATED_DTIM,\n\t       WMI_SERVICE_STA_DTIM_PS_MODULATED_DTIM, len);\n\tSVCMAP(WMI_MAIN_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG,\n\t       WMI_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG, len);\n\tSVCMAP(WMI_MAIN_SERVICE_STA_UAPSD_VAR_AUTO_TRIG,\n\t       WMI_SERVICE_STA_UAPSD_VAR_AUTO_TRIG, len);\n\tSVCMAP(WMI_MAIN_SERVICE_STA_KEEP_ALIVE,\n\t       WMI_SERVICE_STA_KEEP_ALIVE, len);\n\tSVCMAP(WMI_MAIN_SERVICE_TX_ENCAP,\n\t       WMI_SERVICE_TX_ENCAP, len);\n}\n\nstatic inline void wmi_10_4_svc_map(const __le32 *in, unsigned long *out,\n\t\t\t\t    size_t len)\n{\n\tSVCMAP(WMI_10_4_SERVICE_BEACON_OFFLOAD,\n\t       WMI_SERVICE_BEACON_OFFLOAD, len);\n\tSVCMAP(WMI_10_4_SERVICE_SCAN_OFFLOAD,\n\t       WMI_SERVICE_SCAN_OFFLOAD, len);\n\tSVCMAP(WMI_10_4_SERVICE_ROAM_OFFLOAD,\n\t       WMI_SERVICE_ROAM_OFFLOAD, len);\n\tSVCMAP(WMI_10_4_SERVICE_BCN_MISS_OFFLOAD,\n\t       WMI_SERVICE_BCN_MISS_OFFLOAD, len);\n\tSVCMAP(WMI_10_4_SERVICE_STA_PWRSAVE,\n\t       WMI_SERVICE_STA_PWRSAVE, len);\n\tSVCMAP(WMI_10_4_SERVICE_STA_ADVANCED_PWRSAVE,\n\t       WMI_SERVICE_STA_ADVANCED_PWRSAVE, len);\n\tSVCMAP(WMI_10_4_SERVICE_AP_UAPSD,\n\t       WMI_SERVICE_AP_UAPSD, len);\n\tSVCMAP(WMI_10_4_SERVICE_AP_DFS,\n\t       WMI_SERVICE_AP_DFS, len);\n\tSVCMAP(WMI_10_4_SERVICE_11AC,\n\t       WMI_SERVICE_11AC, len);\n\tSVCMAP(WMI_10_4_SERVICE_BLOCKACK,\n\t       WMI_SERVICE_BLOCKACK, len);\n\tSVCMAP(WMI_10_4_SERVICE_PHYERR,\n\t       WMI_SERVICE_PHYERR, len);\n\tSVCMAP(WMI_10_4_SERVICE_BCN_FILTER,\n\t       WMI_SERVICE_BCN_FILTER, len);\n\tSVCMAP(WMI_10_4_SERVICE_RTT,\n\t       WMI_SERVICE_RTT, len);\n\tSVCMAP(WMI_10_4_SERVICE_RATECTRL,\n\t       WMI_SERVICE_RATECTRL, len);\n\tSVCMAP(WMI_10_4_SERVICE_WOW,\n\t       WMI_SERVICE_WOW, len);\n\tSVCMAP(WMI_10_4_SERVICE_RATECTRL_CACHE,\n\t       WMI_SERVICE_RATECTRL_CACHE, len);\n\tSVCMAP(WMI_10_4_SERVICE_IRAM_TIDS,\n\t       WMI_SERVICE_IRAM_TIDS, len);\n\tSVCMAP(WMI_10_4_SERVICE_BURST,\n\t       WMI_SERVICE_BURST, len);\n\tSVCMAP(WMI_10_4_SERVICE_SMART_ANTENNA_SW_SUPPORT,\n\t       WMI_SERVICE_SMART_ANTENNA_SW_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_GTK_OFFLOAD,\n\t       WMI_SERVICE_GTK_OFFLOAD, len);\n\tSVCMAP(WMI_10_4_SERVICE_SCAN_SCH,\n\t       WMI_SERVICE_SCAN_SCH, len);\n\tSVCMAP(WMI_10_4_SERVICE_CSA_OFFLOAD,\n\t       WMI_SERVICE_CSA_OFFLOAD, len);\n\tSVCMAP(WMI_10_4_SERVICE_CHATTER,\n\t       WMI_SERVICE_CHATTER, len);\n\tSVCMAP(WMI_10_4_SERVICE_COEX_FREQAVOID,\n\t       WMI_SERVICE_COEX_FREQAVOID, len);\n\tSVCMAP(WMI_10_4_SERVICE_PACKET_POWER_SAVE,\n\t       WMI_SERVICE_PACKET_POWER_SAVE, len);\n\tSVCMAP(WMI_10_4_SERVICE_FORCE_FW_HANG,\n\t       WMI_SERVICE_FORCE_FW_HANG, len);\n\tSVCMAP(WMI_10_4_SERVICE_SMART_ANTENNA_HW_SUPPORT,\n\t       WMI_SERVICE_SMART_ANTENNA_HW_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_GPIO,\n\t       WMI_SERVICE_GPIO, len);\n\tSVCMAP(WMI_10_4_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG,\n\t       WMI_SERVICE_STA_UAPSD_BASIC_AUTO_TRIG, len);\n\tSVCMAP(WMI_10_4_SERVICE_STA_UAPSD_VAR_AUTO_TRIG,\n\t       WMI_SERVICE_STA_UAPSD_VAR_AUTO_TRIG, len);\n\tSVCMAP(WMI_10_4_SERVICE_STA_KEEP_ALIVE,\n\t       WMI_SERVICE_STA_KEEP_ALIVE, len);\n\tSVCMAP(WMI_10_4_SERVICE_TX_ENCAP,\n\t       WMI_SERVICE_TX_ENCAP, len);\n\tSVCMAP(WMI_10_4_SERVICE_AP_PS_DETECT_OUT_OF_SYNC,\n\t       WMI_SERVICE_AP_PS_DETECT_OUT_OF_SYNC, len);\n\tSVCMAP(WMI_10_4_SERVICE_EARLY_RX,\n\t       WMI_SERVICE_EARLY_RX, len);\n\tSVCMAP(WMI_10_4_SERVICE_ENHANCED_PROXY_STA,\n\t       WMI_SERVICE_ENHANCED_PROXY_STA, len);\n\tSVCMAP(WMI_10_4_SERVICE_TT,\n\t       WMI_SERVICE_TT, len);\n\tSVCMAP(WMI_10_4_SERVICE_ATF,\n\t       WMI_SERVICE_ATF, len);\n\tSVCMAP(WMI_10_4_SERVICE_PEER_CACHING,\n\t       WMI_SERVICE_PEER_CACHING, len);\n\tSVCMAP(WMI_10_4_SERVICE_COEX_GPIO,\n\t       WMI_SERVICE_COEX_GPIO, len);\n\tSVCMAP(WMI_10_4_SERVICE_AUX_SPECTRAL_INTF,\n\t       WMI_SERVICE_AUX_SPECTRAL_INTF, len);\n\tSVCMAP(WMI_10_4_SERVICE_AUX_CHAN_LOAD_INTF,\n\t       WMI_SERVICE_AUX_CHAN_LOAD_INTF, len);\n\tSVCMAP(WMI_10_4_SERVICE_BSS_CHANNEL_INFO_64,\n\t       WMI_SERVICE_BSS_CHANNEL_INFO_64, len);\n\tSVCMAP(WMI_10_4_SERVICE_EXT_RES_CFG_SUPPORT,\n\t       WMI_SERVICE_EXT_RES_CFG_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_MESH_NON_11S,\n\t       WMI_SERVICE_MESH_NON_11S, len);\n\tSVCMAP(WMI_10_4_SERVICE_RESTRT_CHNL_SUPPORT,\n\t       WMI_SERVICE_RESTRT_CHNL_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_PEER_STATS,\n\t       WMI_SERVICE_PEER_STATS, len);\n\tSVCMAP(WMI_10_4_SERVICE_MESH_11S,\n\t       WMI_SERVICE_MESH_11S, len);\n\tSVCMAP(WMI_10_4_SERVICE_PERIODIC_CHAN_STAT_SUPPORT,\n\t       WMI_SERVICE_PERIODIC_CHAN_STAT_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_TX_MODE_PUSH_ONLY,\n\t       WMI_SERVICE_TX_MODE_PUSH_ONLY, len);\n\tSVCMAP(WMI_10_4_SERVICE_TX_MODE_PUSH_PULL,\n\t       WMI_SERVICE_TX_MODE_PUSH_PULL, len);\n\tSVCMAP(WMI_10_4_SERVICE_TX_MODE_DYNAMIC,\n\t       WMI_SERVICE_TX_MODE_DYNAMIC, len);\n\tSVCMAP(WMI_10_4_SERVICE_VDEV_RX_FILTER,\n\t       WMI_SERVICE_VDEV_RX_FILTER, len);\n\tSVCMAP(WMI_10_4_SERVICE_BTCOEX,\n\t       WMI_SERVICE_BTCOEX, len);\n\tSVCMAP(WMI_10_4_SERVICE_CHECK_CAL_VERSION,\n\t       WMI_SERVICE_CHECK_CAL_VERSION, len);\n\tSVCMAP(WMI_10_4_SERVICE_DBGLOG_WARN2,\n\t       WMI_SERVICE_DBGLOG_WARN2, len);\n\tSVCMAP(WMI_10_4_SERVICE_BTCOEX_DUTY_CYCLE,\n\t       WMI_SERVICE_BTCOEX_DUTY_CYCLE, len);\n\tSVCMAP(WMI_10_4_SERVICE_4_WIRE_COEX_SUPPORT,\n\t       WMI_SERVICE_4_WIRE_COEX_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_EXTENDED_NSS_SUPPORT,\n\t       WMI_SERVICE_EXTENDED_NSS_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_PROG_GPIO_BAND_SELECT,\n\t       WMI_SERVICE_PROG_GPIO_BAND_SELECT, len);\n\tSVCMAP(WMI_10_4_SERVICE_SMART_LOGGING_SUPPORT,\n\t       WMI_SERVICE_SMART_LOGGING_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_TDLS,\n\t       WMI_SERVICE_TDLS, len);\n\tSVCMAP(WMI_10_4_SERVICE_TDLS_OFFCHAN,\n\t       WMI_SERVICE_TDLS_OFFCHAN, len);\n\tSVCMAP(WMI_10_4_SERVICE_TDLS_UAPSD_BUFFER_STA,\n\t       WMI_SERVICE_TDLS_UAPSD_BUFFER_STA, len);\n\tSVCMAP(WMI_10_4_SERVICE_TDLS_UAPSD_SLEEP_STA,\n\t       WMI_SERVICE_TDLS_UAPSD_SLEEP_STA, len);\n\tSVCMAP(WMI_10_4_SERVICE_TDLS_CONN_TRACKER_IN_HOST_MODE,\n\t       WMI_SERVICE_TDLS_CONN_TRACKER_IN_HOST_MODE, len);\n\tSVCMAP(WMI_10_4_SERVICE_TDLS_EXPLICIT_MODE_ONLY,\n\t       WMI_SERVICE_TDLS_EXPLICIT_MODE_ONLY, len);\n\tSVCMAP(WMI_10_4_SERVICE_TDLS_WIDER_BANDWIDTH,\n\t       WMI_SERVICE_TDLS_WIDER_BANDWIDTH, len);\n\tSVCMAP(WMI_10_4_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS,\n\t       WMI_SERVICE_HTT_MGMT_TX_COMP_VALID_FLAGS, len);\n\tSVCMAP(WMI_10_4_SERVICE_HOST_DFS_CHECK_SUPPORT,\n\t       WMI_SERVICE_HOST_DFS_CHECK_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_TPC_STATS_FINAL,\n\t       WMI_SERVICE_TPC_STATS_FINAL, len);\n\tSVCMAP(WMI_10_4_SERVICE_TX_DATA_ACK_RSSI,\n\t       WMI_SERVICE_TX_DATA_ACK_RSSI, len);\n\tSVCMAP(WMI_10_4_SERVICE_VDEV_DIFFERENT_BEACON_INTERVAL_SUPPORT,\n\t       WMI_SERVICE_VDEV_DIFFERENT_BEACON_INTERVAL_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_VDEV_DISABLE_4_ADDR_SRC_LRN_SUPPORT,\n\t       WMI_SERVICE_VDEV_DISABLE_4_ADDR_SRC_LRN_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_RTT_RESPONDER_ROLE,\n\t       WMI_SERVICE_RTT_RESPONDER_ROLE, len);\n\tSVCMAP(WMI_10_4_SERVICE_PER_PACKET_SW_ENCRYPT,\n\t       WMI_SERVICE_PER_PACKET_SW_ENCRYPT, len);\n\tSVCMAP(WMI_10_4_SERVICE_REPORT_AIRTIME,\n\t       WMI_SERVICE_REPORT_AIRTIME, len);\n\tSVCMAP(WMI_10_4_SERVICE_TX_PWR_PER_PEER,\n\t       WMI_SERVICE_TX_PWR_PER_PEER, len);\n\tSVCMAP(WMI_10_4_SERVICE_RESET_CHIP,\n\t       WMI_SERVICE_RESET_CHIP, len);\n\tSVCMAP(WMI_10_4_SERVICE_PEER_TID_CONFIGS_SUPPORT,\n\t       WMI_SERVICE_PEER_TID_CONFIGS_SUPPORT, len);\n\tSVCMAP(WMI_10_4_SERVICE_EXT_PEER_TID_CONFIGS_SUPPORT,\n\t       WMI_SERVICE_PEER_TID_CONFIGS_SUPPORT, len);\n}\n\n#undef SVCMAP\n\n \nstruct wmi_mac_addr {\n\tunion {\n\t\tu8 addr[6];\n\t\tstruct {\n\t\t\tu32 word0;\n\t\t\tu32 word1;\n\t\t} __packed;\n\t} __packed;\n} __packed;\n\nstruct wmi_cmd_map {\n\tu32 init_cmdid;\n\tu32 start_scan_cmdid;\n\tu32 stop_scan_cmdid;\n\tu32 scan_chan_list_cmdid;\n\tu32 scan_sch_prio_tbl_cmdid;\n\tu32 scan_prob_req_oui_cmdid;\n\tu32 pdev_set_regdomain_cmdid;\n\tu32 pdev_set_channel_cmdid;\n\tu32 pdev_set_param_cmdid;\n\tu32 pdev_pktlog_enable_cmdid;\n\tu32 pdev_pktlog_disable_cmdid;\n\tu32 pdev_set_wmm_params_cmdid;\n\tu32 pdev_set_ht_cap_ie_cmdid;\n\tu32 pdev_set_vht_cap_ie_cmdid;\n\tu32 pdev_set_dscp_tid_map_cmdid;\n\tu32 pdev_set_quiet_mode_cmdid;\n\tu32 pdev_green_ap_ps_enable_cmdid;\n\tu32 pdev_get_tpc_config_cmdid;\n\tu32 pdev_set_base_macaddr_cmdid;\n\tu32 vdev_create_cmdid;\n\tu32 vdev_delete_cmdid;\n\tu32 vdev_start_request_cmdid;\n\tu32 vdev_restart_request_cmdid;\n\tu32 vdev_up_cmdid;\n\tu32 vdev_stop_cmdid;\n\tu32 vdev_down_cmdid;\n\tu32 vdev_set_param_cmdid;\n\tu32 vdev_install_key_cmdid;\n\tu32 peer_create_cmdid;\n\tu32 peer_delete_cmdid;\n\tu32 peer_flush_tids_cmdid;\n\tu32 peer_set_param_cmdid;\n\tu32 peer_assoc_cmdid;\n\tu32 peer_add_wds_entry_cmdid;\n\tu32 peer_remove_wds_entry_cmdid;\n\tu32 peer_mcast_group_cmdid;\n\tu32 bcn_tx_cmdid;\n\tu32 pdev_send_bcn_cmdid;\n\tu32 bcn_tmpl_cmdid;\n\tu32 bcn_filter_rx_cmdid;\n\tu32 prb_req_filter_rx_cmdid;\n\tu32 mgmt_tx_cmdid;\n\tu32 mgmt_tx_send_cmdid;\n\tu32 prb_tmpl_cmdid;\n\tu32 addba_clear_resp_cmdid;\n\tu32 addba_send_cmdid;\n\tu32 addba_status_cmdid;\n\tu32 delba_send_cmdid;\n\tu32 addba_set_resp_cmdid;\n\tu32 send_singleamsdu_cmdid;\n\tu32 sta_powersave_mode_cmdid;\n\tu32 sta_powersave_param_cmdid;\n\tu32 sta_mimo_ps_mode_cmdid;\n\tu32 pdev_dfs_enable_cmdid;\n\tu32 pdev_dfs_disable_cmdid;\n\tu32 roam_scan_mode;\n\tu32 roam_scan_rssi_threshold;\n\tu32 roam_scan_period;\n\tu32 roam_scan_rssi_change_threshold;\n\tu32 roam_ap_profile;\n\tu32 ofl_scan_add_ap_profile;\n\tu32 ofl_scan_remove_ap_profile;\n\tu32 ofl_scan_period;\n\tu32 p2p_dev_set_device_info;\n\tu32 p2p_dev_set_discoverability;\n\tu32 p2p_go_set_beacon_ie;\n\tu32 p2p_go_set_probe_resp_ie;\n\tu32 p2p_set_vendor_ie_data_cmdid;\n\tu32 ap_ps_peer_param_cmdid;\n\tu32 ap_ps_peer_uapsd_coex_cmdid;\n\tu32 peer_rate_retry_sched_cmdid;\n\tu32 wlan_profile_trigger_cmdid;\n\tu32 wlan_profile_set_hist_intvl_cmdid;\n\tu32 wlan_profile_get_profile_data_cmdid;\n\tu32 wlan_profile_enable_profile_id_cmdid;\n\tu32 wlan_profile_list_profile_id_cmdid;\n\tu32 pdev_suspend_cmdid;\n\tu32 pdev_resume_cmdid;\n\tu32 add_bcn_filter_cmdid;\n\tu32 rmv_bcn_filter_cmdid;\n\tu32 wow_add_wake_pattern_cmdid;\n\tu32 wow_del_wake_pattern_cmdid;\n\tu32 wow_enable_disable_wake_event_cmdid;\n\tu32 wow_enable_cmdid;\n\tu32 wow_hostwakeup_from_sleep_cmdid;\n\tu32 rtt_measreq_cmdid;\n\tu32 rtt_tsf_cmdid;\n\tu32 vdev_spectral_scan_configure_cmdid;\n\tu32 vdev_spectral_scan_enable_cmdid;\n\tu32 request_stats_cmdid;\n\tu32 request_peer_stats_info_cmdid;\n\tu32 set_arp_ns_offload_cmdid;\n\tu32 network_list_offload_config_cmdid;\n\tu32 gtk_offload_cmdid;\n\tu32 csa_offload_enable_cmdid;\n\tu32 csa_offload_chanswitch_cmdid;\n\tu32 chatter_set_mode_cmdid;\n\tu32 peer_tid_addba_cmdid;\n\tu32 peer_tid_delba_cmdid;\n\tu32 sta_dtim_ps_method_cmdid;\n\tu32 sta_uapsd_auto_trig_cmdid;\n\tu32 sta_keepalive_cmd;\n\tu32 echo_cmdid;\n\tu32 pdev_utf_cmdid;\n\tu32 dbglog_cfg_cmdid;\n\tu32 pdev_qvit_cmdid;\n\tu32 pdev_ftm_intg_cmdid;\n\tu32 vdev_set_keepalive_cmdid;\n\tu32 vdev_get_keepalive_cmdid;\n\tu32 force_fw_hang_cmdid;\n\tu32 gpio_config_cmdid;\n\tu32 gpio_output_cmdid;\n\tu32 pdev_get_temperature_cmdid;\n\tu32 vdev_set_wmm_params_cmdid;\n\tu32 tdls_set_state_cmdid;\n\tu32 tdls_peer_update_cmdid;\n\tu32 adaptive_qcs_cmdid;\n\tu32 scan_update_request_cmdid;\n\tu32 vdev_standby_response_cmdid;\n\tu32 vdev_resume_response_cmdid;\n\tu32 wlan_peer_caching_add_peer_cmdid;\n\tu32 wlan_peer_caching_evict_peer_cmdid;\n\tu32 wlan_peer_caching_restore_peer_cmdid;\n\tu32 wlan_peer_caching_print_all_peers_info_cmdid;\n\tu32 peer_update_wds_entry_cmdid;\n\tu32 peer_add_proxy_sta_entry_cmdid;\n\tu32 rtt_keepalive_cmdid;\n\tu32 oem_req_cmdid;\n\tu32 nan_cmdid;\n\tu32 vdev_ratemask_cmdid;\n\tu32 qboost_cfg_cmdid;\n\tu32 pdev_smart_ant_enable_cmdid;\n\tu32 pdev_smart_ant_set_rx_antenna_cmdid;\n\tu32 peer_smart_ant_set_tx_antenna_cmdid;\n\tu32 peer_smart_ant_set_train_info_cmdid;\n\tu32 peer_smart_ant_set_node_config_ops_cmdid;\n\tu32 pdev_set_antenna_switch_table_cmdid;\n\tu32 pdev_set_ctl_table_cmdid;\n\tu32 pdev_set_mimogain_table_cmdid;\n\tu32 pdev_ratepwr_table_cmdid;\n\tu32 pdev_ratepwr_chainmsk_table_cmdid;\n\tu32 pdev_fips_cmdid;\n\tu32 tt_set_conf_cmdid;\n\tu32 fwtest_cmdid;\n\tu32 vdev_atf_request_cmdid;\n\tu32 peer_atf_request_cmdid;\n\tu32 pdev_get_ani_cck_config_cmdid;\n\tu32 pdev_get_ani_ofdm_config_cmdid;\n\tu32 pdev_reserve_ast_entry_cmdid;\n\tu32 pdev_get_nfcal_power_cmdid;\n\tu32 pdev_get_tpc_cmdid;\n\tu32 pdev_get_ast_info_cmdid;\n\tu32 vdev_set_dscp_tid_map_cmdid;\n\tu32 pdev_get_info_cmdid;\n\tu32 vdev_get_info_cmdid;\n\tu32 vdev_filter_neighbor_rx_packets_cmdid;\n\tu32 mu_cal_start_cmdid;\n\tu32 set_cca_params_cmdid;\n\tu32 pdev_bss_chan_info_request_cmdid;\n\tu32 pdev_enable_adaptive_cca_cmdid;\n\tu32 ext_resource_cfg_cmdid;\n\tu32 vdev_set_ie_cmdid;\n\tu32 set_lteu_config_cmdid;\n\tu32 atf_ssid_grouping_request_cmdid;\n\tu32 peer_atf_ext_request_cmdid;\n\tu32 set_periodic_channel_stats_cfg_cmdid;\n\tu32 peer_bwf_request_cmdid;\n\tu32 btcoex_cfg_cmdid;\n\tu32 peer_tx_mu_txmit_count_cmdid;\n\tu32 peer_tx_mu_txmit_rstcnt_cmdid;\n\tu32 peer_gid_userpos_list_cmdid;\n\tu32 pdev_check_cal_version_cmdid;\n\tu32 coex_version_cfg_cmid;\n\tu32 pdev_get_rx_filter_cmdid;\n\tu32 pdev_extended_nss_cfg_cmdid;\n\tu32 vdev_set_scan_nac_rssi_cmdid;\n\tu32 prog_gpio_band_select_cmdid;\n\tu32 config_smart_logging_cmdid;\n\tu32 debug_fatal_condition_cmdid;\n\tu32 get_tsf_timer_cmdid;\n\tu32 pdev_get_tpc_table_cmdid;\n\tu32 vdev_sifs_trigger_time_cmdid;\n\tu32 pdev_wds_entry_list_cmdid;\n\tu32 tdls_set_offchan_mode_cmdid;\n\tu32 radar_found_cmdid;\n\tu32 set_bb_timing_cmdid;\n\tu32 per_peer_per_tid_config_cmdid;\n};\n\n \nenum wmi_cmd_group {\n\t \n\tWMI_GRP_START = 0x3,\n\tWMI_GRP_SCAN = WMI_GRP_START,\n\tWMI_GRP_PDEV,\n\tWMI_GRP_VDEV,\n\tWMI_GRP_PEER,\n\tWMI_GRP_MGMT,\n\tWMI_GRP_BA_NEG,\n\tWMI_GRP_STA_PS,\n\tWMI_GRP_DFS,\n\tWMI_GRP_ROAM,\n\tWMI_GRP_OFL_SCAN,\n\tWMI_GRP_P2P,\n\tWMI_GRP_AP_PS,\n\tWMI_GRP_RATE_CTRL,\n\tWMI_GRP_PROFILE,\n\tWMI_GRP_SUSPEND,\n\tWMI_GRP_BCN_FILTER,\n\tWMI_GRP_WOW,\n\tWMI_GRP_RTT,\n\tWMI_GRP_SPECTRAL,\n\tWMI_GRP_STATS,\n\tWMI_GRP_ARP_NS_OFL,\n\tWMI_GRP_NLO_OFL,\n\tWMI_GRP_GTK_OFL,\n\tWMI_GRP_CSA_OFL,\n\tWMI_GRP_CHATTER,\n\tWMI_GRP_TID_ADDBA,\n\tWMI_GRP_MISC,\n\tWMI_GRP_GPIO,\n};\n\n#define WMI_CMD_GRP(grp_id) (((grp_id) << 12) | 0x1)\n#define WMI_EVT_GRP_START_ID(grp_id) (((grp_id) << 12) | 0x1)\n\n#define WMI_CMD_UNSUPPORTED 0\n\n \nenum wmi_cmd_id {\n\tWMI_INIT_CMDID = 0x1,\n\n\t \n\tWMI_START_SCAN_CMDID = WMI_CMD_GRP(WMI_GRP_SCAN),\n\tWMI_STOP_SCAN_CMDID,\n\tWMI_SCAN_CHAN_LIST_CMDID,\n\tWMI_SCAN_SCH_PRIO_TBL_CMDID,\n\n\t \n\tWMI_PDEV_SET_REGDOMAIN_CMDID = WMI_CMD_GRP(WMI_GRP_PDEV),\n\tWMI_PDEV_SET_CHANNEL_CMDID,\n\tWMI_PDEV_SET_PARAM_CMDID,\n\tWMI_PDEV_PKTLOG_ENABLE_CMDID,\n\tWMI_PDEV_PKTLOG_DISABLE_CMDID,\n\tWMI_PDEV_SET_WMM_PARAMS_CMDID,\n\tWMI_PDEV_SET_HT_CAP_IE_CMDID,\n\tWMI_PDEV_SET_VHT_CAP_IE_CMDID,\n\tWMI_PDEV_SET_DSCP_TID_MAP_CMDID,\n\tWMI_PDEV_SET_QUIET_MODE_CMDID,\n\tWMI_PDEV_GREEN_AP_PS_ENABLE_CMDID,\n\tWMI_PDEV_GET_TPC_CONFIG_CMDID,\n\tWMI_PDEV_SET_BASE_MACADDR_CMDID,\n\n\t \n\tWMI_VDEV_CREATE_CMDID = WMI_CMD_GRP(WMI_GRP_VDEV),\n\tWMI_VDEV_DELETE_CMDID,\n\tWMI_VDEV_START_REQUEST_CMDID,\n\tWMI_VDEV_RESTART_REQUEST_CMDID,\n\tWMI_VDEV_UP_CMDID,\n\tWMI_VDEV_STOP_CMDID,\n\tWMI_VDEV_DOWN_CMDID,\n\tWMI_VDEV_SET_PARAM_CMDID,\n\tWMI_VDEV_INSTALL_KEY_CMDID,\n\n\t \n\tWMI_PEER_CREATE_CMDID = WMI_CMD_GRP(WMI_GRP_PEER),\n\tWMI_PEER_DELETE_CMDID,\n\tWMI_PEER_FLUSH_TIDS_CMDID,\n\tWMI_PEER_SET_PARAM_CMDID,\n\tWMI_PEER_ASSOC_CMDID,\n\tWMI_PEER_ADD_WDS_ENTRY_CMDID,\n\tWMI_PEER_REMOVE_WDS_ENTRY_CMDID,\n\tWMI_PEER_MCAST_GROUP_CMDID,\n\n\t \n\tWMI_BCN_TX_CMDID = WMI_CMD_GRP(WMI_GRP_MGMT),\n\tWMI_PDEV_SEND_BCN_CMDID,\n\tWMI_BCN_TMPL_CMDID,\n\tWMI_BCN_FILTER_RX_CMDID,\n\tWMI_PRB_REQ_FILTER_RX_CMDID,\n\tWMI_MGMT_TX_CMDID,\n\tWMI_PRB_TMPL_CMDID,\n\n\t \n\tWMI_ADDBA_CLEAR_RESP_CMDID = WMI_CMD_GRP(WMI_GRP_BA_NEG),\n\tWMI_ADDBA_SEND_CMDID,\n\tWMI_ADDBA_STATUS_CMDID,\n\tWMI_DELBA_SEND_CMDID,\n\tWMI_ADDBA_SET_RESP_CMDID,\n\tWMI_SEND_SINGLEAMSDU_CMDID,\n\n\t \n\tWMI_STA_POWERSAVE_MODE_CMDID = WMI_CMD_GRP(WMI_GRP_STA_PS),\n\tWMI_STA_POWERSAVE_PARAM_CMDID,\n\tWMI_STA_MIMO_PS_MODE_CMDID,\n\n\t \n\tWMI_PDEV_DFS_ENABLE_CMDID = WMI_CMD_GRP(WMI_GRP_DFS),\n\tWMI_PDEV_DFS_DISABLE_CMDID,\n\n\t \n\tWMI_ROAM_SCAN_MODE = WMI_CMD_GRP(WMI_GRP_ROAM),\n\tWMI_ROAM_SCAN_RSSI_THRESHOLD,\n\tWMI_ROAM_SCAN_PERIOD,\n\tWMI_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,\n\tWMI_ROAM_AP_PROFILE,\n\n\t \n\tWMI_OFL_SCAN_ADD_AP_PROFILE = WMI_CMD_GRP(WMI_GRP_OFL_SCAN),\n\tWMI_OFL_SCAN_REMOVE_AP_PROFILE,\n\tWMI_OFL_SCAN_PERIOD,\n\n\t \n\tWMI_P2P_DEV_SET_DEVICE_INFO = WMI_CMD_GRP(WMI_GRP_P2P),\n\tWMI_P2P_DEV_SET_DISCOVERABILITY,\n\tWMI_P2P_GO_SET_BEACON_IE,\n\tWMI_P2P_GO_SET_PROBE_RESP_IE,\n\tWMI_P2P_SET_VENDOR_IE_DATA_CMDID,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_CMDID = WMI_CMD_GRP(WMI_GRP_AP_PS),\n\tWMI_AP_PS_PEER_UAPSD_COEX_CMDID,\n\n\t \n\tWMI_PEER_RATE_RETRY_SCHED_CMDID =\n\tWMI_CMD_GRP(WMI_GRP_RATE_CTRL),\n\n\t \n\tWMI_WLAN_PROFILE_TRIGGER_CMDID = WMI_CMD_GRP(WMI_GRP_PROFILE),\n\tWMI_WLAN_PROFILE_SET_HIST_INTVL_CMDID,\n\tWMI_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,\n\tWMI_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,\n\tWMI_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,\n\n\t \n\tWMI_PDEV_SUSPEND_CMDID = WMI_CMD_GRP(WMI_GRP_SUSPEND),\n\tWMI_PDEV_RESUME_CMDID,\n\n\t \n\tWMI_ADD_BCN_FILTER_CMDID = WMI_CMD_GRP(WMI_GRP_BCN_FILTER),\n\tWMI_RMV_BCN_FILTER_CMDID,\n\n\t \n\tWMI_WOW_ADD_WAKE_PATTERN_CMDID = WMI_CMD_GRP(WMI_GRP_WOW),\n\tWMI_WOW_DEL_WAKE_PATTERN_CMDID,\n\tWMI_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,\n\tWMI_WOW_ENABLE_CMDID,\n\tWMI_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,\n\n\t \n\tWMI_RTT_MEASREQ_CMDID = WMI_CMD_GRP(WMI_GRP_RTT),\n\tWMI_RTT_TSF_CMDID,\n\n\t \n\tWMI_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID = WMI_CMD_GRP(WMI_GRP_SPECTRAL),\n\tWMI_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,\n\n\t \n\tWMI_REQUEST_STATS_CMDID = WMI_CMD_GRP(WMI_GRP_STATS),\n\n\t \n\tWMI_SET_ARP_NS_OFFLOAD_CMDID = WMI_CMD_GRP(WMI_GRP_ARP_NS_OFL),\n\n\t \n\tWMI_NETWORK_LIST_OFFLOAD_CONFIG_CMDID = WMI_CMD_GRP(WMI_GRP_NLO_OFL),\n\n\t \n\tWMI_GTK_OFFLOAD_CMDID = WMI_CMD_GRP(WMI_GRP_GTK_OFL),\n\n\t \n\tWMI_CSA_OFFLOAD_ENABLE_CMDID = WMI_CMD_GRP(WMI_GRP_CSA_OFL),\n\tWMI_CSA_OFFLOAD_CHANSWITCH_CMDID,\n\n\t \n\tWMI_CHATTER_SET_MODE_CMDID = WMI_CMD_GRP(WMI_GRP_CHATTER),\n\n\t \n\tWMI_PEER_TID_ADDBA_CMDID = WMI_CMD_GRP(WMI_GRP_TID_ADDBA),\n\tWMI_PEER_TID_DELBA_CMDID,\n\n\t \n\tWMI_STA_DTIM_PS_METHOD_CMDID,\n\t \n\tWMI_STA_UAPSD_AUTO_TRIG_CMDID,\n\n\t \n\tWMI_STA_KEEPALIVE_CMD,\n\n\t \n\tWMI_ECHO_CMDID = WMI_CMD_GRP(WMI_GRP_MISC),\n\tWMI_PDEV_UTF_CMDID,\n\tWMI_DBGLOG_CFG_CMDID,\n\tWMI_PDEV_QVIT_CMDID,\n\tWMI_PDEV_FTM_INTG_CMDID,\n\tWMI_VDEV_SET_KEEPALIVE_CMDID,\n\tWMI_VDEV_GET_KEEPALIVE_CMDID,\n\tWMI_FORCE_FW_HANG_CMDID,\n\n\t \n\tWMI_GPIO_CONFIG_CMDID = WMI_CMD_GRP(WMI_GRP_GPIO),\n\tWMI_GPIO_OUTPUT_CMDID,\n};\n\nenum wmi_event_id {\n\tWMI_SERVICE_READY_EVENTID = 0x1,\n\tWMI_READY_EVENTID,\n\tWMI_SERVICE_AVAILABLE_EVENTID,\n\n\t \n\tWMI_SCAN_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_SCAN),\n\n\t \n\tWMI_PDEV_TPC_CONFIG_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_PDEV),\n\tWMI_CHAN_INFO_EVENTID,\n\tWMI_PHYERR_EVENTID,\n\n\t \n\tWMI_VDEV_START_RESP_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_VDEV),\n\tWMI_VDEV_STOPPED_EVENTID,\n\tWMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID,\n\n\t \n\tWMI_PEER_STA_KICKOUT_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_PEER),\n\n\t \n\tWMI_MGMT_RX_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_MGMT),\n\tWMI_HOST_SWBA_EVENTID,\n\tWMI_TBTTOFFSET_UPDATE_EVENTID,\n\n\t \n\tWMI_TX_DELBA_COMPLETE_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_BA_NEG),\n\tWMI_TX_ADDBA_COMPLETE_EVENTID,\n\n\t \n\tWMI_ROAM_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_ROAM),\n\tWMI_PROFILE_MATCH,\n\n\t \n\tWMI_WOW_WAKEUP_HOST_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_WOW),\n\n\t \n\tWMI_RTT_MEASUREMENT_REPORT_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_RTT),\n\tWMI_TSF_MEASUREMENT_REPORT_EVENTID,\n\tWMI_RTT_ERROR_REPORT_EVENTID,\n\n\t \n\tWMI_GTK_OFFLOAD_STATUS_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_GTK_OFL),\n\tWMI_GTK_REKEY_FAIL_EVENTID,\n\n\t \n\tWMI_CSA_HANDLING_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_CSA_OFL),\n\n\t \n\tWMI_ECHO_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_MISC),\n\tWMI_PDEV_UTF_EVENTID,\n\tWMI_DEBUG_MESG_EVENTID,\n\tWMI_UPDATE_STATS_EVENTID,\n\tWMI_DEBUG_PRINT_EVENTID,\n\tWMI_DCS_INTERFERENCE_EVENTID,\n\tWMI_PDEV_QVIT_EVENTID,\n\tWMI_WLAN_PROFILE_DATA_EVENTID,\n\tWMI_PDEV_FTM_INTG_EVENTID,\n\tWMI_WLAN_FREQ_AVOID_EVENTID,\n\tWMI_VDEV_GET_KEEPALIVE_EVENTID,\n\n\t \n\tWMI_GPIO_INPUT_EVENTID = WMI_EVT_GRP_START_ID(WMI_GRP_GPIO),\n};\n\n \nenum wmi_10x_cmd_id {\n\tWMI_10X_START_CMDID = 0x9000,\n\tWMI_10X_END_CMDID = 0x9FFF,\n\n\t \n\tWMI_10X_INIT_CMDID,\n\n\t \n\n\tWMI_10X_START_SCAN_CMDID = WMI_10X_START_CMDID,\n\tWMI_10X_STOP_SCAN_CMDID,\n\tWMI_10X_SCAN_CHAN_LIST_CMDID,\n\tWMI_10X_ECHO_CMDID,\n\n\t \n\tWMI_10X_PDEV_SET_REGDOMAIN_CMDID,\n\tWMI_10X_PDEV_SET_CHANNEL_CMDID,\n\tWMI_10X_PDEV_SET_PARAM_CMDID,\n\tWMI_10X_PDEV_PKTLOG_ENABLE_CMDID,\n\tWMI_10X_PDEV_PKTLOG_DISABLE_CMDID,\n\tWMI_10X_PDEV_SET_WMM_PARAMS_CMDID,\n\tWMI_10X_PDEV_SET_HT_CAP_IE_CMDID,\n\tWMI_10X_PDEV_SET_VHT_CAP_IE_CMDID,\n\tWMI_10X_PDEV_SET_BASE_MACADDR_CMDID,\n\tWMI_10X_PDEV_SET_DSCP_TID_MAP_CMDID,\n\tWMI_10X_PDEV_SET_QUIET_MODE_CMDID,\n\tWMI_10X_PDEV_GREEN_AP_PS_ENABLE_CMDID,\n\tWMI_10X_PDEV_GET_TPC_CONFIG_CMDID,\n\n\t \n\tWMI_10X_VDEV_CREATE_CMDID,\n\tWMI_10X_VDEV_DELETE_CMDID,\n\tWMI_10X_VDEV_START_REQUEST_CMDID,\n\tWMI_10X_VDEV_RESTART_REQUEST_CMDID,\n\tWMI_10X_VDEV_UP_CMDID,\n\tWMI_10X_VDEV_STOP_CMDID,\n\tWMI_10X_VDEV_DOWN_CMDID,\n\tWMI_10X_VDEV_STANDBY_RESPONSE_CMDID,\n\tWMI_10X_VDEV_RESUME_RESPONSE_CMDID,\n\tWMI_10X_VDEV_SET_PARAM_CMDID,\n\tWMI_10X_VDEV_INSTALL_KEY_CMDID,\n\n\t \n\tWMI_10X_PEER_CREATE_CMDID,\n\tWMI_10X_PEER_DELETE_CMDID,\n\tWMI_10X_PEER_FLUSH_TIDS_CMDID,\n\tWMI_10X_PEER_SET_PARAM_CMDID,\n\tWMI_10X_PEER_ASSOC_CMDID,\n\tWMI_10X_PEER_ADD_WDS_ENTRY_CMDID,\n\tWMI_10X_PEER_REMOVE_WDS_ENTRY_CMDID,\n\tWMI_10X_PEER_MCAST_GROUP_CMDID,\n\n\t \n\n\tWMI_10X_BCN_TX_CMDID,\n\tWMI_10X_BCN_PRB_TMPL_CMDID,\n\tWMI_10X_BCN_FILTER_RX_CMDID,\n\tWMI_10X_PRB_REQ_FILTER_RX_CMDID,\n\tWMI_10X_MGMT_TX_CMDID,\n\n\t \n\tWMI_10X_ADDBA_CLEAR_RESP_CMDID,\n\tWMI_10X_ADDBA_SEND_CMDID,\n\tWMI_10X_ADDBA_STATUS_CMDID,\n\tWMI_10X_DELBA_SEND_CMDID,\n\tWMI_10X_ADDBA_SET_RESP_CMDID,\n\tWMI_10X_SEND_SINGLEAMSDU_CMDID,\n\n\t \n\tWMI_10X_STA_POWERSAVE_MODE_CMDID,\n\tWMI_10X_STA_POWERSAVE_PARAM_CMDID,\n\tWMI_10X_STA_MIMO_PS_MODE_CMDID,\n\n\t \n\tWMI_10X_DBGLOG_CFG_CMDID,\n\n\t \n\tWMI_10X_PDEV_DFS_ENABLE_CMDID,\n\tWMI_10X_PDEV_DFS_DISABLE_CMDID,\n\n\t \n\tWMI_10X_PDEV_QVIT_CMDID,\n\n\t \n\tWMI_10X_ROAM_SCAN_MODE,\n\tWMI_10X_ROAM_SCAN_RSSI_THRESHOLD,\n\tWMI_10X_ROAM_SCAN_PERIOD,\n\tWMI_10X_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,\n\tWMI_10X_ROAM_AP_PROFILE,\n\tWMI_10X_OFL_SCAN_ADD_AP_PROFILE,\n\tWMI_10X_OFL_SCAN_REMOVE_AP_PROFILE,\n\tWMI_10X_OFL_SCAN_PERIOD,\n\n\t \n\tWMI_10X_P2P_DEV_SET_DEVICE_INFO,\n\tWMI_10X_P2P_DEV_SET_DISCOVERABILITY,\n\tWMI_10X_P2P_GO_SET_BEACON_IE,\n\tWMI_10X_P2P_GO_SET_PROBE_RESP_IE,\n\n\t \n\tWMI_10X_AP_PS_PEER_PARAM_CMDID,\n\tWMI_10X_AP_PS_PEER_UAPSD_COEX_CMDID,\n\n\t \n\tWMI_10X_PEER_RATE_RETRY_SCHED_CMDID,\n\n\t \n\tWMI_10X_WLAN_PROFILE_TRIGGER_CMDID,\n\tWMI_10X_WLAN_PROFILE_SET_HIST_INTVL_CMDID,\n\tWMI_10X_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,\n\tWMI_10X_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,\n\tWMI_10X_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,\n\n\t \n\tWMI_10X_PDEV_SUSPEND_CMDID,\n\tWMI_10X_PDEV_RESUME_CMDID,\n\n\t \n\tWMI_10X_ADD_BCN_FILTER_CMDID,\n\tWMI_10X_RMV_BCN_FILTER_CMDID,\n\n\t \n\tWMI_10X_WOW_ADD_WAKE_PATTERN_CMDID,\n\tWMI_10X_WOW_DEL_WAKE_PATTERN_CMDID,\n\tWMI_10X_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,\n\tWMI_10X_WOW_ENABLE_CMDID,\n\tWMI_10X_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,\n\n\t \n\tWMI_10X_RTT_MEASREQ_CMDID,\n\tWMI_10X_RTT_TSF_CMDID,\n\n\t \n\tWMI_10X_PDEV_SEND_BCN_CMDID,\n\n\t \n\tWMI_10X_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,\n\tWMI_10X_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,\n\tWMI_10X_REQUEST_STATS_CMDID,\n\n\t \n\tWMI_10X_GPIO_CONFIG_CMDID,\n\tWMI_10X_GPIO_OUTPUT_CMDID,\n\n\tWMI_10X_PDEV_UTF_CMDID = WMI_10X_END_CMDID - 1,\n};\n\nenum wmi_10x_event_id {\n\tWMI_10X_SERVICE_READY_EVENTID = 0x8000,\n\tWMI_10X_READY_EVENTID,\n\tWMI_10X_START_EVENTID = 0x9000,\n\tWMI_10X_END_EVENTID = 0x9FFF,\n\n\t \n\tWMI_10X_SCAN_EVENTID = WMI_10X_START_EVENTID,\n\tWMI_10X_ECHO_EVENTID,\n\tWMI_10X_DEBUG_MESG_EVENTID,\n\tWMI_10X_UPDATE_STATS_EVENTID,\n\n\t \n\tWMI_10X_INST_RSSI_STATS_EVENTID,\n\n\t \n\tWMI_10X_VDEV_START_RESP_EVENTID,\n\tWMI_10X_VDEV_STANDBY_REQ_EVENTID,\n\tWMI_10X_VDEV_RESUME_REQ_EVENTID,\n\tWMI_10X_VDEV_STOPPED_EVENTID,\n\n\t \n\tWMI_10X_PEER_STA_KICKOUT_EVENTID,\n\n\t \n\tWMI_10X_HOST_SWBA_EVENTID,\n\tWMI_10X_TBTTOFFSET_UPDATE_EVENTID,\n\tWMI_10X_MGMT_RX_EVENTID,\n\n\t \n\tWMI_10X_CHAN_INFO_EVENTID,\n\n\t \n\tWMI_10X_PHYERR_EVENTID,\n\n\t \n\tWMI_10X_ROAM_EVENTID,\n\n\t \n\tWMI_10X_PROFILE_MATCH,\n\n\t \n\tWMI_10X_DEBUG_PRINT_EVENTID,\n\t \n\tWMI_10X_PDEV_QVIT_EVENTID,\n\t \n\tWMI_10X_WLAN_PROFILE_DATA_EVENTID,\n\n\t \n\tWMI_10X_RTT_MEASUREMENT_REPORT_EVENTID,\n\tWMI_10X_TSF_MEASUREMENT_REPORT_EVENTID,\n\tWMI_10X_RTT_ERROR_REPORT_EVENTID,\n\n\tWMI_10X_WOW_WAKEUP_HOST_EVENTID,\n\tWMI_10X_DCS_INTERFERENCE_EVENTID,\n\n\t \n\tWMI_10X_PDEV_TPC_CONFIG_EVENTID,\n\n\tWMI_10X_GPIO_INPUT_EVENTID,\n\tWMI_10X_PDEV_UTF_EVENTID = WMI_10X_END_EVENTID - 1,\n};\n\nenum wmi_10_2_cmd_id {\n\tWMI_10_2_START_CMDID = 0x9000,\n\tWMI_10_2_END_CMDID = 0x9FFF,\n\tWMI_10_2_INIT_CMDID,\n\tWMI_10_2_START_SCAN_CMDID = WMI_10_2_START_CMDID,\n\tWMI_10_2_STOP_SCAN_CMDID,\n\tWMI_10_2_SCAN_CHAN_LIST_CMDID,\n\tWMI_10_2_ECHO_CMDID,\n\tWMI_10_2_PDEV_SET_REGDOMAIN_CMDID,\n\tWMI_10_2_PDEV_SET_CHANNEL_CMDID,\n\tWMI_10_2_PDEV_SET_PARAM_CMDID,\n\tWMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,\n\tWMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,\n\tWMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,\n\tWMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,\n\tWMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,\n\tWMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,\n\tWMI_10_2_PDEV_SET_QUIET_MODE_CMDID,\n\tWMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,\n\tWMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,\n\tWMI_10_2_VDEV_CREATE_CMDID,\n\tWMI_10_2_VDEV_DELETE_CMDID,\n\tWMI_10_2_VDEV_START_REQUEST_CMDID,\n\tWMI_10_2_VDEV_RESTART_REQUEST_CMDID,\n\tWMI_10_2_VDEV_UP_CMDID,\n\tWMI_10_2_VDEV_STOP_CMDID,\n\tWMI_10_2_VDEV_DOWN_CMDID,\n\tWMI_10_2_VDEV_STANDBY_RESPONSE_CMDID,\n\tWMI_10_2_VDEV_RESUME_RESPONSE_CMDID,\n\tWMI_10_2_VDEV_SET_PARAM_CMDID,\n\tWMI_10_2_VDEV_INSTALL_KEY_CMDID,\n\tWMI_10_2_VDEV_SET_DSCP_TID_MAP_CMDID,\n\tWMI_10_2_PEER_CREATE_CMDID,\n\tWMI_10_2_PEER_DELETE_CMDID,\n\tWMI_10_2_PEER_FLUSH_TIDS_CMDID,\n\tWMI_10_2_PEER_SET_PARAM_CMDID,\n\tWMI_10_2_PEER_ASSOC_CMDID,\n\tWMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,\n\tWMI_10_2_PEER_UPDATE_WDS_ENTRY_CMDID,\n\tWMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,\n\tWMI_10_2_PEER_MCAST_GROUP_CMDID,\n\tWMI_10_2_BCN_TX_CMDID,\n\tWMI_10_2_BCN_PRB_TMPL_CMDID,\n\tWMI_10_2_BCN_FILTER_RX_CMDID,\n\tWMI_10_2_PRB_REQ_FILTER_RX_CMDID,\n\tWMI_10_2_MGMT_TX_CMDID,\n\tWMI_10_2_ADDBA_CLEAR_RESP_CMDID,\n\tWMI_10_2_ADDBA_SEND_CMDID,\n\tWMI_10_2_ADDBA_STATUS_CMDID,\n\tWMI_10_2_DELBA_SEND_CMDID,\n\tWMI_10_2_ADDBA_SET_RESP_CMDID,\n\tWMI_10_2_SEND_SINGLEAMSDU_CMDID,\n\tWMI_10_2_STA_POWERSAVE_MODE_CMDID,\n\tWMI_10_2_STA_POWERSAVE_PARAM_CMDID,\n\tWMI_10_2_STA_MIMO_PS_MODE_CMDID,\n\tWMI_10_2_DBGLOG_CFG_CMDID,\n\tWMI_10_2_PDEV_DFS_ENABLE_CMDID,\n\tWMI_10_2_PDEV_DFS_DISABLE_CMDID,\n\tWMI_10_2_PDEV_QVIT_CMDID,\n\tWMI_10_2_ROAM_SCAN_MODE,\n\tWMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,\n\tWMI_10_2_ROAM_SCAN_PERIOD,\n\tWMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,\n\tWMI_10_2_ROAM_AP_PROFILE,\n\tWMI_10_2_OFL_SCAN_ADD_AP_PROFILE,\n\tWMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,\n\tWMI_10_2_OFL_SCAN_PERIOD,\n\tWMI_10_2_P2P_DEV_SET_DEVICE_INFO,\n\tWMI_10_2_P2P_DEV_SET_DISCOVERABILITY,\n\tWMI_10_2_P2P_GO_SET_BEACON_IE,\n\tWMI_10_2_P2P_GO_SET_PROBE_RESP_IE,\n\tWMI_10_2_AP_PS_PEER_PARAM_CMDID,\n\tWMI_10_2_AP_PS_PEER_UAPSD_COEX_CMDID,\n\tWMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,\n\tWMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,\n\tWMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,\n\tWMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,\n\tWMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,\n\tWMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,\n\tWMI_10_2_PDEV_SUSPEND_CMDID,\n\tWMI_10_2_PDEV_RESUME_CMDID,\n\tWMI_10_2_ADD_BCN_FILTER_CMDID,\n\tWMI_10_2_RMV_BCN_FILTER_CMDID,\n\tWMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,\n\tWMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,\n\tWMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,\n\tWMI_10_2_WOW_ENABLE_CMDID,\n\tWMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,\n\tWMI_10_2_RTT_MEASREQ_CMDID,\n\tWMI_10_2_RTT_TSF_CMDID,\n\tWMI_10_2_RTT_KEEPALIVE_CMDID,\n\tWMI_10_2_PDEV_SEND_BCN_CMDID,\n\tWMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,\n\tWMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,\n\tWMI_10_2_REQUEST_STATS_CMDID,\n\tWMI_10_2_GPIO_CONFIG_CMDID,\n\tWMI_10_2_GPIO_OUTPUT_CMDID,\n\tWMI_10_2_VDEV_RATEMASK_CMDID,\n\tWMI_10_2_PDEV_SMART_ANT_ENABLE_CMDID,\n\tWMI_10_2_PDEV_SMART_ANT_SET_RX_ANTENNA_CMDID,\n\tWMI_10_2_PEER_SMART_ANT_SET_TX_ANTENNA_CMDID,\n\tWMI_10_2_PEER_SMART_ANT_SET_TRAIN_INFO_CMDID,\n\tWMI_10_2_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMDID,\n\tWMI_10_2_FORCE_FW_HANG_CMDID,\n\tWMI_10_2_PDEV_SET_ANTENNA_SWITCH_TABLE_CMDID,\n\tWMI_10_2_PDEV_SET_CTL_TABLE_CMDID,\n\tWMI_10_2_PDEV_SET_MIMOGAIN_TABLE_CMDID,\n\tWMI_10_2_PDEV_RATEPWR_TABLE_CMDID,\n\tWMI_10_2_PDEV_RATEPWR_CHAINMSK_TABLE_CMDID,\n\tWMI_10_2_PDEV_GET_INFO,\n\tWMI_10_2_VDEV_GET_INFO,\n\tWMI_10_2_VDEV_ATF_REQUEST_CMDID,\n\tWMI_10_2_PEER_ATF_REQUEST_CMDID,\n\tWMI_10_2_PDEV_GET_TEMPERATURE_CMDID,\n\tWMI_10_2_MU_CAL_START_CMDID,\n\tWMI_10_2_SET_LTEU_CONFIG_CMDID,\n\tWMI_10_2_SET_CCA_PARAMS,\n\tWMI_10_2_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,\n\tWMI_10_2_FWTEST_CMDID,\n\tWMI_10_2_PDEV_SET_BB_TIMING_CONFIG_CMDID,\n\tWMI_10_2_PDEV_UTF_CMDID = WMI_10_2_END_CMDID - 1,\n};\n\nenum wmi_10_2_event_id {\n\tWMI_10_2_SERVICE_READY_EVENTID = 0x8000,\n\tWMI_10_2_READY_EVENTID,\n\tWMI_10_2_DEBUG_MESG_EVENTID,\n\tWMI_10_2_START_EVENTID = 0x9000,\n\tWMI_10_2_END_EVENTID = 0x9FFF,\n\tWMI_10_2_SCAN_EVENTID = WMI_10_2_START_EVENTID,\n\tWMI_10_2_ECHO_EVENTID,\n\tWMI_10_2_UPDATE_STATS_EVENTID,\n\tWMI_10_2_INST_RSSI_STATS_EVENTID,\n\tWMI_10_2_VDEV_START_RESP_EVENTID,\n\tWMI_10_2_VDEV_STANDBY_REQ_EVENTID,\n\tWMI_10_2_VDEV_RESUME_REQ_EVENTID,\n\tWMI_10_2_VDEV_STOPPED_EVENTID,\n\tWMI_10_2_PEER_STA_KICKOUT_EVENTID,\n\tWMI_10_2_HOST_SWBA_EVENTID,\n\tWMI_10_2_TBTTOFFSET_UPDATE_EVENTID,\n\tWMI_10_2_MGMT_RX_EVENTID,\n\tWMI_10_2_CHAN_INFO_EVENTID,\n\tWMI_10_2_PHYERR_EVENTID,\n\tWMI_10_2_ROAM_EVENTID,\n\tWMI_10_2_PROFILE_MATCH,\n\tWMI_10_2_DEBUG_PRINT_EVENTID,\n\tWMI_10_2_PDEV_QVIT_EVENTID,\n\tWMI_10_2_WLAN_PROFILE_DATA_EVENTID,\n\tWMI_10_2_RTT_MEASUREMENT_REPORT_EVENTID,\n\tWMI_10_2_TSF_MEASUREMENT_REPORT_EVENTID,\n\tWMI_10_2_RTT_ERROR_REPORT_EVENTID,\n\tWMI_10_2_RTT_KEEPALIVE_EVENTID,\n\tWMI_10_2_WOW_WAKEUP_HOST_EVENTID,\n\tWMI_10_2_DCS_INTERFERENCE_EVENTID,\n\tWMI_10_2_PDEV_TPC_CONFIG_EVENTID,\n\tWMI_10_2_GPIO_INPUT_EVENTID,\n\tWMI_10_2_PEER_RATECODE_LIST_EVENTID,\n\tWMI_10_2_GENERIC_BUFFER_EVENTID,\n\tWMI_10_2_MCAST_BUF_RELEASE_EVENTID,\n\tWMI_10_2_MCAST_LIST_AGEOUT_EVENTID,\n\tWMI_10_2_WDS_PEER_EVENTID,\n\tWMI_10_2_PEER_STA_PS_STATECHG_EVENTID,\n\tWMI_10_2_PDEV_TEMPERATURE_EVENTID,\n\tWMI_10_2_MU_REPORT_EVENTID,\n\tWMI_10_2_PDEV_BSS_CHAN_INFO_EVENTID,\n\tWMI_10_2_PDEV_UTF_EVENTID = WMI_10_2_END_EVENTID - 1,\n};\n\nenum wmi_10_4_cmd_id {\n\tWMI_10_4_START_CMDID = 0x9000,\n\tWMI_10_4_END_CMDID = 0x9FFF,\n\tWMI_10_4_INIT_CMDID,\n\tWMI_10_4_START_SCAN_CMDID = WMI_10_4_START_CMDID,\n\tWMI_10_4_STOP_SCAN_CMDID,\n\tWMI_10_4_SCAN_CHAN_LIST_CMDID,\n\tWMI_10_4_SCAN_SCH_PRIO_TBL_CMDID,\n\tWMI_10_4_SCAN_UPDATE_REQUEST_CMDID,\n\tWMI_10_4_ECHO_CMDID,\n\tWMI_10_4_PDEV_SET_REGDOMAIN_CMDID,\n\tWMI_10_4_PDEV_SET_CHANNEL_CMDID,\n\tWMI_10_4_PDEV_SET_PARAM_CMDID,\n\tWMI_10_4_PDEV_PKTLOG_ENABLE_CMDID,\n\tWMI_10_4_PDEV_PKTLOG_DISABLE_CMDID,\n\tWMI_10_4_PDEV_SET_WMM_PARAMS_CMDID,\n\tWMI_10_4_PDEV_SET_HT_CAP_IE_CMDID,\n\tWMI_10_4_PDEV_SET_VHT_CAP_IE_CMDID,\n\tWMI_10_4_PDEV_SET_BASE_MACADDR_CMDID,\n\tWMI_10_4_PDEV_SET_DSCP_TID_MAP_CMDID,\n\tWMI_10_4_PDEV_SET_QUIET_MODE_CMDID,\n\tWMI_10_4_PDEV_GREEN_AP_PS_ENABLE_CMDID,\n\tWMI_10_4_PDEV_GET_TPC_CONFIG_CMDID,\n\tWMI_10_4_VDEV_CREATE_CMDID,\n\tWMI_10_4_VDEV_DELETE_CMDID,\n\tWMI_10_4_VDEV_START_REQUEST_CMDID,\n\tWMI_10_4_VDEV_RESTART_REQUEST_CMDID,\n\tWMI_10_4_VDEV_UP_CMDID,\n\tWMI_10_4_VDEV_STOP_CMDID,\n\tWMI_10_4_VDEV_DOWN_CMDID,\n\tWMI_10_4_VDEV_STANDBY_RESPONSE_CMDID,\n\tWMI_10_4_VDEV_RESUME_RESPONSE_CMDID,\n\tWMI_10_4_VDEV_SET_PARAM_CMDID,\n\tWMI_10_4_VDEV_INSTALL_KEY_CMDID,\n\tWMI_10_4_WLAN_PEER_CACHING_ADD_PEER_CMDID,\n\tWMI_10_4_WLAN_PEER_CACHING_EVICT_PEER_CMDID,\n\tWMI_10_4_WLAN_PEER_CACHING_RESTORE_PEER_CMDID,\n\tWMI_10_4_WLAN_PEER_CACHING_PRINT_ALL_PEERS_INFO_CMDID,\n\tWMI_10_4_PEER_CREATE_CMDID,\n\tWMI_10_4_PEER_DELETE_CMDID,\n\tWMI_10_4_PEER_FLUSH_TIDS_CMDID,\n\tWMI_10_4_PEER_SET_PARAM_CMDID,\n\tWMI_10_4_PEER_ASSOC_CMDID,\n\tWMI_10_4_PEER_ADD_WDS_ENTRY_CMDID,\n\tWMI_10_4_PEER_UPDATE_WDS_ENTRY_CMDID,\n\tWMI_10_4_PEER_REMOVE_WDS_ENTRY_CMDID,\n\tWMI_10_4_PEER_ADD_PROXY_STA_ENTRY_CMDID,\n\tWMI_10_4_PEER_MCAST_GROUP_CMDID,\n\tWMI_10_4_BCN_TX_CMDID,\n\tWMI_10_4_PDEV_SEND_BCN_CMDID,\n\tWMI_10_4_BCN_PRB_TMPL_CMDID,\n\tWMI_10_4_BCN_FILTER_RX_CMDID,\n\tWMI_10_4_PRB_REQ_FILTER_RX_CMDID,\n\tWMI_10_4_MGMT_TX_CMDID,\n\tWMI_10_4_PRB_TMPL_CMDID,\n\tWMI_10_4_ADDBA_CLEAR_RESP_CMDID,\n\tWMI_10_4_ADDBA_SEND_CMDID,\n\tWMI_10_4_ADDBA_STATUS_CMDID,\n\tWMI_10_4_DELBA_SEND_CMDID,\n\tWMI_10_4_ADDBA_SET_RESP_CMDID,\n\tWMI_10_4_SEND_SINGLEAMSDU_CMDID,\n\tWMI_10_4_STA_POWERSAVE_MODE_CMDID,\n\tWMI_10_4_STA_POWERSAVE_PARAM_CMDID,\n\tWMI_10_4_STA_MIMO_PS_MODE_CMDID,\n\tWMI_10_4_DBGLOG_CFG_CMDID,\n\tWMI_10_4_PDEV_DFS_ENABLE_CMDID,\n\tWMI_10_4_PDEV_DFS_DISABLE_CMDID,\n\tWMI_10_4_PDEV_QVIT_CMDID,\n\tWMI_10_4_ROAM_SCAN_MODE,\n\tWMI_10_4_ROAM_SCAN_RSSI_THRESHOLD,\n\tWMI_10_4_ROAM_SCAN_PERIOD,\n\tWMI_10_4_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,\n\tWMI_10_4_ROAM_AP_PROFILE,\n\tWMI_10_4_OFL_SCAN_ADD_AP_PROFILE,\n\tWMI_10_4_OFL_SCAN_REMOVE_AP_PROFILE,\n\tWMI_10_4_OFL_SCAN_PERIOD,\n\tWMI_10_4_P2P_DEV_SET_DEVICE_INFO,\n\tWMI_10_4_P2P_DEV_SET_DISCOVERABILITY,\n\tWMI_10_4_P2P_GO_SET_BEACON_IE,\n\tWMI_10_4_P2P_GO_SET_PROBE_RESP_IE,\n\tWMI_10_4_P2P_SET_VENDOR_IE_DATA_CMDID,\n\tWMI_10_4_AP_PS_PEER_PARAM_CMDID,\n\tWMI_10_4_AP_PS_PEER_UAPSD_COEX_CMDID,\n\tWMI_10_4_PEER_RATE_RETRY_SCHED_CMDID,\n\tWMI_10_4_WLAN_PROFILE_TRIGGER_CMDID,\n\tWMI_10_4_WLAN_PROFILE_SET_HIST_INTVL_CMDID,\n\tWMI_10_4_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,\n\tWMI_10_4_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,\n\tWMI_10_4_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,\n\tWMI_10_4_PDEV_SUSPEND_CMDID,\n\tWMI_10_4_PDEV_RESUME_CMDID,\n\tWMI_10_4_ADD_BCN_FILTER_CMDID,\n\tWMI_10_4_RMV_BCN_FILTER_CMDID,\n\tWMI_10_4_WOW_ADD_WAKE_PATTERN_CMDID,\n\tWMI_10_4_WOW_DEL_WAKE_PATTERN_CMDID,\n\tWMI_10_4_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,\n\tWMI_10_4_WOW_ENABLE_CMDID,\n\tWMI_10_4_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,\n\tWMI_10_4_RTT_MEASREQ_CMDID,\n\tWMI_10_4_RTT_TSF_CMDID,\n\tWMI_10_4_RTT_KEEPALIVE_CMDID,\n\tWMI_10_4_OEM_REQ_CMDID,\n\tWMI_10_4_NAN_CMDID,\n\tWMI_10_4_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,\n\tWMI_10_4_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,\n\tWMI_10_4_REQUEST_STATS_CMDID,\n\tWMI_10_4_GPIO_CONFIG_CMDID,\n\tWMI_10_4_GPIO_OUTPUT_CMDID,\n\tWMI_10_4_VDEV_RATEMASK_CMDID,\n\tWMI_10_4_CSA_OFFLOAD_ENABLE_CMDID,\n\tWMI_10_4_GTK_OFFLOAD_CMDID,\n\tWMI_10_4_QBOOST_CFG_CMDID,\n\tWMI_10_4_CSA_OFFLOAD_CHANSWITCH_CMDID,\n\tWMI_10_4_PDEV_SMART_ANT_ENABLE_CMDID,\n\tWMI_10_4_PDEV_SMART_ANT_SET_RX_ANTENNA_CMDID,\n\tWMI_10_4_PEER_SMART_ANT_SET_TX_ANTENNA_CMDID,\n\tWMI_10_4_PEER_SMART_ANT_SET_TRAIN_INFO_CMDID,\n\tWMI_10_4_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMDID,\n\tWMI_10_4_VDEV_SET_KEEPALIVE_CMDID,\n\tWMI_10_4_VDEV_GET_KEEPALIVE_CMDID,\n\tWMI_10_4_FORCE_FW_HANG_CMDID,\n\tWMI_10_4_PDEV_SET_ANTENNA_SWITCH_TABLE_CMDID,\n\tWMI_10_4_PDEV_SET_CTL_TABLE_CMDID,\n\tWMI_10_4_PDEV_SET_MIMOGAIN_TABLE_CMDID,\n\tWMI_10_4_PDEV_RATEPWR_TABLE_CMDID,\n\tWMI_10_4_PDEV_RATEPWR_CHAINMSK_TABLE_CMDID,\n\tWMI_10_4_PDEV_FIPS_CMDID,\n\tWMI_10_4_TT_SET_CONF_CMDID,\n\tWMI_10_4_FWTEST_CMDID,\n\tWMI_10_4_VDEV_ATF_REQUEST_CMDID,\n\tWMI_10_4_PEER_ATF_REQUEST_CMDID,\n\tWMI_10_4_PDEV_GET_ANI_CCK_CONFIG_CMDID,\n\tWMI_10_4_PDEV_GET_ANI_OFDM_CONFIG_CMDID,\n\tWMI_10_4_PDEV_RESERVE_AST_ENTRY_CMDID,\n\tWMI_10_4_PDEV_GET_NFCAL_POWER_CMDID,\n\tWMI_10_4_PDEV_GET_TPC_CMDID,\n\tWMI_10_4_PDEV_GET_AST_INFO_CMDID,\n\tWMI_10_4_VDEV_SET_DSCP_TID_MAP_CMDID,\n\tWMI_10_4_PDEV_GET_TEMPERATURE_CMDID,\n\tWMI_10_4_PDEV_GET_INFO_CMDID,\n\tWMI_10_4_VDEV_GET_INFO_CMDID,\n\tWMI_10_4_VDEV_FILTER_NEIGHBOR_RX_PACKETS_CMDID,\n\tWMI_10_4_MU_CAL_START_CMDID,\n\tWMI_10_4_SET_CCA_PARAMS_CMDID,\n\tWMI_10_4_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,\n\tWMI_10_4_EXT_RESOURCE_CFG_CMDID,\n\tWMI_10_4_VDEV_SET_IE_CMDID,\n\tWMI_10_4_SET_LTEU_CONFIG_CMDID,\n\tWMI_10_4_ATF_SSID_GROUPING_REQUEST_CMDID,\n\tWMI_10_4_PEER_ATF_EXT_REQUEST_CMDID,\n\tWMI_10_4_SET_PERIODIC_CHANNEL_STATS_CONFIG,\n\tWMI_10_4_PEER_BWF_REQUEST_CMDID,\n\tWMI_10_4_BTCOEX_CFG_CMDID,\n\tWMI_10_4_PEER_TX_MU_TXMIT_COUNT_CMDID,\n\tWMI_10_4_PEER_TX_MU_TXMIT_RSTCNT_CMDID,\n\tWMI_10_4_PEER_GID_USERPOS_LIST_CMDID,\n\tWMI_10_4_PDEV_CHECK_CAL_VERSION_CMDID,\n\tWMI_10_4_COEX_VERSION_CFG_CMID,\n\tWMI_10_4_PDEV_GET_RX_FILTER_CMDID,\n\tWMI_10_4_PDEV_EXTENDED_NSS_CFG_CMDID,\n\tWMI_10_4_VDEV_SET_SCAN_NAC_RSSI_CMDID,\n\tWMI_10_4_PROG_GPIO_BAND_SELECT_CMDID,\n\tWMI_10_4_CONFIG_SMART_LOGGING_CMDID,\n\tWMI_10_4_DEBUG_FATAL_CONDITION_CMDID,\n\tWMI_10_4_GET_TSF_TIMER_CMDID,\n\tWMI_10_4_PDEV_GET_TPC_TABLE_CMDID,\n\tWMI_10_4_VDEV_SIFS_TRIGGER_TIME_CMDID,\n\tWMI_10_4_PDEV_WDS_ENTRY_LIST_CMDID,\n\tWMI_10_4_TDLS_SET_STATE_CMDID,\n\tWMI_10_4_TDLS_PEER_UPDATE_CMDID,\n\tWMI_10_4_TDLS_SET_OFFCHAN_MODE_CMDID,\n\tWMI_10_4_PDEV_SEND_FD_CMDID,\n\tWMI_10_4_ENABLE_FILS_CMDID,\n\tWMI_10_4_PDEV_SET_BRIDGE_MACADDR_CMDID,\n\tWMI_10_4_ATF_GROUP_WMM_AC_CONFIG_REQUEST_CMDID,\n\tWMI_10_4_RADAR_FOUND_CMDID,\n\tWMI_10_4_PEER_CFR_CAPTURE_CMDID,\n\tWMI_10_4_PER_PEER_PER_TID_CONFIG_CMDID,\n\tWMI_10_4_PDEV_UTF_CMDID = WMI_10_4_END_CMDID - 1,\n};\n\nenum wmi_10_4_event_id {\n\tWMI_10_4_SERVICE_READY_EVENTID = 0x8000,\n\tWMI_10_4_READY_EVENTID,\n\tWMI_10_4_DEBUG_MESG_EVENTID,\n\tWMI_10_4_START_EVENTID = 0x9000,\n\tWMI_10_4_END_EVENTID = 0x9FFF,\n\tWMI_10_4_SCAN_EVENTID = WMI_10_4_START_EVENTID,\n\tWMI_10_4_ECHO_EVENTID,\n\tWMI_10_4_UPDATE_STATS_EVENTID,\n\tWMI_10_4_INST_RSSI_STATS_EVENTID,\n\tWMI_10_4_VDEV_START_RESP_EVENTID,\n\tWMI_10_4_VDEV_STANDBY_REQ_EVENTID,\n\tWMI_10_4_VDEV_RESUME_REQ_EVENTID,\n\tWMI_10_4_VDEV_STOPPED_EVENTID,\n\tWMI_10_4_PEER_STA_KICKOUT_EVENTID,\n\tWMI_10_4_HOST_SWBA_EVENTID,\n\tWMI_10_4_TBTTOFFSET_UPDATE_EVENTID,\n\tWMI_10_4_MGMT_RX_EVENTID,\n\tWMI_10_4_CHAN_INFO_EVENTID,\n\tWMI_10_4_PHYERR_EVENTID,\n\tWMI_10_4_ROAM_EVENTID,\n\tWMI_10_4_PROFILE_MATCH,\n\tWMI_10_4_DEBUG_PRINT_EVENTID,\n\tWMI_10_4_PDEV_QVIT_EVENTID,\n\tWMI_10_4_WLAN_PROFILE_DATA_EVENTID,\n\tWMI_10_4_RTT_MEASUREMENT_REPORT_EVENTID,\n\tWMI_10_4_TSF_MEASUREMENT_REPORT_EVENTID,\n\tWMI_10_4_RTT_ERROR_REPORT_EVENTID,\n\tWMI_10_4_RTT_KEEPALIVE_EVENTID,\n\tWMI_10_4_OEM_CAPABILITY_EVENTID,\n\tWMI_10_4_OEM_MEASUREMENT_REPORT_EVENTID,\n\tWMI_10_4_OEM_ERROR_REPORT_EVENTID,\n\tWMI_10_4_NAN_EVENTID,\n\tWMI_10_4_WOW_WAKEUP_HOST_EVENTID,\n\tWMI_10_4_GTK_OFFLOAD_STATUS_EVENTID,\n\tWMI_10_4_GTK_REKEY_FAIL_EVENTID,\n\tWMI_10_4_DCS_INTERFERENCE_EVENTID,\n\tWMI_10_4_PDEV_TPC_CONFIG_EVENTID,\n\tWMI_10_4_CSA_HANDLING_EVENTID,\n\tWMI_10_4_GPIO_INPUT_EVENTID,\n\tWMI_10_4_PEER_RATECODE_LIST_EVENTID,\n\tWMI_10_4_GENERIC_BUFFER_EVENTID,\n\tWMI_10_4_MCAST_BUF_RELEASE_EVENTID,\n\tWMI_10_4_MCAST_LIST_AGEOUT_EVENTID,\n\tWMI_10_4_VDEV_GET_KEEPALIVE_EVENTID,\n\tWMI_10_4_WDS_PEER_EVENTID,\n\tWMI_10_4_PEER_STA_PS_STATECHG_EVENTID,\n\tWMI_10_4_PDEV_FIPS_EVENTID,\n\tWMI_10_4_TT_STATS_EVENTID,\n\tWMI_10_4_PDEV_CHANNEL_HOPPING_EVENTID,\n\tWMI_10_4_PDEV_ANI_CCK_LEVEL_EVENTID,\n\tWMI_10_4_PDEV_ANI_OFDM_LEVEL_EVENTID,\n\tWMI_10_4_PDEV_RESERVE_AST_ENTRY_EVENTID,\n\tWMI_10_4_PDEV_NFCAL_POWER_EVENTID,\n\tWMI_10_4_PDEV_TPC_EVENTID,\n\tWMI_10_4_PDEV_GET_AST_INFO_EVENTID,\n\tWMI_10_4_PDEV_TEMPERATURE_EVENTID,\n\tWMI_10_4_PDEV_NFCAL_POWER_ALL_CHANNELS_EVENTID,\n\tWMI_10_4_PDEV_BSS_CHAN_INFO_EVENTID,\n\tWMI_10_4_MU_REPORT_EVENTID,\n\tWMI_10_4_TX_DATA_TRAFFIC_CTRL_EVENTID,\n\tWMI_10_4_PEER_TX_MU_TXMIT_COUNT_EVENTID,\n\tWMI_10_4_PEER_GID_USERPOS_LIST_EVENTID,\n\tWMI_10_4_PDEV_CHECK_CAL_VERSION_EVENTID,\n\tWMI_10_4_ATF_PEER_STATS_EVENTID,\n\tWMI_10_4_PDEV_GET_RX_FILTER_EVENTID,\n\tWMI_10_4_NAC_RSSI_EVENTID,\n\tWMI_10_4_DEBUG_FATAL_CONDITION_EVENTID,\n\tWMI_10_4_GET_TSF_TIMER_RESP_EVENTID,\n\tWMI_10_4_PDEV_TPC_TABLE_EVENTID,\n\tWMI_10_4_PDEV_WDS_ENTRY_LIST_EVENTID,\n\tWMI_10_4_TDLS_PEER_EVENTID,\n\tWMI_10_4_HOST_SWFDA_EVENTID,\n\tWMI_10_4_ESP_ESTIMATE_EVENTID,\n\tWMI_10_4_DFS_STATUS_CHECK_EVENTID,\n\tWMI_10_4_PDEV_UTF_EVENTID = WMI_10_4_END_EVENTID - 1,\n};\n\nenum wmi_phy_mode {\n\tMODE_11A        = 0,    \n\tMODE_11G        = 1,    \n\tMODE_11B        = 2,    \n\tMODE_11GONLY    = 3,    \n\tMODE_11NA_HT20   = 4,   \n\tMODE_11NG_HT20   = 5,   \n\tMODE_11NA_HT40   = 6,   \n\tMODE_11NG_HT40   = 7,   \n\tMODE_11AC_VHT20 = 8,\n\tMODE_11AC_VHT40 = 9,\n\tMODE_11AC_VHT80 = 10,\n\t \n\tMODE_11AC_VHT20_2G = 11,\n\tMODE_11AC_VHT40_2G = 12,\n\tMODE_11AC_VHT80_2G = 13,\n\tMODE_11AC_VHT80_80 = 14,\n\tMODE_11AC_VHT160 = 15,\n\tMODE_UNKNOWN    = 16,\n\tMODE_MAX        = 16\n};\n\nstatic inline const char *ath10k_wmi_phymode_str(enum wmi_phy_mode mode)\n{\n\tswitch (mode) {\n\tcase MODE_11A:\n\t\treturn \"11a\";\n\tcase MODE_11G:\n\t\treturn \"11g\";\n\tcase MODE_11B:\n\t\treturn \"11b\";\n\tcase MODE_11GONLY:\n\t\treturn \"11gonly\";\n\tcase MODE_11NA_HT20:\n\t\treturn \"11na-ht20\";\n\tcase MODE_11NG_HT20:\n\t\treturn \"11ng-ht20\";\n\tcase MODE_11NA_HT40:\n\t\treturn \"11na-ht40\";\n\tcase MODE_11NG_HT40:\n\t\treturn \"11ng-ht40\";\n\tcase MODE_11AC_VHT20:\n\t\treturn \"11ac-vht20\";\n\tcase MODE_11AC_VHT40:\n\t\treturn \"11ac-vht40\";\n\tcase MODE_11AC_VHT80:\n\t\treturn \"11ac-vht80\";\n\tcase MODE_11AC_VHT160:\n\t\treturn \"11ac-vht160\";\n\tcase MODE_11AC_VHT80_80:\n\t\treturn \"11ac-vht80+80\";\n\tcase MODE_11AC_VHT20_2G:\n\t\treturn \"11ac-vht20-2g\";\n\tcase MODE_11AC_VHT40_2G:\n\t\treturn \"11ac-vht40-2g\";\n\tcase MODE_11AC_VHT80_2G:\n\t\treturn \"11ac-vht80-2g\";\n\tcase MODE_UNKNOWN:\n\t\t \n\t\tbreak;\n\n\t\t \n\t}\n\n\treturn \"<unknown>\";\n}\n\n#define WMI_CHAN_LIST_TAG\t0x1\n#define WMI_SSID_LIST_TAG\t0x2\n#define WMI_BSSID_LIST_TAG\t0x3\n#define WMI_IE_TAG\t\t0x4\n\nstruct wmi_channel {\n\t__le32 mhz;\n\t__le32 band_center_freq1;\n\t__le32 band_center_freq2;  \n\tunion {\n\t\t__le32 flags;  \n\t\tstruct {\n\t\t\tu8 mode;  \n\t\t} __packed;\n\t} __packed;\n\tunion {\n\t\t__le32 reginfo0;\n\t\tstruct {\n\t\t\t \n\t\t\tu8 min_power;\n\t\t\tu8 max_power;\n\t\t\tu8 reg_power;\n\t\t\tu8 reg_classid;\n\t\t} __packed;\n\t} __packed;\n\tunion {\n\t\t__le32 reginfo1;\n\t\tstruct {\n\t\t\t \n\t\t\tu8 antenna_max;\n\t\t\t \n\t\t\tu8 max_tx_power;\n\t\t} __packed;\n\t} __packed;\n} __packed;\n\nstruct wmi_channel_arg {\n\tu32 freq;\n\tu32 band_center_freq1;\n\tu32 band_center_freq2;\n\tbool passive;\n\tbool allow_ibss;\n\tbool allow_ht;\n\tbool allow_vht;\n\tbool ht40plus;\n\tbool chan_radar;\n\t \n\tu32 min_power;\n\tu32 max_power;\n\tu32 max_reg_power;\n\t \n\tu32 max_antenna_gain;\n\tu32 reg_class_id;\n\tenum wmi_phy_mode mode;\n};\n\nenum wmi_channel_change_cause {\n\tWMI_CHANNEL_CHANGE_CAUSE_NONE = 0,\n\tWMI_CHANNEL_CHANGE_CAUSE_CSA,\n};\n\n#define WMI_CHAN_FLAG_HT40_PLUS      (1 << 6)\n#define WMI_CHAN_FLAG_PASSIVE        (1 << 7)\n#define WMI_CHAN_FLAG_ADHOC_ALLOWED  (1 << 8)\n#define WMI_CHAN_FLAG_AP_DISABLED    (1 << 9)\n#define WMI_CHAN_FLAG_DFS            (1 << 10)\n#define WMI_CHAN_FLAG_ALLOW_HT       (1 << 11)\n#define WMI_CHAN_FLAG_ALLOW_VHT      (1 << 12)\n\n \n#define WMI_CHANNEL_CHANGE_CAUSE_CSA (1 << 13)\n \n#define WMI_CHAN_FLAG_DFS_CFREQ2  (1 << 15)\n#define WMI_MAX_SPATIAL_STREAM        3  \n\n \n#define WMI_HT_CAP_ENABLED                0x0001    \n#define WMI_HT_CAP_HT20_SGI       0x0002    \n#define WMI_HT_CAP_DYNAMIC_SMPS           0x0004    \n#define WMI_HT_CAP_TX_STBC                0x0008    \n#define WMI_HT_CAP_TX_STBC_MASK_SHIFT     3\n#define WMI_HT_CAP_RX_STBC                0x0030    \n#define WMI_HT_CAP_RX_STBC_MASK_SHIFT     4\n#define WMI_HT_CAP_LDPC                   0x0040    \n#define WMI_HT_CAP_L_SIG_TXOP_PROT        0x0080    \n#define WMI_HT_CAP_MPDU_DENSITY           0x0700    \n#define WMI_HT_CAP_MPDU_DENSITY_MASK_SHIFT 8\n#define WMI_HT_CAP_HT40_SGI               0x0800\n#define WMI_HT_CAP_RX_LDPC                0x1000    \n#define WMI_HT_CAP_TX_LDPC                0x2000    \n\n#define WMI_HT_CAP_DEFAULT_ALL (WMI_HT_CAP_ENABLED       | \\\n\t\t\t\tWMI_HT_CAP_HT20_SGI      | \\\n\t\t\t\tWMI_HT_CAP_HT40_SGI      | \\\n\t\t\t\tWMI_HT_CAP_TX_STBC       | \\\n\t\t\t\tWMI_HT_CAP_RX_STBC       | \\\n\t\t\t\tWMI_HT_CAP_LDPC)\n\n \n\n#define WMI_VHT_CAP_MAX_MPDU_LEN_MASK            0x00000003\n#define WMI_VHT_CAP_RX_LDPC                      0x00000010\n#define WMI_VHT_CAP_SGI_80MHZ                    0x00000020\n#define WMI_VHT_CAP_SGI_160MHZ                   0x00000040\n#define WMI_VHT_CAP_TX_STBC                      0x00000080\n#define WMI_VHT_CAP_RX_STBC_MASK                 0x00000300\n#define WMI_VHT_CAP_RX_STBC_MASK_SHIFT           8\n#define WMI_VHT_CAP_SU_BFER                      0x00000800\n#define WMI_VHT_CAP_SU_BFEE                      0x00001000\n#define WMI_VHT_CAP_MAX_CS_ANT_MASK              0x0000E000\n#define WMI_VHT_CAP_MAX_CS_ANT_MASK_SHIFT        13\n#define WMI_VHT_CAP_MAX_SND_DIM_MASK             0x00070000\n#define WMI_VHT_CAP_MAX_SND_DIM_MASK_SHIFT       16\n#define WMI_VHT_CAP_MU_BFER                      0x00080000\n#define WMI_VHT_CAP_MU_BFEE                      0x00100000\n#define WMI_VHT_CAP_MAX_AMPDU_LEN_EXP            0x03800000\n#define WMI_VHT_CAP_MAX_AMPDU_LEN_EXP_SHIFT      23\n#define WMI_VHT_CAP_RX_FIXED_ANT                 0x10000000\n#define WMI_VHT_CAP_TX_FIXED_ANT                 0x20000000\n\n \n#define WMI_VHT_CAP_MAX_MPDU_LEN_3839            0x00000000\n#define WMI_VHT_CAP_MAX_MPDU_LEN_7935            0x00000001\n#define WMI_VHT_CAP_MAX_MPDU_LEN_11454           0x00000002\n\n#define WMI_VHT_CAP_DEFAULT_ALL (WMI_VHT_CAP_MAX_MPDU_LEN_11454  | \\\n\t\t\t\t WMI_VHT_CAP_RX_LDPC             | \\\n\t\t\t\t WMI_VHT_CAP_SGI_80MHZ           | \\\n\t\t\t\t WMI_VHT_CAP_TX_STBC             | \\\n\t\t\t\t WMI_VHT_CAP_RX_STBC_MASK        | \\\n\t\t\t\t WMI_VHT_CAP_MAX_AMPDU_LEN_EXP   | \\\n\t\t\t\t WMI_VHT_CAP_RX_FIXED_ANT        | \\\n\t\t\t\t WMI_VHT_CAP_TX_FIXED_ANT)\n\n \n#define WMI_VHT_MAX_MCS_4_SS_MASK(r, ss)      ((3 & (r)) << (((ss) - 1) << 1))\n#define WMI_VHT_MAX_SUPP_RATE_MASK           0x1fff0000\n#define WMI_VHT_MAX_SUPP_RATE_MASK_SHIFT     16\n\nenum {\n\tREGDMN_MODE_11A              = 0x00001,  \n\tREGDMN_MODE_TURBO            = 0x00002,  \n\tREGDMN_MODE_11B              = 0x00004,  \n\tREGDMN_MODE_PUREG            = 0x00008,  \n\tREGDMN_MODE_11G              = 0x00008,  \n\tREGDMN_MODE_108G             = 0x00020,  \n\tREGDMN_MODE_108A             = 0x00040,  \n\tREGDMN_MODE_XR               = 0x00100,  \n\tREGDMN_MODE_11A_HALF_RATE    = 0x00200,  \n\tREGDMN_MODE_11A_QUARTER_RATE = 0x00400,  \n\tREGDMN_MODE_11NG_HT20        = 0x00800,  \n\tREGDMN_MODE_11NA_HT20        = 0x01000,  \n\tREGDMN_MODE_11NG_HT40PLUS    = 0x02000,  \n\tREGDMN_MODE_11NG_HT40MINUS   = 0x04000,  \n\tREGDMN_MODE_11NA_HT40PLUS    = 0x08000,  \n\tREGDMN_MODE_11NA_HT40MINUS   = 0x10000,  \n\tREGDMN_MODE_11AC_VHT20       = 0x20000,  \n\tREGDMN_MODE_11AC_VHT40PLUS   = 0x40000,  \n\tREGDMN_MODE_11AC_VHT40MINUS  = 0x80000,  \n\tREGDMN_MODE_11AC_VHT80       = 0x100000,  \n\tREGDMN_MODE_11AC_VHT160      = 0x200000,      \n\tREGDMN_MODE_11AC_VHT80_80    = 0x400000,      \n\tREGDMN_MODE_ALL              = 0xffffffff\n};\n\n#define REGDMN_CAP1_CHAN_HALF_RATE        0x00000001\n#define REGDMN_CAP1_CHAN_QUARTER_RATE     0x00000002\n#define REGDMN_CAP1_CHAN_HAL49GHZ         0x00000004\n\n \n#define REGDMN_EEPROM_EEREGCAP_EN_FCC_MIDBAND   0x0040\n#define REGDMN_EEPROM_EEREGCAP_EN_KK_U1_EVEN    0x0080\n#define REGDMN_EEPROM_EEREGCAP_EN_KK_U2         0x0100\n#define REGDMN_EEPROM_EEREGCAP_EN_KK_MIDBAND    0x0200\n#define REGDMN_EEPROM_EEREGCAP_EN_KK_U1_ODD     0x0400\n#define REGDMN_EEPROM_EEREGCAP_EN_KK_NEW_11A    0x0800\n\nstruct hal_reg_capabilities {\n\t \n\t__le32 eeprom_rd;\n\t \n\t__le32 eeprom_rd_ext;\n\t \n\t__le32 regcap1;\n\t \n\t__le32 regcap2;\n\t \n\t__le32 wireless_modes;\n\t__le32 low_2ghz_chan;\n\t__le32 high_2ghz_chan;\n\t__le32 low_5ghz_chan;\n\t__le32 high_5ghz_chan;\n} __packed;\n\nenum wlan_mode_capability {\n\tWHAL_WLAN_11A_CAPABILITY   = 0x1,\n\tWHAL_WLAN_11G_CAPABILITY   = 0x2,\n\tWHAL_WLAN_11AG_CAPABILITY  = 0x3,\n};\n\n \nstruct wlan_host_mem_req {\n\t \n\t__le32 req_id;\n\t \n\t__le32 unit_size;\n\t \n\t__le32 num_unit_info;\n\t \n\t__le32 num_units;\n} __packed;\n\n \nstruct wmi_service_ready_event {\n\t__le32 sw_version;\n\t__le32 sw_version_1;\n\t__le32 abi_version;\n\t \n\t__le32 phy_capability;\n\t \n\t__le32 max_frag_entry;\n\t__le32 wmi_service_bitmap[16];\n\t__le32 num_rf_chains;\n\t \n\t__le32 ht_cap_info;  \n\t__le32 vht_cap_info;  \n\t__le32 vht_supp_mcs;  \n\t__le32 hw_min_tx_power;\n\t__le32 hw_max_tx_power;\n\tstruct hal_reg_capabilities hal_reg_capabilities;\n\t__le32 sys_cap_info;\n\t__le32 min_pkt_size_enable;  \n\t \n\t__le32 max_bcn_ie_size;\n\t \n\t__le32 num_mem_reqs;\n\tstruct wlan_host_mem_req mem_reqs[];\n} __packed;\n\n \nstruct wmi_10x_service_ready_event {\n\t__le32 sw_version;\n\t__le32 abi_version;\n\n\t \n\t__le32 phy_capability;\n\n\t \n\t__le32 max_frag_entry;\n\t__le32 wmi_service_bitmap[16];\n\t__le32 num_rf_chains;\n\n\t \n\t__le32 ht_cap_info;  \n\t__le32 vht_cap_info;  \n\t__le32 vht_supp_mcs;  \n\t__le32 hw_min_tx_power;\n\t__le32 hw_max_tx_power;\n\n\tstruct hal_reg_capabilities hal_reg_capabilities;\n\n\t__le32 sys_cap_info;\n\t__le32 min_pkt_size_enable;  \n\n\t \n\t__le32 num_mem_reqs;\n\n\tstruct wlan_host_mem_req mem_reqs[];\n} __packed;\n\n#define WMI_SERVICE_READY_TIMEOUT_HZ (5 * HZ)\n#define WMI_UNIFIED_READY_TIMEOUT_HZ (5 * HZ)\n\nstruct wmi_ready_event {\n\t__le32 sw_version;\n\t__le32 abi_version;\n\tstruct wmi_mac_addr mac_addr;\n\t__le32 status;\n} __packed;\n\nstruct wmi_resource_config {\n\t \n\t__le32 num_vdevs;\n\n\t \n\t__le32 num_peers;\n\n\t \n\t__le32 num_offload_peers;\n\n\t \n\t__le32 num_offload_reorder_bufs;\n\n\t \n\t__le32 num_peer_keys;\n\n\t \n\t__le32 num_tids;\n\n\t \n\t__le32 ast_skid_limit;\n\n\t \n\t__le32 tx_chain_mask;\n\n\t \n\t__le32 rx_chain_mask;\n\n\t \n\t__le32 rx_timeout_pri_vi;\n\t__le32 rx_timeout_pri_vo;\n\t__le32 rx_timeout_pri_be;\n\t__le32 rx_timeout_pri_bk;\n\n\t \n\t__le32 rx_decap_mode;\n\n\t \n\t__le32 scan_max_pending_reqs;\n\n\t \n\t__le32 bmiss_offload_max_vdev;\n\n\t \n\t__le32 roam_offload_max_vdev;\n\n\t \n\t__le32 roam_offload_max_ap_profiles;\n\n\t \n\t__le32 num_mcast_groups;\n\n\t \n\t__le32 num_mcast_table_elems;\n\n\t \n\t__le32 mcast2ucast_mode;\n\n\t \n\t__le32 tx_dbg_log_size;\n\n\t \n\t__le32 num_wds_entries;\n\n\t \n\t__le32 dma_burst_size;\n\n\t \n\t__le32 mac_aggr_delim;\n\n\t \n\t__le32 rx_skip_defrag_timeout_dup_detection_check;\n\n\t \n\t__le32 vow_config;\n\n\t \n\t__le32 gtk_offload_max_vdev;\n\n\t \n\t__le32 num_msdu_desc;\n\n\t \n\t__le32 max_frag_entries;\n} __packed;\n\nstruct wmi_resource_config_10x {\n\t \n\t__le32 num_vdevs;\n\n\t \n\t__le32 num_peers;\n\n\t \n\t__le32 num_peer_keys;\n\n\t \n\t__le32 num_tids;\n\n\t \n\t__le32 ast_skid_limit;\n\n\t \n\t__le32 tx_chain_mask;\n\n\t \n\t__le32 rx_chain_mask;\n\n\t \n\t__le32 rx_timeout_pri_vi;\n\t__le32 rx_timeout_pri_vo;\n\t__le32 rx_timeout_pri_be;\n\t__le32 rx_timeout_pri_bk;\n\n\t \n\t__le32 rx_decap_mode;\n\n\t \n\t__le32 scan_max_pending_reqs;\n\n\t \n\t__le32 bmiss_offload_max_vdev;\n\n\t \n\t__le32 roam_offload_max_vdev;\n\n\t \n\t__le32 roam_offload_max_ap_profiles;\n\n\t \n\t__le32 num_mcast_groups;\n\n\t \n\t__le32 num_mcast_table_elems;\n\n\t \n\t__le32 mcast2ucast_mode;\n\n\t \n\t__le32 tx_dbg_log_size;\n\n\t \n\t__le32 num_wds_entries;\n\n\t \n\t__le32 dma_burst_size;\n\n\t \n\t__le32 mac_aggr_delim;\n\n\t \n\t__le32 rx_skip_defrag_timeout_dup_detection_check;\n\n\t \n\t__le32 vow_config;\n\n\t \n\t__le32 num_msdu_desc;\n\n\t \n\t__le32 max_frag_entries;\n} __packed;\n\nenum wmi_10_2_feature_mask {\n\tWMI_10_2_RX_BATCH_MODE = BIT(0),\n\tWMI_10_2_ATF_CONFIG    = BIT(1),\n\tWMI_10_2_COEX_GPIO     = BIT(3),\n\tWMI_10_2_BSS_CHAN_INFO = BIT(6),\n\tWMI_10_2_PEER_STATS    = BIT(7),\n};\n\nstruct wmi_resource_config_10_2 {\n\tstruct wmi_resource_config_10x common;\n\t__le32 max_peer_ext_stats;\n\t__le32 smart_ant_cap;  \n\t__le32 bk_min_free;\n\t__le32 be_min_free;\n\t__le32 vi_min_free;\n\t__le32 vo_min_free;\n\t__le32 feature_mask;\n} __packed;\n\n#define NUM_UNITS_IS_NUM_VDEVS         BIT(0)\n#define NUM_UNITS_IS_NUM_PEERS         BIT(1)\n#define NUM_UNITS_IS_NUM_ACTIVE_PEERS  BIT(2)\n\nstruct wmi_resource_config_10_4 {\n\t \n\t__le32 num_vdevs;\n\n\t \n\t__le32 num_peers;\n\n\t \n\t__le32 num_active_peers;\n\n\t \n\t__le32 num_offload_peers;\n\n\t \n\t__le32 num_offload_reorder_buffs;\n\n\t \n\t__le32 num_peer_keys;\n\n\t \n\t__le32 num_tids;\n\n\t \n\t__le32 ast_skid_limit;\n\n\t \n\t__le32 tx_chain_mask;\n\n\t \n\t__le32 rx_chain_mask;\n\n\t \n\t__le32 rx_timeout_pri[4];\n\n\t \n\t__le32 rx_decap_mode;\n\n\t__le32 scan_max_pending_req;\n\n\t__le32 bmiss_offload_max_vdev;\n\n\t__le32 roam_offload_max_vdev;\n\n\t__le32 roam_offload_max_ap_profiles;\n\n\t \n\t__le32 num_mcast_groups;\n\n\t \n\t__le32 num_mcast_table_elems;\n\n\t \n\t__le32 mcast2ucast_mode;\n\n\t \n\t__le32 tx_dbg_log_size;\n\n\t \n\t__le32 num_wds_entries;\n\n\t \n\t__le32 dma_burst_size;\n\n\t \n\t__le32 mac_aggr_delim;\n\n\t \n\t__le32 rx_skip_defrag_timeout_dup_detection_check;\n\n\t \n\t__le32 vow_config;\n\n\t \n\t__le32 gtk_offload_max_vdev;\n\n\t \n\t__le32 num_msdu_desc;\n\n\t \n\t__le32 max_frag_entries;\n\n\t \n\t__le32 max_peer_ext_stats;\n\n\t \n\t__le32 smart_ant_cap;\n\n\t \n\t__le32 bk_minfree;\n\t__le32 be_minfree;\n\t__le32 vi_minfree;\n\t__le32 vo_minfree;\n\n\t \n\t__le32 rx_batchmode;\n\n\t \n\t__le32 tt_support;\n\n\t \n\t__le32 atf_config;\n\n\t \n\t__le32 iphdr_pad_config;\n\n\t \n\t__le32 qwrap_config;\n} __packed;\n\nenum wmi_coex_version {\n\tWMI_NO_COEX_VERSION_SUPPORT\t= 0,\n\t \n\tWMI_COEX_VERSION_1\t\t= 1,\n\t \n\tWMI_COEX_VERSION_2\t\t= 2,\n\t \n\tWMI_COEX_VERSION_3\t\t= 3,\n\t \n\tWMI_COEX_VERSION_4\t\t= 4,\n};\n\n \nenum wmi_10_4_feature_mask {\n\tWMI_10_4_LTEU_SUPPORT\t\t\t= BIT(0),\n\tWMI_10_4_COEX_GPIO_SUPPORT\t\t= BIT(1),\n\tWMI_10_4_AUX_RADIO_SPECTRAL_INTF\t= BIT(2),\n\tWMI_10_4_AUX_RADIO_CHAN_LOAD_INTF\t= BIT(3),\n\tWMI_10_4_BSS_CHANNEL_INFO_64\t\t= BIT(4),\n\tWMI_10_4_PEER_STATS\t\t\t= BIT(5),\n\tWMI_10_4_VDEV_STATS\t\t\t= BIT(6),\n\tWMI_10_4_TDLS\t\t\t\t= BIT(7),\n\tWMI_10_4_TDLS_OFFCHAN\t\t\t= BIT(8),\n\tWMI_10_4_TDLS_UAPSD_BUFFER_STA\t\t= BIT(9),\n\tWMI_10_4_TDLS_UAPSD_SLEEP_STA\t\t= BIT(10),\n\tWMI_10_4_TDLS_CONN_TRACKER_IN_HOST_MODE = BIT(11),\n\tWMI_10_4_TDLS_EXPLICIT_MODE_ONLY\t= BIT(12),\n\tWMI_10_4_TX_DATA_ACK_RSSI               = BIT(16),\n\tWMI_10_4_EXT_PEER_TID_CONFIGS_SUPPORT\t= BIT(17),\n\tWMI_10_4_REPORT_AIRTIME\t\t\t= BIT(18),\n\n};\n\nstruct wmi_ext_resource_config_10_4_cmd {\n\t \n\t__le32 host_platform_config;\n\t \n\t__le32 fw_feature_bitmap;\n\t \n\t__le32 wlan_gpio_priority;\n\t \n\t__le32 coex_version;\n\t \n\t__le32 coex_gpio_pin1;\n\t__le32 coex_gpio_pin2;\n\t__le32 coex_gpio_pin3;\n\t \n\t__le32 num_tdls_vdevs;\n\t \n\t__le32 num_tdls_conn_table_entries;\n\t \n\t__le32 max_tdls_concurrent_sleep_sta;\n\t \n\t__le32 max_tdls_concurrent_buffer_sta;\n};\n\n \nstruct host_memory_chunk {\n\t \n\t__le32 req_id;\n\t \n\t__le32 ptr;\n\t \n\t__le32 size;\n} __packed;\n\n#define WMI_IRAM_RECOVERY_HOST_MEM_REQ_ID 8\n\nstruct wmi_host_mem_chunks {\n\t__le32 count;\n\t \n\tstruct host_memory_chunk items[1];\n} __packed;\n\nstruct wmi_init_cmd {\n\tstruct wmi_resource_config resource_config;\n\tstruct wmi_host_mem_chunks mem_chunks;\n} __packed;\n\n \nstruct wmi_init_cmd_10x {\n\tstruct wmi_resource_config_10x resource_config;\n\tstruct wmi_host_mem_chunks mem_chunks;\n} __packed;\n\nstruct wmi_init_cmd_10_2 {\n\tstruct wmi_resource_config_10_2 resource_config;\n\tstruct wmi_host_mem_chunks mem_chunks;\n} __packed;\n\nstruct wmi_init_cmd_10_4 {\n\tstruct wmi_resource_config_10_4 resource_config;\n\tstruct wmi_host_mem_chunks mem_chunks;\n} __packed;\n\nstruct wmi_chan_list_entry {\n\t__le16 freq;\n\tu8 phy_mode;  \n\tu8 reserved;\n} __packed;\n\n \nstruct wmi_chan_list {\n\t__le32 tag;  \n\t__le32 num_chan;\n\tstruct wmi_chan_list_entry channel_list[];\n} __packed;\n\nstruct wmi_bssid_list {\n\t__le32 tag;  \n\t__le32 num_bssid;\n\tstruct wmi_mac_addr bssid_list[];\n} __packed;\n\nstruct wmi_ie_data {\n\t__le32 tag;  \n\t__le32 ie_len;\n\tu8 ie_data[];\n} __packed;\n\nstruct wmi_ssid {\n\t__le32 ssid_len;\n\tu8 ssid[32];\n} __packed;\n\nstruct wmi_ssid_list {\n\t__le32 tag;  \n\t__le32 num_ssids;\n\tstruct wmi_ssid ssids[];\n} __packed;\n\n \n#define WMI_HOST_SCAN_REQUESTOR_ID_PREFIX 0xA000\n\n \n \n#define WMI_HOST_SCAN_REQ_ID_PREFIX 0xA000\n\n#define WLAN_SCAN_PARAMS_MAX_SSID    16\n#define WLAN_SCAN_PARAMS_MAX_BSSID   4\n#define WLAN_SCAN_PARAMS_MAX_IE_LEN  256\n\n \n#define WMI_SCAN_CHAN_MIN_TIME_MSEC 40\n\n \nenum wmi_scan_priority {\n\tWMI_SCAN_PRIORITY_VERY_LOW = 0,\n\tWMI_SCAN_PRIORITY_LOW,\n\tWMI_SCAN_PRIORITY_MEDIUM,\n\tWMI_SCAN_PRIORITY_HIGH,\n\tWMI_SCAN_PRIORITY_VERY_HIGH,\n\tWMI_SCAN_PRIORITY_COUNT    \n};\n\nstruct wmi_start_scan_common {\n\t \n\t__le32 scan_id;\n\t \n\t__le32 scan_req_id;\n\t \n\t__le32 vdev_id;\n\t \n\t__le32 scan_priority;\n\t \n\t__le32 notify_scan_events;\n\t \n\t__le32 dwell_time_active;\n\t \n\t__le32 dwell_time_passive;\n\t \n\t__le32 min_rest_time;\n\t \n\t \n\t__le32 max_rest_time;\n\t \n\t__le32 repeat_probe_time;\n\t \n\t__le32 probe_spacing_time;\n\t \n\t__le32 idle_time;\n\t \n\t__le32 max_scan_time;\n\t \n\t__le32 probe_delay;\n\t \n\t__le32 scan_ctrl_flags;\n} __packed;\n\nstruct wmi_start_scan_tlvs {\n\t \n\tu8 tlvs[0];\n} __packed;\n\nstruct wmi_start_scan_cmd {\n\tstruct wmi_start_scan_common common;\n\t__le32 burst_duration_ms;\n\tstruct wmi_start_scan_tlvs tlvs;\n} __packed;\n\n \nstruct wmi_10x_start_scan_cmd {\n\tstruct wmi_start_scan_common common;\n\tstruct wmi_start_scan_tlvs tlvs;\n} __packed;\n\nstruct wmi_ssid_arg {\n\tint len;\n\tconst u8 *ssid;\n};\n\nstruct wmi_bssid_arg {\n\tconst u8 *bssid;\n};\n\nstruct wmi_start_scan_arg {\n\tu32 scan_id;\n\tu32 scan_req_id;\n\tu32 vdev_id;\n\tu32 scan_priority;\n\tu32 notify_scan_events;\n\tu32 dwell_time_active;\n\tu32 dwell_time_passive;\n\tu32 min_rest_time;\n\tu32 max_rest_time;\n\tu32 repeat_probe_time;\n\tu32 probe_spacing_time;\n\tu32 idle_time;\n\tu32 max_scan_time;\n\tu32 probe_delay;\n\tu32 scan_ctrl_flags;\n\tu32 burst_duration_ms;\n\n\tu32 ie_len;\n\tu32 n_channels;\n\tu32 n_ssids;\n\tu32 n_bssids;\n\n\tu8 ie[WLAN_SCAN_PARAMS_MAX_IE_LEN];\n\tu16 channels[64];\n\tstruct wmi_ssid_arg ssids[WLAN_SCAN_PARAMS_MAX_SSID];\n\tstruct wmi_bssid_arg bssids[WLAN_SCAN_PARAMS_MAX_BSSID];\n\tstruct wmi_mac_addr mac_addr;\n\tstruct wmi_mac_addr mac_mask;\n};\n\n \n\n \n#define WMI_SCAN_FLAG_PASSIVE        0x1\n \n#define WMI_SCAN_ADD_BCAST_PROBE_REQ 0x2\n \n#define WMI_SCAN_ADD_CCK_RATES 0x4\n \n#define WMI_SCAN_ADD_OFDM_RATES 0x8\n \n#define WMI_SCAN_CHAN_STAT_EVENT 0x10\n \n#define WMI_SCAN_FILTER_PROBE_REQ 0x20\n \n#define WMI_SCAN_BYPASS_DFS_CHN 0x40\n \n#define WMI_SCAN_CONTINUE_ON_ERROR 0x80\n\n \n#define WMI_SCAN_ADD_SPOOFED_MAC_IN_PROBE_REQ   0x1000\n\n \n#define WMI_SCAN_CLASS_MASK 0xFF000000\n\nenum wmi_stop_scan_type {\n\tWMI_SCAN_STOP_ONE\t= 0x00000000,  \n\tWMI_SCAN_STOP_VDEV_ALL\t= 0x01000000,  \n\tWMI_SCAN_STOP_ALL\t= 0x04000000,  \n};\n\nstruct wmi_stop_scan_cmd {\n\t__le32 scan_req_id;\n\t__le32 scan_id;\n\t__le32 req_type;\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_stop_scan_arg {\n\tu32 req_id;\n\tenum wmi_stop_scan_type req_type;\n\tunion {\n\t\tu32 scan_id;\n\t\tu32 vdev_id;\n\t} u;\n};\n\nstruct wmi_scan_chan_list_cmd {\n\t__le32 num_scan_chans;\n\tstruct wmi_channel chan_info[];\n} __packed;\n\nstruct wmi_scan_chan_list_arg {\n\tu32 n_channels;\n\tstruct wmi_channel_arg *channels;\n};\n\nenum wmi_bss_filter {\n\tWMI_BSS_FILTER_NONE = 0,         \n\tWMI_BSS_FILTER_ALL,              \n\tWMI_BSS_FILTER_PROFILE,          \n\tWMI_BSS_FILTER_ALL_BUT_PROFILE,  \n\tWMI_BSS_FILTER_CURRENT_BSS,      \n\tWMI_BSS_FILTER_ALL_BUT_BSS,      \n\tWMI_BSS_FILTER_PROBED_SSID,      \n\tWMI_BSS_FILTER_LAST_BSS,         \n};\n\nenum wmi_scan_event_type {\n\tWMI_SCAN_EVENT_STARTED              = BIT(0),\n\tWMI_SCAN_EVENT_COMPLETED            = BIT(1),\n\tWMI_SCAN_EVENT_BSS_CHANNEL          = BIT(2),\n\tWMI_SCAN_EVENT_FOREIGN_CHANNEL      = BIT(3),\n\tWMI_SCAN_EVENT_DEQUEUED             = BIT(4),\n\t \n\tWMI_SCAN_EVENT_PREEMPTED            = BIT(5),\n\tWMI_SCAN_EVENT_START_FAILED         = BIT(6),\n\tWMI_SCAN_EVENT_RESTARTED            = BIT(7),\n\tWMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT = BIT(8),\n\tWMI_SCAN_EVENT_MAX                  = BIT(15),\n};\n\nenum wmi_scan_completion_reason {\n\tWMI_SCAN_REASON_COMPLETED,\n\tWMI_SCAN_REASON_CANCELLED,\n\tWMI_SCAN_REASON_PREEMPTED,\n\tWMI_SCAN_REASON_TIMEDOUT,\n\tWMI_SCAN_REASON_INTERNAL_FAILURE,\n\tWMI_SCAN_REASON_MAX,\n};\n\nstruct wmi_scan_event {\n\t__le32 event_type;  \n\t__le32 reason;  \n\t__le32 channel_freq;  \n\t__le32 scan_req_id;\n\t__le32 scan_id;\n\t__le32 vdev_id;\n} __packed;\n\n \n#define WMI_MGMT_RX_HDR_HEADROOM    52\n\n \nstruct wmi_mgmt_rx_hdr_v1 {\n\t__le32 channel;\n\t__le32 snr;\n\t__le32 rate;\n\t__le32 phy_mode;\n\t__le32 buf_len;\n\t__le32 status;  \n} __packed;\n\nstruct wmi_mgmt_rx_hdr_v2 {\n\tstruct wmi_mgmt_rx_hdr_v1 v1;\n\t__le32 rssi_ctl[4];\n} __packed;\n\nstruct wmi_mgmt_rx_event_v1 {\n\tstruct wmi_mgmt_rx_hdr_v1 hdr;\n\tu8 buf[];\n} __packed;\n\nstruct wmi_mgmt_rx_event_v2 {\n\tstruct wmi_mgmt_rx_hdr_v2 hdr;\n\tu8 buf[];\n} __packed;\n\nstruct wmi_10_4_mgmt_rx_hdr {\n\t__le32 channel;\n\t__le32 snr;\n\t    u8 rssi_ctl[4];\n\t__le32 rate;\n\t__le32 phy_mode;\n\t__le32 buf_len;\n\t__le32 status;\n} __packed;\n\nstruct wmi_10_4_mgmt_rx_event {\n\tstruct wmi_10_4_mgmt_rx_hdr hdr;\n\tu8 buf[];\n} __packed;\n\nstruct wmi_mgmt_rx_ext_info {\n\t__le64 rx_mac_timestamp;\n} __packed __aligned(4);\n\n#define WMI_RX_STATUS_OK\t\t\t0x00\n#define WMI_RX_STATUS_ERR_CRC\t\t\t0x01\n#define WMI_RX_STATUS_ERR_DECRYPT\t\t0x08\n#define WMI_RX_STATUS_ERR_MIC\t\t\t0x10\n#define WMI_RX_STATUS_ERR_KEY_CACHE_MISS\t0x20\n \n#define WMI_RX_STATUS_EXT_INFO\t\t0x40\n\n#define PHY_ERROR_GEN_SPECTRAL_SCAN\t\t0x26\n#define PHY_ERROR_GEN_FALSE_RADAR_EXT\t\t0x24\n#define PHY_ERROR_GEN_RADAR\t\t\t0x05\n\n#define PHY_ERROR_10_4_RADAR_MASK               0x4\n#define PHY_ERROR_10_4_SPECTRAL_SCAN_MASK       0x4000000\n\nenum phy_err_type {\n\tPHY_ERROR_UNKNOWN,\n\tPHY_ERROR_SPECTRAL_SCAN,\n\tPHY_ERROR_FALSE_RADAR_EXT,\n\tPHY_ERROR_RADAR\n};\n\nstruct wmi_phyerr {\n\t__le32 tsf_timestamp;\n\t__le16 freq1;\n\t__le16 freq2;\n\tu8 rssi_combined;\n\tu8 chan_width_mhz;\n\tu8 phy_err_code;\n\tu8 rsvd0;\n\t__le32 rssi_chains[4];\n\t__le16 nf_chains[4];\n\t__le32 buf_len;\n\tu8 buf[];\n} __packed;\n\nstruct wmi_phyerr_event {\n\t__le32 num_phyerrs;\n\t__le32 tsf_l32;\n\t__le32 tsf_u32;\n\n\t \n\tu8 phyerrs[];\n} __packed;\n\nstruct wmi_10_4_phyerr_event {\n\t__le32 tsf_l32;\n\t__le32 tsf_u32;\n\t__le16 freq1;\n\t__le16 freq2;\n\tu8 rssi_combined;\n\tu8 chan_width_mhz;\n\tu8 phy_err_code;\n\tu8 rsvd0;\n\t__le32 rssi_chains[4];\n\t__le16 nf_chains[4];\n\t__le32 phy_err_mask[2];\n\t__le32 tsf_timestamp;\n\t__le32 buf_len;\n\tu8 buf[];\n} __packed;\n\nstruct wmi_radar_found_info {\n\t__le32 pri_min;\n\t__le32 pri_max;\n\t__le32 width_min;\n\t__le32 width_max;\n\t__le32 sidx_min;\n\t__le32 sidx_max;\n} __packed;\n\nenum wmi_radar_confirmation_status {\n\t \n\tWMI_SW_RADAR_DETECTED    = 0,\n\n\tWMI_RADAR_DETECTION_FAIL = 1,\n\n\t \n\tWMI_HW_RADAR_DETECTED    = 2,\n};\n\n#define PHYERR_TLV_SIG\t\t\t\t0xBB\n#define PHYERR_TLV_TAG_SEARCH_FFT_REPORT\t0xFB\n#define PHYERR_TLV_TAG_RADAR_PULSE_SUMMARY\t0xF8\n#define PHYERR_TLV_TAG_SPECTRAL_SUMMARY_REPORT\t0xF9\n\nstruct phyerr_radar_report {\n\t__le32 reg0;  \n\t__le32 reg1;  \n} __packed;\n\n#define RADAR_REPORT_REG0_PULSE_IS_CHIRP_MASK\t\t0x80000000\n#define RADAR_REPORT_REG0_PULSE_IS_CHIRP_LSB\t\t31\n\n#define RADAR_REPORT_REG0_PULSE_IS_MAX_WIDTH_MASK\t0x40000000\n#define RADAR_REPORT_REG0_PULSE_IS_MAX_WIDTH_LSB\t30\n\n#define RADAR_REPORT_REG0_AGC_TOTAL_GAIN_MASK\t\t0x3FF00000\n#define RADAR_REPORT_REG0_AGC_TOTAL_GAIN_LSB\t\t20\n\n#define RADAR_REPORT_REG0_PULSE_DELTA_DIFF_MASK\t\t0x000F0000\n#define RADAR_REPORT_REG0_PULSE_DELTA_DIFF_LSB\t\t16\n\n#define RADAR_REPORT_REG0_PULSE_DELTA_PEAK_MASK\t\t0x0000FC00\n#define RADAR_REPORT_REG0_PULSE_DELTA_PEAK_LSB\t\t10\n\n#define RADAR_REPORT_REG0_PULSE_SIDX_MASK\t\t0x000003FF\n#define RADAR_REPORT_REG0_PULSE_SIDX_LSB\t\t0\n\n#define RADAR_REPORT_REG1_PULSE_SRCH_FFT_VALID_MASK\t0x80000000\n#define RADAR_REPORT_REG1_PULSE_SRCH_FFT_VALID_LSB\t31\n\n#define RADAR_REPORT_REG1_PULSE_AGC_MB_GAIN_MASK\t0x7F000000\n#define RADAR_REPORT_REG1_PULSE_AGC_MB_GAIN_LSB\t\t24\n\n#define RADAR_REPORT_REG1_PULSE_SUBCHAN_MASK_MASK\t0x00FF0000\n#define RADAR_REPORT_REG1_PULSE_SUBCHAN_MASK_LSB\t16\n\n#define RADAR_REPORT_REG1_PULSE_TSF_OFFSET_MASK\t\t0x0000FF00\n#define RADAR_REPORT_REG1_PULSE_TSF_OFFSET_LSB\t\t8\n\n#define RADAR_REPORT_REG1_PULSE_DUR_MASK\t\t0x000000FF\n#define RADAR_REPORT_REG1_PULSE_DUR_LSB\t\t\t0\n\nstruct phyerr_fft_report {\n\t__le32 reg0;  \n\t__le32 reg1;  \n} __packed;\n\n#define SEARCH_FFT_REPORT_REG0_TOTAL_GAIN_DB_MASK\t0xFF800000\n#define SEARCH_FFT_REPORT_REG0_TOTAL_GAIN_DB_LSB\t23\n\n#define SEARCH_FFT_REPORT_REG0_BASE_PWR_DB_MASK\t\t0x007FC000\n#define SEARCH_FFT_REPORT_REG0_BASE_PWR_DB_LSB\t\t14\n\n#define SEARCH_FFT_REPORT_REG0_FFT_CHN_IDX_MASK\t\t0x00003000\n#define SEARCH_FFT_REPORT_REG0_FFT_CHN_IDX_LSB\t\t12\n\n#define SEARCH_FFT_REPORT_REG0_PEAK_SIDX_MASK\t\t0x00000FFF\n#define SEARCH_FFT_REPORT_REG0_PEAK_SIDX_LSB\t\t0\n\n#define SEARCH_FFT_REPORT_REG1_RELPWR_DB_MASK\t\t0xFC000000\n#define SEARCH_FFT_REPORT_REG1_RELPWR_DB_LSB\t\t26\n\n#define SEARCH_FFT_REPORT_REG1_AVGPWR_DB_MASK\t\t0x03FC0000\n#define SEARCH_FFT_REPORT_REG1_AVGPWR_DB_LSB\t\t18\n\n#define SEARCH_FFT_REPORT_REG1_PEAK_MAG_MASK\t\t0x0003FF00\n#define SEARCH_FFT_REPORT_REG1_PEAK_MAG_LSB\t\t8\n\n#define SEARCH_FFT_REPORT_REG1_NUM_STR_BINS_IB_MASK\t0x000000FF\n#define SEARCH_FFT_REPORT_REG1_NUM_STR_BINS_IB_LSB\t0\n\nstruct phyerr_tlv {\n\t__le16 len;\n\tu8 tag;\n\tu8 sig;\n} __packed;\n\n#define DFS_RSSI_POSSIBLY_FALSE\t\t\t50\n#define DFS_PEAK_MAG_THOLD_POSSIBLY_FALSE\t40\n\nstruct wmi_mgmt_tx_hdr {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 tx_rate;\n\t__le32 tx_power;\n\t__le32 buf_len;\n} __packed;\n\nstruct wmi_mgmt_tx_cmd {\n\tstruct wmi_mgmt_tx_hdr hdr;\n\tu8 buf[];\n} __packed;\n\nstruct wmi_echo_event {\n\t__le32 value;\n} __packed;\n\nstruct wmi_echo_cmd {\n\t__le32 value;\n} __packed;\n\nstruct wmi_pdev_set_regdomain_cmd {\n\t__le32 reg_domain;\n\t__le32 reg_domain_2G;\n\t__le32 reg_domain_5G;\n\t__le32 conformance_test_limit_2G;\n\t__le32 conformance_test_limit_5G;\n} __packed;\n\nenum wmi_dfs_region {\n\t \n\tWMI_UNINIT_DFS_DOMAIN = 0,\n\n\t \n\tWMI_FCC_DFS_DOMAIN = 1,\n\n\t \n\tWMI_ETSI_DFS_DOMAIN = 2,\n\n\t \n\tWMI_MKK4_DFS_DOMAIN = 3,\n};\n\nstruct wmi_pdev_set_regdomain_cmd_10x {\n\t__le32 reg_domain;\n\t__le32 reg_domain_2G;\n\t__le32 reg_domain_5G;\n\t__le32 conformance_test_limit_2G;\n\t__le32 conformance_test_limit_5G;\n\n\t \n\t__le32 dfs_domain;\n} __packed;\n\n \nstruct wmi_pdev_set_quiet_cmd {\n\t \n\t__le32 period;\n\n\t \n\t__le32 duration;\n\n\t \n\t__le32 next_start;\n\n\t \n\t__le32 enabled;\n} __packed;\n\n \nenum ath10k_protmode {\n\tATH10K_PROT_NONE     = 0,     \n\tATH10K_PROT_CTSONLY  = 1,     \n\tATH10K_PROT_RTSCTS   = 2,     \n};\n\nenum wmi_rtscts_profile {\n\tWMI_RTSCTS_FOR_NO_RATESERIES = 0,\n\tWMI_RTSCTS_FOR_SECOND_RATESERIES,\n\tWMI_RTSCTS_ACROSS_SW_RETRIES\n};\n\n#define WMI_RTSCTS_ENABLED\t\t1\n#define WMI_RTSCTS_SET_MASK\t\t0x0f\n#define WMI_RTSCTS_SET_LSB\t\t0\n\n#define WMI_RTSCTS_PROFILE_MASK\t\t0xf0\n#define WMI_RTSCTS_PROFILE_LSB\t\t4\n\nenum wmi_beacon_gen_mode {\n\tWMI_BEACON_STAGGERED_MODE = 0,\n\tWMI_BEACON_BURST_MODE = 1\n};\n\nenum wmi_csa_event_ies_present_flag {\n\tWMI_CSA_IE_PRESENT = 0x00000001,\n\tWMI_XCSA_IE_PRESENT = 0x00000002,\n\tWMI_WBW_IE_PRESENT = 0x00000004,\n\tWMI_CSWARP_IE_PRESENT = 0x00000008,\n};\n\n \nstruct wmi_csa_event {\n\t__le32 i_fc_dur;\n\t \n\t \n\tstruct wmi_mac_addr i_addr1;\n\tstruct wmi_mac_addr i_addr2;\n\t__le32 csa_ie[2];\n\t__le32 xcsa_ie[2];\n\t__le32 wb_ie[2];\n\t__le32 cswarp_ie;\n\t__le32 ies_present_flag;  \n} __packed;\n\n \n#define PDEV_DEFAULT_STATS_UPDATE_PERIOD    500\n#define VDEV_DEFAULT_STATS_UPDATE_PERIOD    500\n#define PEER_DEFAULT_STATS_UPDATE_PERIOD    500\n\nstruct wmi_pdev_param_map {\n\tu32 tx_chain_mask;\n\tu32 rx_chain_mask;\n\tu32 txpower_limit2g;\n\tu32 txpower_limit5g;\n\tu32 txpower_scale;\n\tu32 beacon_gen_mode;\n\tu32 beacon_tx_mode;\n\tu32 resmgr_offchan_mode;\n\tu32 protection_mode;\n\tu32 dynamic_bw;\n\tu32 non_agg_sw_retry_th;\n\tu32 agg_sw_retry_th;\n\tu32 sta_kickout_th;\n\tu32 ac_aggrsize_scaling;\n\tu32 ltr_enable;\n\tu32 ltr_ac_latency_be;\n\tu32 ltr_ac_latency_bk;\n\tu32 ltr_ac_latency_vi;\n\tu32 ltr_ac_latency_vo;\n\tu32 ltr_ac_latency_timeout;\n\tu32 ltr_sleep_override;\n\tu32 ltr_rx_override;\n\tu32 ltr_tx_activity_timeout;\n\tu32 l1ss_enable;\n\tu32 dsleep_enable;\n\tu32 pcielp_txbuf_flush;\n\tu32 pcielp_txbuf_watermark;\n\tu32 pcielp_txbuf_tmo_en;\n\tu32 pcielp_txbuf_tmo_value;\n\tu32 pdev_stats_update_period;\n\tu32 vdev_stats_update_period;\n\tu32 peer_stats_update_period;\n\tu32 bcnflt_stats_update_period;\n\tu32 pmf_qos;\n\tu32 arp_ac_override;\n\tu32 dcs;\n\tu32 ani_enable;\n\tu32 ani_poll_period;\n\tu32 ani_listen_period;\n\tu32 ani_ofdm_level;\n\tu32 ani_cck_level;\n\tu32 dyntxchain;\n\tu32 proxy_sta;\n\tu32 idle_ps_config;\n\tu32 power_gating_sleep;\n\tu32 fast_channel_reset;\n\tu32 burst_dur;\n\tu32 burst_enable;\n\tu32 cal_period;\n\tu32 aggr_burst;\n\tu32 rx_decap_mode;\n\tu32 smart_antenna_default_antenna;\n\tu32 igmpmld_override;\n\tu32 igmpmld_tid;\n\tu32 antenna_gain;\n\tu32 rx_filter;\n\tu32 set_mcast_to_ucast_tid;\n\tu32 proxy_sta_mode;\n\tu32 set_mcast2ucast_mode;\n\tu32 set_mcast2ucast_buffer;\n\tu32 remove_mcast2ucast_buffer;\n\tu32 peer_sta_ps_statechg_enable;\n\tu32 igmpmld_ac_override;\n\tu32 block_interbss;\n\tu32 set_disable_reset_cmdid;\n\tu32 set_msdu_ttl_cmdid;\n\tu32 set_ppdu_duration_cmdid;\n\tu32 txbf_sound_period_cmdid;\n\tu32 set_promisc_mode_cmdid;\n\tu32 set_burst_mode_cmdid;\n\tu32 en_stats;\n\tu32 mu_group_policy;\n\tu32 noise_detection;\n\tu32 noise_threshold;\n\tu32 dpd_enable;\n\tu32 set_mcast_bcast_echo;\n\tu32 atf_strict_sch;\n\tu32 atf_sched_duration;\n\tu32 ant_plzn;\n\tu32 mgmt_retry_limit;\n\tu32 sensitivity_level;\n\tu32 signed_txpower_2g;\n\tu32 signed_txpower_5g;\n\tu32 enable_per_tid_amsdu;\n\tu32 enable_per_tid_ampdu;\n\tu32 cca_threshold;\n\tu32 rts_fixed_rate;\n\tu32 pdev_reset;\n\tu32 wapi_mbssid_offset;\n\tu32 arp_srcaddr;\n\tu32 arp_dstaddr;\n\tu32 enable_btcoex;\n\tu32 rfkill_config;\n\tu32 rfkill_enable;\n\tu32 peer_stats_info_enable;\n};\n\n#define WMI_PDEV_PARAM_UNSUPPORTED 0\n\nenum wmi_pdev_param {\n\t \n\tWMI_PDEV_PARAM_TX_CHAIN_MASK = 0x1,\n\t \n\tWMI_PDEV_PARAM_RX_CHAIN_MASK,\n\t \n\tWMI_PDEV_PARAM_TXPOWER_LIMIT2G,\n\t \n\tWMI_PDEV_PARAM_TXPOWER_LIMIT5G,\n\t \n\tWMI_PDEV_PARAM_TXPOWER_SCALE,\n\t \n\tWMI_PDEV_PARAM_BEACON_GEN_MODE,\n\t \n\tWMI_PDEV_PARAM_BEACON_TX_MODE,\n\t \n\tWMI_PDEV_PARAM_RESMGR_OFFCHAN_MODE,\n\t \n\tWMI_PDEV_PARAM_PROTECTION_MODE,\n\t \n\tWMI_PDEV_PARAM_DYNAMIC_BW,\n\t \n\tWMI_PDEV_PARAM_NON_AGG_SW_RETRY_TH,\n\t \n\tWMI_PDEV_PARAM_AGG_SW_RETRY_TH,\n\t \n\tWMI_PDEV_PARAM_STA_KICKOUT_TH,\n\t \n\tWMI_PDEV_PARAM_AC_AGGRSIZE_SCALING,\n\t \n\tWMI_PDEV_PARAM_LTR_ENABLE,\n\t \n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_BE,\n\t \n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_BK,\n\t \n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_VI,\n\t \n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_VO,\n\t \n\tWMI_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,\n\t \n\tWMI_PDEV_PARAM_LTR_SLEEP_OVERRIDE,\n\t \n\tWMI_PDEV_PARAM_LTR_RX_OVERRIDE,\n\t \n\tWMI_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,\n\t \n\tWMI_PDEV_PARAM_L1SS_ENABLE,\n\t \n\tWMI_PDEV_PARAM_DSLEEP_ENABLE,\n\t \n\tWMI_PDEV_PARAM_PCIELP_TXBUF_FLUSH,\n\t \n\tWMI_PDEV_PARAM_PCIELP_TXBUF_WATERMARK,\n\t \n\tWMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,\n\t \n\tWMI_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,\n\t \n\tWMI_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,\n\t \n\tWMI_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,\n\t \n\tWMI_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,\n\t \n\tWMI_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,\n\t \n\tWMI_PDEV_PARAM_PMF_QOS,\n\t \n\tWMI_PDEV_PARAM_ARP_AC_OVERRIDE,\n\t \n\tWMI_PDEV_PARAM_DCS,\n\t \n\tWMI_PDEV_PARAM_ANI_ENABLE,\n\t \n\tWMI_PDEV_PARAM_ANI_POLL_PERIOD,\n\t \n\tWMI_PDEV_PARAM_ANI_LISTEN_PERIOD,\n\t \n\tWMI_PDEV_PARAM_ANI_OFDM_LEVEL,\n\t \n\tWMI_PDEV_PARAM_ANI_CCK_LEVEL,\n\t \n\tWMI_PDEV_PARAM_DYNTXCHAIN,\n\t \n\tWMI_PDEV_PARAM_PROXY_STA,\n\t \n\tWMI_PDEV_PARAM_IDLE_PS_CONFIG,\n\t \n\tWMI_PDEV_PARAM_POWER_GATING_SLEEP,\n};\n\nenum wmi_10x_pdev_param {\n\t \n\tWMI_10X_PDEV_PARAM_TX_CHAIN_MASK = 0x1,\n\t \n\tWMI_10X_PDEV_PARAM_RX_CHAIN_MASK,\n\t \n\tWMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,\n\t \n\tWMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,\n\t \n\tWMI_10X_PDEV_PARAM_TXPOWER_SCALE,\n\t \n\tWMI_10X_PDEV_PARAM_BEACON_GEN_MODE,\n\t \n\tWMI_10X_PDEV_PARAM_BEACON_TX_MODE,\n\t \n\tWMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,\n\t \n\tWMI_10X_PDEV_PARAM_PROTECTION_MODE,\n\t \n\tWMI_10X_PDEV_PARAM_DYNAMIC_BW,\n\t \n\tWMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,\n\t \n\tWMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,\n\t \n\tWMI_10X_PDEV_PARAM_STA_KICKOUT_TH,\n\t \n\tWMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_ENABLE,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,\n\t \n\tWMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,\n\t \n\tWMI_10X_PDEV_PARAM_L1SS_ENABLE,\n\t \n\tWMI_10X_PDEV_PARAM_DSLEEP_ENABLE,\n\t \n\tWMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,\n\t \n\tWMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,\n\t \n\tWMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,\n\t \n\tWMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,\n\t \n\tWMI_10X_PDEV_PARAM_PMF_QOS,\n\t \n\tWMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,\n\t \n\tWMI_10X_PDEV_PARAM_DCS,\n\t \n\tWMI_10X_PDEV_PARAM_ANI_ENABLE,\n\t \n\tWMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,\n\t \n\tWMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,\n\t \n\tWMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,\n\t \n\tWMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,\n\t \n\tWMI_10X_PDEV_PARAM_DYNTXCHAIN,\n\t \n\tWMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,\n\t \n\tWMI_10X_PDEV_PARAM_BURST_DUR,\n\t \n\tWMI_10X_PDEV_PARAM_BURST_ENABLE,\n\n\t \n\tWMI_10X_PDEV_PARAM_SMART_ANTENNA_DEFAULT_ANTENNA,\n\tWMI_10X_PDEV_PARAM_IGMPMLD_OVERRIDE,\n\tWMI_10X_PDEV_PARAM_IGMPMLD_TID,\n\tWMI_10X_PDEV_PARAM_ANTENNA_GAIN,\n\tWMI_10X_PDEV_PARAM_RX_DECAP_MODE,\n\tWMI_10X_PDEV_PARAM_RX_FILTER,\n\tWMI_10X_PDEV_PARAM_SET_MCAST_TO_UCAST_TID,\n\tWMI_10X_PDEV_PARAM_PROXY_STA_MODE,\n\tWMI_10X_PDEV_PARAM_SET_MCAST2UCAST_MODE,\n\tWMI_10X_PDEV_PARAM_SET_MCAST2UCAST_BUFFER,\n\tWMI_10X_PDEV_PARAM_REMOVE_MCAST2UCAST_BUFFER,\n\tWMI_10X_PDEV_PARAM_PEER_STA_PS_STATECHG_ENABLE,\n\tWMI_10X_PDEV_PARAM_RTS_FIXED_RATE,\n\tWMI_10X_PDEV_PARAM_CAL_PERIOD,\n\tWMI_10X_PDEV_PARAM_ATF_STRICT_SCH,\n\tWMI_10X_PDEV_PARAM_ATF_SCHED_DURATION,\n\tWMI_10X_PDEV_PARAM_SET_PROMISC_MODE_CMDID,\n\tWMI_10X_PDEV_PARAM_PDEV_RESET\n};\n\nenum wmi_10_4_pdev_param {\n\tWMI_10_4_PDEV_PARAM_TX_CHAIN_MASK = 0x1,\n\tWMI_10_4_PDEV_PARAM_RX_CHAIN_MASK,\n\tWMI_10_4_PDEV_PARAM_TXPOWER_LIMIT2G,\n\tWMI_10_4_PDEV_PARAM_TXPOWER_LIMIT5G,\n\tWMI_10_4_PDEV_PARAM_TXPOWER_SCALE,\n\tWMI_10_4_PDEV_PARAM_BEACON_GEN_MODE,\n\tWMI_10_4_PDEV_PARAM_BEACON_TX_MODE,\n\tWMI_10_4_PDEV_PARAM_RESMGR_OFFCHAN_MODE,\n\tWMI_10_4_PDEV_PARAM_PROTECTION_MODE,\n\tWMI_10_4_PDEV_PARAM_DYNAMIC_BW,\n\tWMI_10_4_PDEV_PARAM_NON_AGG_SW_RETRY_TH,\n\tWMI_10_4_PDEV_PARAM_AGG_SW_RETRY_TH,\n\tWMI_10_4_PDEV_PARAM_STA_KICKOUT_TH,\n\tWMI_10_4_PDEV_PARAM_AC_AGGRSIZE_SCALING,\n\tWMI_10_4_PDEV_PARAM_LTR_ENABLE,\n\tWMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BE,\n\tWMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BK,\n\tWMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VI,\n\tWMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VO,\n\tWMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,\n\tWMI_10_4_PDEV_PARAM_LTR_SLEEP_OVERRIDE,\n\tWMI_10_4_PDEV_PARAM_LTR_RX_OVERRIDE,\n\tWMI_10_4_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,\n\tWMI_10_4_PDEV_PARAM_L1SS_ENABLE,\n\tWMI_10_4_PDEV_PARAM_DSLEEP_ENABLE,\n\tWMI_10_4_PDEV_PARAM_PCIELP_TXBUF_FLUSH,\n\tWMI_10_4_PDEV_PARAM_PCIELP_TXBUF_WATERMARK,\n\tWMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,\n\tWMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,\n\tWMI_10_4_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,\n\tWMI_10_4_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,\n\tWMI_10_4_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,\n\tWMI_10_4_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,\n\tWMI_10_4_PDEV_PARAM_PMF_QOS,\n\tWMI_10_4_PDEV_PARAM_ARP_AC_OVERRIDE,\n\tWMI_10_4_PDEV_PARAM_DCS,\n\tWMI_10_4_PDEV_PARAM_ANI_ENABLE,\n\tWMI_10_4_PDEV_PARAM_ANI_POLL_PERIOD,\n\tWMI_10_4_PDEV_PARAM_ANI_LISTEN_PERIOD,\n\tWMI_10_4_PDEV_PARAM_ANI_OFDM_LEVEL,\n\tWMI_10_4_PDEV_PARAM_ANI_CCK_LEVEL,\n\tWMI_10_4_PDEV_PARAM_DYNTXCHAIN,\n\tWMI_10_4_PDEV_PARAM_PROXY_STA,\n\tWMI_10_4_PDEV_PARAM_IDLE_PS_CONFIG,\n\tWMI_10_4_PDEV_PARAM_POWER_GATING_SLEEP,\n\tWMI_10_4_PDEV_PARAM_AGGR_BURST,\n\tWMI_10_4_PDEV_PARAM_RX_DECAP_MODE,\n\tWMI_10_4_PDEV_PARAM_FAST_CHANNEL_RESET,\n\tWMI_10_4_PDEV_PARAM_BURST_DUR,\n\tWMI_10_4_PDEV_PARAM_BURST_ENABLE,\n\tWMI_10_4_PDEV_PARAM_SMART_ANTENNA_DEFAULT_ANTENNA,\n\tWMI_10_4_PDEV_PARAM_IGMPMLD_OVERRIDE,\n\tWMI_10_4_PDEV_PARAM_IGMPMLD_TID,\n\tWMI_10_4_PDEV_PARAM_ANTENNA_GAIN,\n\tWMI_10_4_PDEV_PARAM_RX_FILTER,\n\tWMI_10_4_PDEV_SET_MCAST_TO_UCAST_TID,\n\tWMI_10_4_PDEV_PARAM_PROXY_STA_MODE,\n\tWMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_MODE,\n\tWMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_BUFFER,\n\tWMI_10_4_PDEV_PARAM_REMOVE_MCAST2UCAST_BUFFER,\n\tWMI_10_4_PDEV_PEER_STA_PS_STATECHG_ENABLE,\n\tWMI_10_4_PDEV_PARAM_IGMPMLD_AC_OVERRIDE,\n\tWMI_10_4_PDEV_PARAM_BLOCK_INTERBSS,\n\tWMI_10_4_PDEV_PARAM_SET_DISABLE_RESET_CMDID,\n\tWMI_10_4_PDEV_PARAM_SET_MSDU_TTL_CMDID,\n\tWMI_10_4_PDEV_PARAM_SET_PPDU_DURATION_CMDID,\n\tWMI_10_4_PDEV_PARAM_TXBF_SOUND_PERIOD_CMDID,\n\tWMI_10_4_PDEV_PARAM_SET_PROMISC_MODE_CMDID,\n\tWMI_10_4_PDEV_PARAM_SET_BURST_MODE_CMDID,\n\tWMI_10_4_PDEV_PARAM_EN_STATS,\n\tWMI_10_4_PDEV_PARAM_MU_GROUP_POLICY,\n\tWMI_10_4_PDEV_PARAM_NOISE_DETECTION,\n\tWMI_10_4_PDEV_PARAM_NOISE_THRESHOLD,\n\tWMI_10_4_PDEV_PARAM_DPD_ENABLE,\n\tWMI_10_4_PDEV_PARAM_SET_MCAST_BCAST_ECHO,\n\tWMI_10_4_PDEV_PARAM_ATF_STRICT_SCH,\n\tWMI_10_4_PDEV_PARAM_ATF_SCHED_DURATION,\n\tWMI_10_4_PDEV_PARAM_ANT_PLZN,\n\tWMI_10_4_PDEV_PARAM_MGMT_RETRY_LIMIT,\n\tWMI_10_4_PDEV_PARAM_SENSITIVITY_LEVEL,\n\tWMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_2G,\n\tWMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_5G,\n\tWMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMSDU,\n\tWMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMPDU,\n\tWMI_10_4_PDEV_PARAM_CCA_THRESHOLD,\n\tWMI_10_4_PDEV_PARAM_RTS_FIXED_RATE,\n\tWMI_10_4_PDEV_PARAM_CAL_PERIOD,\n\tWMI_10_4_PDEV_PARAM_PDEV_RESET,\n\tWMI_10_4_PDEV_PARAM_WAPI_MBSSID_OFFSET,\n\tWMI_10_4_PDEV_PARAM_ARP_SRCADDR,\n\tWMI_10_4_PDEV_PARAM_ARP_DSTADDR,\n\tWMI_10_4_PDEV_PARAM_TXPOWER_DECR_DB,\n\tWMI_10_4_PDEV_PARAM_RX_BATCHMODE,\n\tWMI_10_4_PDEV_PARAM_PACKET_AGGR_DELAY,\n\tWMI_10_4_PDEV_PARAM_ATF_OBSS_NOISE_SCH,\n\tWMI_10_4_PDEV_PARAM_ATF_OBSS_NOISE_SCALING_FACTOR,\n\tWMI_10_4_PDEV_PARAM_CUST_TXPOWER_SCALE,\n\tWMI_10_4_PDEV_PARAM_ATF_DYNAMIC_ENABLE,\n\tWMI_10_4_PDEV_PARAM_ATF_SSID_GROUP_POLICY,\n\tWMI_10_4_PDEV_PARAM_ENABLE_BTCOEX,\n};\n\nstruct wmi_pdev_set_param_cmd {\n\t__le32 param_id;\n\t__le32 param_value;\n} __packed;\n\nstruct wmi_pdev_set_base_macaddr_cmd {\n\tstruct wmi_mac_addr mac_addr;\n} __packed;\n\n \n#define WMI_PDEV_PARAM_CAL_PERIOD_MAX 60000\n\nstruct wmi_pdev_get_tpc_config_cmd {\n\t \n\t__le32 param;\n} __packed;\n\n#define WMI_TPC_CONFIG_PARAM\t\t1\n#define WMI_TPC_FINAL_RATE_MAX\t\t240\n#define WMI_TPC_TX_N_CHAIN\t\t4\n#define WMI_TPC_RATE_MAX               (WMI_TPC_TX_N_CHAIN * 65)\n#define WMI_TPC_PREAM_TABLE_MAX\t\t10\n#define WMI_TPC_FLAG\t\t\t3\n#define WMI_TPC_BUF_SIZE\t\t10\n#define WMI_TPC_BEAMFORMING\t\t2\n\nenum wmi_tpc_table_type {\n\tWMI_TPC_TABLE_TYPE_CDD = 0,\n\tWMI_TPC_TABLE_TYPE_STBC = 1,\n\tWMI_TPC_TABLE_TYPE_TXBF = 2,\n};\n\nenum wmi_tpc_config_event_flag {\n\tWMI_TPC_CONFIG_EVENT_FLAG_TABLE_CDD\t= 0x1,\n\tWMI_TPC_CONFIG_EVENT_FLAG_TABLE_STBC\t= 0x2,\n\tWMI_TPC_CONFIG_EVENT_FLAG_TABLE_TXBF\t= 0x4,\n};\n\nstruct wmi_pdev_tpc_config_event {\n\t__le32 reg_domain;\n\t__le32 chan_freq;\n\t__le32 phy_mode;\n\t__le32 twice_antenna_reduction;\n\t__le32 twice_max_rd_power;\n\ta_sle32 twice_antenna_gain;\n\t__le32 power_limit;\n\t__le32 rate_max;\n\t__le32 num_tx_chain;\n\t__le32 ctl;\n\t__le32 flags;\n\ts8 max_reg_allow_pow[WMI_TPC_TX_N_CHAIN];\n\ts8 max_reg_allow_pow_agcdd[WMI_TPC_TX_N_CHAIN][WMI_TPC_TX_N_CHAIN];\n\ts8 max_reg_allow_pow_agstbc[WMI_TPC_TX_N_CHAIN][WMI_TPC_TX_N_CHAIN];\n\ts8 max_reg_allow_pow_agtxbf[WMI_TPC_TX_N_CHAIN][WMI_TPC_TX_N_CHAIN];\n\tu8 rates_array[WMI_TPC_RATE_MAX];\n} __packed;\n\n \nenum wmi_tp_scale {\n\tWMI_TP_SCALE_MAX    = 0,\t \n\tWMI_TP_SCALE_50     = 1,\t \n\tWMI_TP_SCALE_25     = 2,\t \n\tWMI_TP_SCALE_12     = 3,\t \n\tWMI_TP_SCALE_MIN    = 4,\t \n\tWMI_TP_SCALE_SIZE   = 5,\t \n};\n\nstruct wmi_pdev_tpc_final_table_event {\n\t__le32 reg_domain;\n\t__le32 chan_freq;\n\t__le32 phy_mode;\n\t__le32 twice_antenna_reduction;\n\t__le32 twice_max_rd_power;\n\ta_sle32 twice_antenna_gain;\n\t__le32 power_limit;\n\t__le32 rate_max;\n\t__le32 num_tx_chain;\n\t__le32 ctl;\n\t__le32 flags;\n\ts8 max_reg_allow_pow[WMI_TPC_TX_N_CHAIN];\n\ts8 max_reg_allow_pow_agcdd[WMI_TPC_TX_N_CHAIN][WMI_TPC_TX_N_CHAIN];\n\ts8 max_reg_allow_pow_agstbc[WMI_TPC_TX_N_CHAIN][WMI_TPC_TX_N_CHAIN];\n\ts8 max_reg_allow_pow_agtxbf[WMI_TPC_TX_N_CHAIN][WMI_TPC_TX_N_CHAIN];\n\tu8 rates_array[WMI_TPC_FINAL_RATE_MAX];\n\tu8 ctl_power_table[WMI_TPC_BEAMFORMING][WMI_TPC_TX_N_CHAIN]\n\t   [WMI_TPC_TX_N_CHAIN];\n} __packed;\n\nstruct wmi_pdev_get_tpc_table_cmd {\n\t__le32 param;\n} __packed;\n\nenum wmi_tpc_pream_2ghz {\n\tWMI_TPC_PREAM_2GHZ_CCK = 0,\n\tWMI_TPC_PREAM_2GHZ_OFDM,\n\tWMI_TPC_PREAM_2GHZ_HT20,\n\tWMI_TPC_PREAM_2GHZ_HT40,\n\tWMI_TPC_PREAM_2GHZ_VHT20,\n\tWMI_TPC_PREAM_2GHZ_VHT40,\n\tWMI_TPC_PREAM_2GHZ_VHT80,\n};\n\nenum wmi_tpc_pream_5ghz {\n\tWMI_TPC_PREAM_5GHZ_OFDM = 1,\n\tWMI_TPC_PREAM_5GHZ_HT20,\n\tWMI_TPC_PREAM_5GHZ_HT40,\n\tWMI_TPC_PREAM_5GHZ_VHT20,\n\tWMI_TPC_PREAM_5GHZ_VHT40,\n\tWMI_TPC_PREAM_5GHZ_VHT80,\n\tWMI_TPC_PREAM_5GHZ_HTCUP,\n};\n\n#define\tWMI_PEER_PS_STATE_DISABLED\t2\n\nstruct wmi_peer_sta_ps_state_chg_event {\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 peer_ps_state;\n} __packed;\n\nstruct wmi_pdev_chanlist_update_event {\n\t \n\t__le32 num_chan;\n\t \n\tstruct wmi_channel channel_list[1];\n} __packed;\n\n#define WMI_MAX_DEBUG_MESG (sizeof(u32) * 32)\n\nstruct wmi_debug_mesg_event {\n\t \n\tchar bufp[WMI_MAX_DEBUG_MESG];\n} __packed;\n\nenum {\n\t \n\tVDEV_SUBTYPE_P2PDEV = 0,\n\t \n\tVDEV_SUBTYPE_P2PCLI,\n\t \n\tVDEV_SUBTYPE_P2PGO,\n\t \n\tVDEV_SUBTYPE_BT,\n};\n\nstruct wmi_pdev_set_channel_cmd {\n\t \n\tstruct wmi_channel chan;\n} __packed;\n\nstruct wmi_pdev_pktlog_enable_cmd {\n\t__le32 ev_bitmap;\n} __packed;\n\n \n#define WMI_DSCP_MAP_MAX    (64)\nstruct wmi_pdev_set_dscp_tid_map_cmd {\n\t \n\t__le32 dscp_to_tid_map[WMI_DSCP_MAP_MAX];\n} __packed;\n\nenum mcast_bcast_rate_id {\n\tWMI_SET_MCAST_RATE,\n\tWMI_SET_BCAST_RATE\n};\n\nstruct mcast_bcast_rate {\n\tenum mcast_bcast_rate_id rate_id;\n\t__le32 rate;\n} __packed;\n\nstruct wmi_wmm_params {\n\t__le32 cwmin;\n\t__le32 cwmax;\n\t__le32 aifs;\n\t__le32 txop;\n\t__le32 acm;\n\t__le32 no_ack;\n} __packed;\n\nstruct wmi_pdev_set_wmm_params {\n\tstruct wmi_wmm_params ac_be;\n\tstruct wmi_wmm_params ac_bk;\n\tstruct wmi_wmm_params ac_vi;\n\tstruct wmi_wmm_params ac_vo;\n} __packed;\n\nstruct wmi_wmm_params_arg {\n\tu32 cwmin;\n\tu32 cwmax;\n\tu32 aifs;\n\tu32 txop;\n\tu32 acm;\n\tu32 no_ack;\n};\n\nstruct wmi_wmm_params_all_arg {\n\tstruct wmi_wmm_params_arg ac_be;\n\tstruct wmi_wmm_params_arg ac_bk;\n\tstruct wmi_wmm_params_arg ac_vi;\n\tstruct wmi_wmm_params_arg ac_vo;\n};\n\nstruct wmi_pdev_stats_tx {\n\t \n\t__le32 comp_queued;\n\n\t \n\t__le32 comp_delivered;\n\n\t \n\t__le32 msdu_enqued;\n\n\t \n\t__le32 mpdu_enqued;\n\n\t \n\t__le32 wmm_drop;\n\n\t \n\t__le32 local_enqued;\n\n\t \n\t__le32 local_freed;\n\n\t \n\t__le32 hw_queued;\n\n\t \n\t__le32 hw_reaped;\n\n\t \n\t__le32 underrun;\n\n\t \n\t__le32 tx_abort;\n\n\t \n\t__le32 mpdus_requeued;\n\n\t \n\t__le32 tx_ko;\n\n\t \n\t__le32 data_rc;\n\n\t \n\t__le32 self_triggers;\n\n\t \n\t__le32 sw_retry_failure;\n\n\t \n\t__le32 illgl_rate_phy_err;\n\n\t \n\t__le32 pdev_cont_xretry;\n\n\t \n\t__le32 pdev_tx_timeout;\n\n\t \n\t__le32 pdev_resets;\n\n\t \n\t__le32 stateless_tid_alloc_failure;\n\n\t__le32 phy_underrun;\n\n\t \n\t__le32 txop_ovf;\n} __packed;\n\nstruct wmi_10_4_pdev_stats_tx {\n\t \n\t__le32 comp_queued;\n\n\t \n\t__le32 comp_delivered;\n\n\t \n\t__le32 msdu_enqued;\n\n\t \n\t__le32 mpdu_enqued;\n\n\t \n\t__le32 wmm_drop;\n\n\t \n\t__le32 local_enqued;\n\n\t \n\t__le32 local_freed;\n\n\t \n\t__le32 hw_queued;\n\n\t \n\t__le32 hw_reaped;\n\n\t \n\t__le32 underrun;\n\n\t \n\t__le32  hw_paused;\n\n\t \n\t__le32 tx_abort;\n\n\t \n\t__le32 mpdus_requeued;\n\n\t \n\t__le32 tx_ko;\n\n\t \n\t__le32 data_rc;\n\n\t \n\t__le32 self_triggers;\n\n\t \n\t__le32 sw_retry_failure;\n\n\t \n\t__le32 illgl_rate_phy_err;\n\n\t \n\t__le32 pdev_cont_xretry;\n\n\t \n\t__le32 pdev_tx_timeout;\n\n\t \n\t__le32 pdev_resets;\n\n\t \n\t__le32 stateless_tid_alloc_failure;\n\n\t__le32 phy_underrun;\n\n\t \n\t__le32 txop_ovf;\n\n\t \n\t__le32 seq_posted;\n\n\t \n\t__le32 seq_failed_queueing;\n\n\t \n\t__le32 seq_completed;\n\n\t \n\t__le32 seq_restarted;\n\n\t \n\t__le32 mu_seq_posted;\n\n\t \n\t__le32 mpdus_sw_flush;\n\n\t \n\t__le32 mpdus_hw_filter;\n\n\t \n\t__le32 mpdus_truncated;\n\n\t \n\t__le32 mpdus_ack_failed;\n\n\t \n\t__le32 mpdus_expired;\n} __packed;\n\nstruct wmi_pdev_stats_rx {\n\t \n\t__le32 mid_ppdu_route_change;\n\n\t \n\t__le32 status_rcvd;\n\n\t \n\t__le32 r0_frags;\n\t__le32 r1_frags;\n\t__le32 r2_frags;\n\t__le32 r3_frags;\n\n\t \n\t__le32 htt_msdus;\n\t__le32 htt_mpdus;\n\n\t \n\t__le32 loc_msdus;\n\t__le32 loc_mpdus;\n\n\t \n\t__le32 oversize_amsdu;\n\n\t \n\t__le32 phy_errs;\n\n\t \n\t__le32 phy_err_drop;\n\n\t \n\t__le32 mpdu_errs;\n} __packed;\n\nstruct wmi_pdev_stats_peer {\n\t \n\t__le32 dummy;\n} __packed;\n\nenum wmi_stats_id {\n\tWMI_STAT_PEER = BIT(0),\n\tWMI_STAT_AP = BIT(1),\n\tWMI_STAT_PDEV = BIT(2),\n\tWMI_STAT_VDEV = BIT(3),\n\tWMI_STAT_BCNFLT = BIT(4),\n\tWMI_STAT_VDEV_RATE = BIT(5),\n};\n\nenum wmi_10_4_stats_id {\n\tWMI_10_4_STAT_PEER\t\t= BIT(0),\n\tWMI_10_4_STAT_AP\t\t= BIT(1),\n\tWMI_10_4_STAT_INST\t\t= BIT(2),\n\tWMI_10_4_STAT_PEER_EXTD\t\t= BIT(3),\n\tWMI_10_4_STAT_VDEV_EXTD\t\t= BIT(4),\n};\n\nenum wmi_tlv_stats_id {\n\tWMI_TLV_STAT_PEER\t= BIT(0),\n\tWMI_TLV_STAT_AP\t\t= BIT(1),\n\tWMI_TLV_STAT_PDEV\t= BIT(2),\n\tWMI_TLV_STAT_VDEV\t= BIT(3),\n\tWMI_TLV_STAT_PEER_EXTD  = BIT(10),\n};\n\nstruct wlan_inst_rssi_args {\n\t__le16 cfg_retry_count;\n\t__le16 retry_count;\n};\n\nstruct wmi_request_stats_cmd {\n\t__le32 stats_id;\n\n\t__le32 vdev_id;\n\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\n\t \n\tstruct wlan_inst_rssi_args inst_rssi_args;\n} __packed;\n\nenum wmi_peer_stats_info_request_type {\n\t \n\tWMI_REQUEST_ONE_PEER_STATS_INFO = 0x01,\n\t \n\tWMI_REQUEST_VDEV_ALL_PEER_STATS_INFO = 0x02,\n};\n\n \nenum {\n\t \n\tWMI_PDEV_SUSPEND,\n\n\t \n\tWMI_PDEV_SUSPEND_AND_DISABLE_INTR,\n};\n\nstruct wmi_pdev_suspend_cmd {\n\t \n\t__le32 suspend_opt;\n} __packed;\n\nstruct wmi_stats_event {\n\t__le32 stats_id;  \n\t \n\t__le32 num_pdev_stats;\n\t \n\t__le32 num_vdev_stats;\n\t \n\t__le32 num_peer_stats;\n\t__le32 num_bcnflt_stats;\n\t \n\tu8 data[];\n} __packed;\n\nstruct wmi_10_2_stats_event {\n\t__le32 stats_id;  \n\t__le32 num_pdev_stats;\n\t__le32 num_pdev_ext_stats;\n\t__le32 num_vdev_stats;\n\t__le32 num_peer_stats;\n\t__le32 num_bcnflt_stats;\n\tu8 data[];\n} __packed;\n\n \nstruct wmi_pdev_stats_base {\n\t__le32 chan_nf;\n\t__le32 tx_frame_count;  \n\t__le32 rx_frame_count;  \n\t__le32 rx_clear_count;  \n\t__le32 cycle_count;  \n\t__le32 phy_err_count;\n\t__le32 chan_tx_pwr;\n} __packed;\n\nstruct wmi_pdev_stats {\n\tstruct wmi_pdev_stats_base base;\n\tstruct wmi_pdev_stats_tx tx;\n\tstruct wmi_pdev_stats_rx rx;\n\tstruct wmi_pdev_stats_peer peer;\n} __packed;\n\nstruct wmi_pdev_stats_extra {\n\t__le32 ack_rx_bad;\n\t__le32 rts_bad;\n\t__le32 rts_good;\n\t__le32 fcs_bad;\n\t__le32 no_beacons;\n\t__le32 mib_int_count;\n} __packed;\n\nstruct wmi_10x_pdev_stats {\n\tstruct wmi_pdev_stats_base base;\n\tstruct wmi_pdev_stats_tx tx;\n\tstruct wmi_pdev_stats_rx rx;\n\tstruct wmi_pdev_stats_peer peer;\n\tstruct wmi_pdev_stats_extra extra;\n} __packed;\n\nstruct wmi_pdev_stats_mem {\n\t__le32 dram_free;\n\t__le32 iram_free;\n} __packed;\n\nstruct wmi_10_2_pdev_stats {\n\tstruct wmi_pdev_stats_base base;\n\tstruct wmi_pdev_stats_tx tx;\n\t__le32 mc_drop;\n\tstruct wmi_pdev_stats_rx rx;\n\t__le32 pdev_rx_timeout;\n\tstruct wmi_pdev_stats_mem mem;\n\tstruct wmi_pdev_stats_peer peer;\n\tstruct wmi_pdev_stats_extra extra;\n} __packed;\n\nstruct wmi_10_4_pdev_stats {\n\tstruct wmi_pdev_stats_base base;\n\tstruct wmi_10_4_pdev_stats_tx tx;\n\tstruct wmi_pdev_stats_rx rx;\n\t__le32 rx_ovfl_errs;\n\tstruct wmi_pdev_stats_mem mem;\n\t__le32 sram_free_size;\n\tstruct wmi_pdev_stats_extra extra;\n} __packed;\n\n \n\n#define WMI_VDEV_STATS_FTM_COUNT_VALID\tBIT(31)\n#define WMI_VDEV_STATS_FTM_COUNT_LSB\t0\n#define WMI_VDEV_STATS_FTM_COUNT_MASK\t0x7fffffff\n\nstruct wmi_vdev_stats {\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_stats_extd {\n\t__le32 vdev_id;\n\t__le32 ppdu_aggr_cnt;\n\t__le32 ppdu_noack;\n\t__le32 mpdu_queued;\n\t__le32 ppdu_nonaggr_cnt;\n\t__le32 mpdu_sw_requeued;\n\t__le32 mpdu_suc_retry;\n\t__le32 mpdu_suc_multitry;\n\t__le32 mpdu_fail_retry;\n\t__le32 tx_ftm_suc;\n\t__le32 tx_ftm_suc_retry;\n\t__le32 tx_ftm_fail;\n\t__le32 rx_ftmr_cnt;\n\t__le32 rx_ftmr_dup_cnt;\n\t__le32 rx_iftmr_cnt;\n\t__le32 rx_iftmr_dup_cnt;\n\t__le32 reserved[6];\n} __packed;\n\n \nstruct wmi_peer_stats {\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 peer_rssi;\n\t__le32 peer_tx_rate;\n} __packed;\n\nstruct wmi_10x_peer_stats {\n\tstruct wmi_peer_stats old;\n\t__le32 peer_rx_rate;\n} __packed;\n\nstruct wmi_10_2_peer_stats {\n\tstruct wmi_peer_stats old;\n\t__le32 peer_rx_rate;\n\t__le32 current_per;\n\t__le32 retries;\n\t__le32 tx_rate_count;\n\t__le32 max_4ms_frame_len;\n\t__le32 total_sub_frames;\n\t__le32 tx_bytes;\n\t__le32 num_pkt_loss_overflow[4];\n\t__le32 num_pkt_loss_excess_retry[4];\n} __packed;\n\nstruct wmi_10_2_4_peer_stats {\n\tstruct wmi_10_2_peer_stats common;\n\t__le32 peer_rssi_changed;\n} __packed;\n\nstruct wmi_10_2_4_ext_peer_stats {\n\tstruct wmi_10_2_peer_stats common;\n\t__le32 peer_rssi_changed;\n\t__le32 rx_duration;\n} __packed;\n\nstruct wmi_10_4_peer_stats {\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 peer_rssi;\n\t__le32 peer_rssi_seq_num;\n\t__le32 peer_tx_rate;\n\t__le32 peer_rx_rate;\n\t__le32 current_per;\n\t__le32 retries;\n\t__le32 tx_rate_count;\n\t__le32 max_4ms_frame_len;\n\t__le32 total_sub_frames;\n\t__le32 tx_bytes;\n\t__le32 num_pkt_loss_overflow[4];\n\t__le32 num_pkt_loss_excess_retry[4];\n\t__le32 peer_rssi_changed;\n} __packed;\n\nstruct wmi_10_4_peer_extd_stats {\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 inactive_time;\n\t__le32 peer_chain_rssi;\n\t__le32 rx_duration;\n\t__le32 reserved[10];\n} __packed;\n\nstruct wmi_10_4_bss_bcn_stats {\n\t__le32 vdev_id;\n\t__le32 bss_bcns_dropped;\n\t__le32 bss_bcn_delivered;\n} __packed;\n\nstruct wmi_10_4_bss_bcn_filter_stats {\n\t__le32 bcns_dropped;\n\t__le32 bcns_delivered;\n\t__le32 active_filters;\n\tstruct wmi_10_4_bss_bcn_stats bss_stats;\n} __packed;\n\nstruct wmi_10_2_pdev_ext_stats {\n\t__le32 rx_rssi_comb;\n\t__le32 rx_rssi[4];\n\t__le32 rx_mcs[10];\n\t__le32 tx_mcs[10];\n\t__le32 ack_rssi;\n} __packed;\n\nstruct wmi_vdev_create_cmd {\n\t__le32 vdev_id;\n\t__le32 vdev_type;\n\t__le32 vdev_subtype;\n\tstruct wmi_mac_addr vdev_macaddr;\n} __packed;\n\nenum wmi_vdev_type {\n\tWMI_VDEV_TYPE_AP      = 1,\n\tWMI_VDEV_TYPE_STA     = 2,\n\tWMI_VDEV_TYPE_IBSS    = 3,\n\tWMI_VDEV_TYPE_MONITOR = 4,\n};\n\nenum wmi_vdev_subtype {\n\tWMI_VDEV_SUBTYPE_NONE,\n\tWMI_VDEV_SUBTYPE_P2P_DEVICE,\n\tWMI_VDEV_SUBTYPE_P2P_CLIENT,\n\tWMI_VDEV_SUBTYPE_P2P_GO,\n\tWMI_VDEV_SUBTYPE_PROXY_STA,\n\tWMI_VDEV_SUBTYPE_MESH_11S,\n\tWMI_VDEV_SUBTYPE_MESH_NON_11S,\n};\n\nenum wmi_vdev_subtype_legacy {\n\tWMI_VDEV_SUBTYPE_LEGACY_NONE      = 0,\n\tWMI_VDEV_SUBTYPE_LEGACY_P2P_DEV   = 1,\n\tWMI_VDEV_SUBTYPE_LEGACY_P2P_CLI   = 2,\n\tWMI_VDEV_SUBTYPE_LEGACY_P2P_GO    = 3,\n\tWMI_VDEV_SUBTYPE_LEGACY_PROXY_STA = 4,\n};\n\nenum wmi_vdev_subtype_10_2_4 {\n\tWMI_VDEV_SUBTYPE_10_2_4_NONE      = 0,\n\tWMI_VDEV_SUBTYPE_10_2_4_P2P_DEV   = 1,\n\tWMI_VDEV_SUBTYPE_10_2_4_P2P_CLI   = 2,\n\tWMI_VDEV_SUBTYPE_10_2_4_P2P_GO    = 3,\n\tWMI_VDEV_SUBTYPE_10_2_4_PROXY_STA = 4,\n\tWMI_VDEV_SUBTYPE_10_2_4_MESH_11S  = 5,\n};\n\nenum wmi_vdev_subtype_10_4 {\n\tWMI_VDEV_SUBTYPE_10_4_NONE         = 0,\n\tWMI_VDEV_SUBTYPE_10_4_P2P_DEV      = 1,\n\tWMI_VDEV_SUBTYPE_10_4_P2P_CLI      = 2,\n\tWMI_VDEV_SUBTYPE_10_4_P2P_GO       = 3,\n\tWMI_VDEV_SUBTYPE_10_4_PROXY_STA    = 4,\n\tWMI_VDEV_SUBTYPE_10_4_MESH_NON_11S = 5,\n\tWMI_VDEV_SUBTYPE_10_4_MESH_11S     = 6,\n};\n\n \n\n \n \n#define WMI_VDEV_START_HIDDEN_SSID  (1 << 0)\n \n#define WMI_VDEV_START_PMF_ENABLED  (1 << 1)\n\nstruct wmi_p2p_noa_descriptor {\n\t__le32 type_count;  \n\t__le32 duration;   \n\t__le32 interval;    \n\t__le32 start_time;  \n} __packed;\n\nstruct wmi_vdev_start_request_cmd {\n\t \n\tstruct wmi_channel chan;\n\t \n\t__le32 vdev_id;\n\t \n\t__le32 requestor_id;\n\t \n\t__le32 beacon_interval;\n\t \n\t__le32 dtim_period;\n\t \n\t__le32 flags;\n\t \n\tstruct wmi_ssid ssid;\n\t \n\t__le32 bcn_tx_rate;\n\t \n\t__le32 bcn_tx_power;\n\t \n\t__le32 num_noa_descriptors;\n\t \n\t__le32 disable_hw_ack;\n\t \n\tstruct wmi_p2p_noa_descriptor noa_descriptors[2];\n} __packed;\n\nstruct wmi_vdev_restart_request_cmd {\n\tstruct wmi_vdev_start_request_cmd vdev_start_request_cmd;\n} __packed;\n\nstruct wmi_vdev_start_request_arg {\n\tu32 vdev_id;\n\tstruct wmi_channel_arg channel;\n\tu32 bcn_intval;\n\tu32 dtim_period;\n\tu8 *ssid;\n\tu32 ssid_len;\n\tu32 bcn_tx_rate;\n\tu32 bcn_tx_power;\n\tbool disable_hw_ack;\n\tbool hidden_ssid;\n\tbool pmf_enabled;\n};\n\nstruct wmi_vdev_delete_cmd {\n\t \n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_up_cmd {\n\t__le32 vdev_id;\n\t__le32 vdev_assoc_id;\n\tstruct wmi_mac_addr vdev_bssid;\n} __packed;\n\nstruct wmi_vdev_stop_cmd {\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_down_cmd {\n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_standby_response_cmd {\n\t \n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_resume_response_cmd {\n\t \n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_set_param_cmd {\n\t__le32 vdev_id;\n\t__le32 param_id;\n\t__le32 param_value;\n} __packed;\n\n#define WMI_MAX_KEY_INDEX   3\n#define WMI_MAX_KEY_LEN     32\n\n#define WMI_KEY_PAIRWISE 0x00\n#define WMI_KEY_GROUP    0x01\n#define WMI_KEY_TX_USAGE 0x02  \n\nstruct wmi_key_seq_counter {\n\t__le32 key_seq_counter_l;\n\t__le32 key_seq_counter_h;\n} __packed;\n\nenum wmi_cipher_suites {\n\tWMI_CIPHER_NONE,\n\tWMI_CIPHER_WEP,\n\tWMI_CIPHER_TKIP,\n\tWMI_CIPHER_AES_OCB,\n\tWMI_CIPHER_AES_CCM,\n\tWMI_CIPHER_WAPI,\n\tWMI_CIPHER_CKIP,\n\tWMI_CIPHER_AES_CMAC,\n\tWMI_CIPHER_AES_GCM,\n};\n\nenum wmi_tlv_cipher_suites {\n\tWMI_TLV_CIPHER_NONE,\n\tWMI_TLV_CIPHER_WEP,\n\tWMI_TLV_CIPHER_TKIP,\n\tWMI_TLV_CIPHER_AES_OCB,\n\tWMI_TLV_CIPHER_AES_CCM,\n\tWMI_TLV_CIPHER_WAPI,\n\tWMI_TLV_CIPHER_CKIP,\n\tWMI_TLV_CIPHER_AES_CMAC,\n\tWMI_TLV_CIPHER_ANY,\n\tWMI_TLV_CIPHER_AES_GCM,\n};\n\nstruct wmi_vdev_install_key_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 key_idx;\n\t__le32 key_flags;\n\t__le32 key_cipher;  \n\tstruct wmi_key_seq_counter key_rsc_counter;\n\tstruct wmi_key_seq_counter key_global_rsc_counter;\n\tstruct wmi_key_seq_counter key_tsc_counter;\n\tu8 wpi_key_rsc_counter[16];\n\tu8 wpi_key_tsc_counter[16];\n\t__le32 key_len;\n\t__le32 key_txmic_len;\n\t__le32 key_rxmic_len;\n\n\t \n\tu8 key_data[];\n} __packed;\n\nstruct wmi_vdev_install_key_arg {\n\tu32 vdev_id;\n\tconst u8 *macaddr;\n\tu32 key_idx;\n\tu32 key_flags;\n\tu32 key_cipher;\n\tu32 key_len;\n\tu32 key_txmic_len;\n\tu32 key_rxmic_len;\n\tconst void *key_data;\n};\n\n \n\n \nenum wmi_rate_preamble {\n\tWMI_RATE_PREAMBLE_OFDM,\n\tWMI_RATE_PREAMBLE_CCK,\n\tWMI_RATE_PREAMBLE_HT,\n\tWMI_RATE_PREAMBLE_VHT,\n};\n\n#define ATH10K_HW_NSS(rate)\t\t(1 + (((rate) >> 4) & 0x3))\n#define ATH10K_HW_PREAMBLE(rate)\t(((rate) >> 6) & 0x3)\n#define ATH10K_HW_MCS_RATE(rate)\t((rate) & 0xf)\n#define ATH10K_HW_LEGACY_RATE(rate)\t((rate) & 0x3f)\n#define ATH10K_HW_BW(flags)\t\t(((flags) >> 3) & 0x3)\n#define ATH10K_HW_GI(flags)\t\t(((flags) >> 5) & 0x1)\n#define ATH10K_HW_RATECODE(rate, nss, preamble) \\\n\t(((preamble) << 6) | ((nss) << 4) | (rate))\n#define ATH10K_HW_AMPDU(flags)\t\t((flags) & 0x1)\n#define ATH10K_HW_BA_FAIL(flags)\t(((flags) >> 1) & 0x3)\n#define ATH10K_FW_SKIPPED_RATE_CTRL(flags)\t(((flags) >> 6) & 0x1)\n\n#define ATH10K_VHT_MCS_NUM\t10\n#define ATH10K_BW_NUM\t\t6\n#define ATH10K_NSS_NUM\t\t4\n#define ATH10K_LEGACY_NUM\t12\n#define ATH10K_GI_NUM\t\t2\n#define ATH10K_HT_MCS_NUM\t32\n#define ATH10K_RATE_TABLE_NUM\t320\n#define ATH10K_RATE_INFO_FLAGS_SGI_BIT\t2\n\n \n#define WMI_FIXED_RATE_NONE    (0xff)\n\nstruct wmi_peer_param_map {\n\tu32 smps_state;\n\tu32 ampdu;\n\tu32 authorize;\n\tu32 chan_width;\n\tu32 nss;\n\tu32 use_4addr;\n\tu32 membership;\n\tu32 use_fixed_power;\n\tu32 user_pos;\n\tu32 crit_proto_hint_enabled;\n\tu32 tx_fail_cnt_thr;\n\tu32 set_hw_retry_cts2s;\n\tu32 ibss_atim_win_len;\n\tu32 debug;\n\tu32 phymode;\n\tu32 dummy_var;\n};\n\nstruct wmi_vdev_param_map {\n\tu32 rts_threshold;\n\tu32 fragmentation_threshold;\n\tu32 beacon_interval;\n\tu32 listen_interval;\n\tu32 multicast_rate;\n\tu32 mgmt_tx_rate;\n\tu32 slot_time;\n\tu32 preamble;\n\tu32 swba_time;\n\tu32 wmi_vdev_stats_update_period;\n\tu32 wmi_vdev_pwrsave_ageout_time;\n\tu32 wmi_vdev_host_swba_interval;\n\tu32 dtim_period;\n\tu32 wmi_vdev_oc_scheduler_air_time_limit;\n\tu32 wds;\n\tu32 atim_window;\n\tu32 bmiss_count_max;\n\tu32 bmiss_first_bcnt;\n\tu32 bmiss_final_bcnt;\n\tu32 feature_wmm;\n\tu32 chwidth;\n\tu32 chextoffset;\n\tu32 disable_htprotection;\n\tu32 sta_quickkickout;\n\tu32 mgmt_rate;\n\tu32 protection_mode;\n\tu32 fixed_rate;\n\tu32 sgi;\n\tu32 ldpc;\n\tu32 tx_stbc;\n\tu32 rx_stbc;\n\tu32 intra_bss_fwd;\n\tu32 def_keyid;\n\tu32 nss;\n\tu32 bcast_data_rate;\n\tu32 mcast_data_rate;\n\tu32 mcast_indicate;\n\tu32 dhcp_indicate;\n\tu32 unknown_dest_indicate;\n\tu32 ap_keepalive_min_idle_inactive_time_secs;\n\tu32 ap_keepalive_max_idle_inactive_time_secs;\n\tu32 ap_keepalive_max_unresponsive_time_secs;\n\tu32 ap_enable_nawds;\n\tu32 mcast2ucast_set;\n\tu32 enable_rtscts;\n\tu32 txbf;\n\tu32 packet_powersave;\n\tu32 drop_unencry;\n\tu32 tx_encap_type;\n\tu32 ap_detect_out_of_sync_sleeping_sta_time_secs;\n\tu32 rc_num_retries;\n\tu32 cabq_maxdur;\n\tu32 mfptest_set;\n\tu32 rts_fixed_rate;\n\tu32 vht_sgimask;\n\tu32 vht80_ratemask;\n\tu32 early_rx_adjust_enable;\n\tu32 early_rx_tgt_bmiss_num;\n\tu32 early_rx_bmiss_sample_cycle;\n\tu32 early_rx_slop_step;\n\tu32 early_rx_init_slop;\n\tu32 early_rx_adjust_pause;\n\tu32 proxy_sta;\n\tu32 meru_vc;\n\tu32 rx_decap_type;\n\tu32 bw_nss_ratemask;\n\tu32 inc_tsf;\n\tu32 dec_tsf;\n\tu32 disable_4addr_src_lrn;\n\tu32 rtt_responder_role;\n};\n\n#define WMI_VDEV_PARAM_UNSUPPORTED 0\n\n \nenum wmi_vdev_param {\n\t \n\tWMI_VDEV_PARAM_RTS_THRESHOLD = 0x1,\n\t \n\tWMI_VDEV_PARAM_FRAGMENTATION_THRESHOLD,\n\t \n\tWMI_VDEV_PARAM_BEACON_INTERVAL,\n\t \n\tWMI_VDEV_PARAM_LISTEN_INTERVAL,\n\t \n\tWMI_VDEV_PARAM_MULTICAST_RATE,\n\t \n\tWMI_VDEV_PARAM_MGMT_TX_RATE,\n\t \n\tWMI_VDEV_PARAM_SLOT_TIME,\n\t \n\tWMI_VDEV_PARAM_PREAMBLE,\n\t \n\tWMI_VDEV_PARAM_SWBA_TIME,\n\t \n\tWMI_VDEV_STATS_UPDATE_PERIOD,\n\t \n\tWMI_VDEV_PWRSAVE_AGEOUT_TIME,\n\t \n\tWMI_VDEV_HOST_SWBA_INTERVAL,\n\t \n\tWMI_VDEV_PARAM_DTIM_PERIOD,\n\t \n\tWMI_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,\n\t \n\tWMI_VDEV_PARAM_WDS,\n\t \n\tWMI_VDEV_PARAM_ATIM_WINDOW,\n\t \n\tWMI_VDEV_PARAM_BMISS_COUNT_MAX,\n\t \n\tWMI_VDEV_PARAM_BMISS_FIRST_BCNT,\n\t \n\tWMI_VDEV_PARAM_BMISS_FINAL_BCNT,\n\t \n\tWMI_VDEV_PARAM_FEATURE_WMM,\n\t \n\tWMI_VDEV_PARAM_CHWIDTH,\n\t \n\tWMI_VDEV_PARAM_CHEXTOFFSET,\n\t \n\tWMI_VDEV_PARAM_DISABLE_HTPROTECTION,\n\t \n\tWMI_VDEV_PARAM_STA_QUICKKICKOUT,\n\t \n\tWMI_VDEV_PARAM_MGMT_RATE,\n\t \n\tWMI_VDEV_PARAM_PROTECTION_MODE,\n\t \n\tWMI_VDEV_PARAM_FIXED_RATE,\n\t \n\tWMI_VDEV_PARAM_SGI,\n\t \n\tWMI_VDEV_PARAM_LDPC,\n\t \n\tWMI_VDEV_PARAM_TX_STBC,\n\t \n\tWMI_VDEV_PARAM_RX_STBC,\n\t \n\tWMI_VDEV_PARAM_INTRA_BSS_FWD,\n\t \n\tWMI_VDEV_PARAM_DEF_KEYID,\n\t \n\tWMI_VDEV_PARAM_NSS,\n\t \n\tWMI_VDEV_PARAM_BCAST_DATA_RATE,\n\t \n\tWMI_VDEV_PARAM_MCAST_DATA_RATE,\n\t \n\tWMI_VDEV_PARAM_MCAST_INDICATE,\n\t \n\tWMI_VDEV_PARAM_DHCP_INDICATE,\n\t \n\tWMI_VDEV_PARAM_UNKNOWN_DEST_INDICATE,\n\n\t \n\tWMI_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,\n\n\t \n\tWMI_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,\n\n\t \n\tWMI_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,\n\n\t \n\tWMI_VDEV_PARAM_AP_ENABLE_NAWDS,\n\t \n\tWMI_VDEV_PARAM_ENABLE_RTSCTS,\n\t \n\tWMI_VDEV_PARAM_TXBF,\n\n\t \n\tWMI_VDEV_PARAM_PACKET_POWERSAVE,\n\n\t \n\tWMI_VDEV_PARAM_DROP_UNENCRY,\n\n\t \n\tWMI_VDEV_PARAM_TX_ENCAP_TYPE,\n};\n\n \nenum wmi_10x_vdev_param {\n\t \n\tWMI_10X_VDEV_PARAM_RTS_THRESHOLD = 0x1,\n\t \n\tWMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,\n\t \n\tWMI_10X_VDEV_PARAM_BEACON_INTERVAL,\n\t \n\tWMI_10X_VDEV_PARAM_LISTEN_INTERVAL,\n\t \n\tWMI_10X_VDEV_PARAM_MULTICAST_RATE,\n\t \n\tWMI_10X_VDEV_PARAM_MGMT_TX_RATE,\n\t \n\tWMI_10X_VDEV_PARAM_SLOT_TIME,\n\t \n\tWMI_10X_VDEV_PARAM_PREAMBLE,\n\t \n\tWMI_10X_VDEV_PARAM_SWBA_TIME,\n\t \n\tWMI_10X_VDEV_STATS_UPDATE_PERIOD,\n\t \n\tWMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,\n\t \n\tWMI_10X_VDEV_HOST_SWBA_INTERVAL,\n\t \n\tWMI_10X_VDEV_PARAM_DTIM_PERIOD,\n\t \n\tWMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,\n\t \n\tWMI_10X_VDEV_PARAM_WDS,\n\t \n\tWMI_10X_VDEV_PARAM_ATIM_WINDOW,\n\t \n\tWMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,\n\t \n\tWMI_10X_VDEV_PARAM_FEATURE_WMM,\n\t \n\tWMI_10X_VDEV_PARAM_CHWIDTH,\n\t \n\tWMI_10X_VDEV_PARAM_CHEXTOFFSET,\n\t \n\tWMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,\n\t \n\tWMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,\n\t \n\tWMI_10X_VDEV_PARAM_MGMT_RATE,\n\t \n\tWMI_10X_VDEV_PARAM_PROTECTION_MODE,\n\t \n\tWMI_10X_VDEV_PARAM_FIXED_RATE,\n\t \n\tWMI_10X_VDEV_PARAM_SGI,\n\t \n\tWMI_10X_VDEV_PARAM_LDPC,\n\t \n\tWMI_10X_VDEV_PARAM_TX_STBC,\n\t \n\tWMI_10X_VDEV_PARAM_RX_STBC,\n\t \n\tWMI_10X_VDEV_PARAM_INTRA_BSS_FWD,\n\t \n\tWMI_10X_VDEV_PARAM_DEF_KEYID,\n\t \n\tWMI_10X_VDEV_PARAM_NSS,\n\t \n\tWMI_10X_VDEV_PARAM_BCAST_DATA_RATE,\n\t \n\tWMI_10X_VDEV_PARAM_MCAST_DATA_RATE,\n\t \n\tWMI_10X_VDEV_PARAM_MCAST_INDICATE,\n\t \n\tWMI_10X_VDEV_PARAM_DHCP_INDICATE,\n\t \n\tWMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,\n\n\t \n\tWMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,\n\n\t \n\tWMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,\n\n\t \n\tWMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,\n\n\t \n\tWMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,\n\n\tWMI_10X_VDEV_PARAM_MCAST2UCAST_SET,\n\t \n\tWMI_10X_VDEV_PARAM_ENABLE_RTSCTS,\n\n\tWMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,\n\n\t \n\tWMI_10X_VDEV_PARAM_TX_ENCAP_TYPE,\n\tWMI_10X_VDEV_PARAM_CABQ_MAXDUR,\n\tWMI_10X_VDEV_PARAM_MFPTEST_SET,\n\tWMI_10X_VDEV_PARAM_RTS_FIXED_RATE,\n\tWMI_10X_VDEV_PARAM_VHT_SGIMASK,\n\tWMI_10X_VDEV_PARAM_VHT80_RATEMASK,\n\tWMI_10X_VDEV_PARAM_TSF_INCREMENT,\n};\n\nenum wmi_10_4_vdev_param {\n\tWMI_10_4_VDEV_PARAM_RTS_THRESHOLD = 0x1,\n\tWMI_10_4_VDEV_PARAM_FRAGMENTATION_THRESHOLD,\n\tWMI_10_4_VDEV_PARAM_BEACON_INTERVAL,\n\tWMI_10_4_VDEV_PARAM_LISTEN_INTERVAL,\n\tWMI_10_4_VDEV_PARAM_MULTICAST_RATE,\n\tWMI_10_4_VDEV_PARAM_MGMT_TX_RATE,\n\tWMI_10_4_VDEV_PARAM_SLOT_TIME,\n\tWMI_10_4_VDEV_PARAM_PREAMBLE,\n\tWMI_10_4_VDEV_PARAM_SWBA_TIME,\n\tWMI_10_4_VDEV_STATS_UPDATE_PERIOD,\n\tWMI_10_4_VDEV_PWRSAVE_AGEOUT_TIME,\n\tWMI_10_4_VDEV_HOST_SWBA_INTERVAL,\n\tWMI_10_4_VDEV_PARAM_DTIM_PERIOD,\n\tWMI_10_4_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,\n\tWMI_10_4_VDEV_PARAM_WDS,\n\tWMI_10_4_VDEV_PARAM_ATIM_WINDOW,\n\tWMI_10_4_VDEV_PARAM_BMISS_COUNT_MAX,\n\tWMI_10_4_VDEV_PARAM_BMISS_FIRST_BCNT,\n\tWMI_10_4_VDEV_PARAM_BMISS_FINAL_BCNT,\n\tWMI_10_4_VDEV_PARAM_FEATURE_WMM,\n\tWMI_10_4_VDEV_PARAM_CHWIDTH,\n\tWMI_10_4_VDEV_PARAM_CHEXTOFFSET,\n\tWMI_10_4_VDEV_PARAM_DISABLE_HTPROTECTION,\n\tWMI_10_4_VDEV_PARAM_STA_QUICKKICKOUT,\n\tWMI_10_4_VDEV_PARAM_MGMT_RATE,\n\tWMI_10_4_VDEV_PARAM_PROTECTION_MODE,\n\tWMI_10_4_VDEV_PARAM_FIXED_RATE,\n\tWMI_10_4_VDEV_PARAM_SGI,\n\tWMI_10_4_VDEV_PARAM_LDPC,\n\tWMI_10_4_VDEV_PARAM_TX_STBC,\n\tWMI_10_4_VDEV_PARAM_RX_STBC,\n\tWMI_10_4_VDEV_PARAM_INTRA_BSS_FWD,\n\tWMI_10_4_VDEV_PARAM_DEF_KEYID,\n\tWMI_10_4_VDEV_PARAM_NSS,\n\tWMI_10_4_VDEV_PARAM_BCAST_DATA_RATE,\n\tWMI_10_4_VDEV_PARAM_MCAST_DATA_RATE,\n\tWMI_10_4_VDEV_PARAM_MCAST_INDICATE,\n\tWMI_10_4_VDEV_PARAM_DHCP_INDICATE,\n\tWMI_10_4_VDEV_PARAM_UNKNOWN_DEST_INDICATE,\n\tWMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,\n\tWMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,\n\tWMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,\n\tWMI_10_4_VDEV_PARAM_AP_ENABLE_NAWDS,\n\tWMI_10_4_VDEV_PARAM_MCAST2UCAST_SET,\n\tWMI_10_4_VDEV_PARAM_ENABLE_RTSCTS,\n\tWMI_10_4_VDEV_PARAM_RC_NUM_RETRIES,\n\tWMI_10_4_VDEV_PARAM_TXBF,\n\tWMI_10_4_VDEV_PARAM_PACKET_POWERSAVE,\n\tWMI_10_4_VDEV_PARAM_DROP_UNENCRY,\n\tWMI_10_4_VDEV_PARAM_TX_ENCAP_TYPE,\n\tWMI_10_4_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,\n\tWMI_10_4_VDEV_PARAM_CABQ_MAXDUR,\n\tWMI_10_4_VDEV_PARAM_MFPTEST_SET,\n\tWMI_10_4_VDEV_PARAM_RTS_FIXED_RATE,\n\tWMI_10_4_VDEV_PARAM_VHT_SGIMASK,\n\tWMI_10_4_VDEV_PARAM_VHT80_RATEMASK,\n\tWMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_ENABLE,\n\tWMI_10_4_VDEV_PARAM_EARLY_RX_TGT_BMISS_NUM,\n\tWMI_10_4_VDEV_PARAM_EARLY_RX_BMISS_SAMPLE_CYCLE,\n\tWMI_10_4_VDEV_PARAM_EARLY_RX_SLOP_STEP,\n\tWMI_10_4_VDEV_PARAM_EARLY_RX_INIT_SLOP,\n\tWMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_PAUSE,\n\tWMI_10_4_VDEV_PARAM_PROXY_STA,\n\tWMI_10_4_VDEV_PARAM_MERU_VC,\n\tWMI_10_4_VDEV_PARAM_RX_DECAP_TYPE,\n\tWMI_10_4_VDEV_PARAM_BW_NSS_RATEMASK,\n\tWMI_10_4_VDEV_PARAM_SENSOR_AP,\n\tWMI_10_4_VDEV_PARAM_BEACON_RATE,\n\tWMI_10_4_VDEV_PARAM_DTIM_ENABLE_CTS,\n\tWMI_10_4_VDEV_PARAM_STA_KICKOUT,\n\tWMI_10_4_VDEV_PARAM_CAPABILITIES,\n\tWMI_10_4_VDEV_PARAM_TSF_INCREMENT,\n\tWMI_10_4_VDEV_PARAM_RX_FILTER,\n\tWMI_10_4_VDEV_PARAM_MGMT_TX_POWER,\n\tWMI_10_4_VDEV_PARAM_ATF_SSID_SCHED_POLICY,\n\tWMI_10_4_VDEV_PARAM_DISABLE_DYN_BW_RTS,\n\tWMI_10_4_VDEV_PARAM_TSF_DECREMENT,\n\tWMI_10_4_VDEV_PARAM_SELFGEN_FIXED_RATE,\n\tWMI_10_4_VDEV_PARAM_AMPDU_SUBFRAME_SIZE_PER_AC,\n\tWMI_10_4_VDEV_PARAM_NSS_VHT160,\n\tWMI_10_4_VDEV_PARAM_NSS_VHT80_80,\n\tWMI_10_4_VDEV_PARAM_AMSDU_SUBFRAME_SIZE_PER_AC,\n\tWMI_10_4_VDEV_PARAM_DISABLE_CABQ,\n\tWMI_10_4_VDEV_PARAM_SIFS_TRIGGER_RATE,\n\tWMI_10_4_VDEV_PARAM_TX_POWER,\n\tWMI_10_4_VDEV_PARAM_ENABLE_DISABLE_RTT_RESPONDER_ROLE,\n\tWMI_10_4_VDEV_PARAM_DISABLE_4_ADDR_SRC_LRN,\n};\n\n#define WMI_VDEV_DISABLE_4_ADDR_SRC_LRN 1\n\n#define WMI_VDEV_PARAM_TXBF_SU_TX_BFEE BIT(0)\n#define WMI_VDEV_PARAM_TXBF_MU_TX_BFEE BIT(1)\n#define WMI_VDEV_PARAM_TXBF_SU_TX_BFER BIT(2)\n#define WMI_VDEV_PARAM_TXBF_MU_TX_BFER BIT(3)\n\n#define WMI_TXBF_STS_CAP_OFFSET_LSB\t4\n#define WMI_TXBF_STS_CAP_OFFSET_MASK\t0x70\n#define WMI_TXBF_CONF_IMPLICIT_BF       BIT(7)\n#define WMI_BF_SOUND_DIM_OFFSET_LSB\t8\n#define WMI_BF_SOUND_DIM_OFFSET_MASK\t0xf00\n\n \n#define WMI_VDEV_SLOT_TIME_LONG\t\t0x1\n \n#define WMI_VDEV_SLOT_TIME_SHORT\t0x2\n \n#define WMI_VDEV_PREAMBLE_LONG\t\t0x1\n \n#define WMI_VDEV_PREAMBLE_SHORT\t\t0x2\n\nenum wmi_start_event_param {\n\tWMI_VDEV_RESP_START_EVENT = 0,\n\tWMI_VDEV_RESP_RESTART_EVENT,\n};\n\nstruct wmi_vdev_start_response_event {\n\t__le32 vdev_id;\n\t__le32 req_id;\n\t__le32 resp_type;  \n\t__le32 status;\n} __packed;\n\nstruct wmi_vdev_standby_req_event {\n\t \n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_resume_req_event {\n\t \n\t__le32 vdev_id;\n} __packed;\n\nstruct wmi_vdev_stopped_event {\n\t \n\t__le32 vdev_id;\n} __packed;\n\n \nstruct wmi_vdev_simple_event {\n\t \n\t__le32 vdev_id;\n} __packed;\n\n \n \n#define WMI_INIFIED_VDEV_START_RESPONSE_STATUS_SUCCESS\t0x0\n\n \n#define WMI_INIFIED_VDEV_START_RESPONSE_INVALID_VDEVID\t0x1\n\n \n#define WMI_INIFIED_VDEV_START_RESPONSE_NOT_SUPPORTED\t0x2\n\n \nstruct wmi_vdev_spectral_conf_cmd {\n\t__le32 vdev_id;\n\n\t \n\t__le32 scan_count;\n\t__le32 scan_period;\n\t__le32 scan_priority;\n\n\t \n\t__le32 scan_fft_size;\n\t__le32 scan_gc_ena;\n\t__le32 scan_restart_ena;\n\t__le32 scan_noise_floor_ref;\n\t__le32 scan_init_delay;\n\t__le32 scan_nb_tone_thr;\n\t__le32 scan_str_bin_thr;\n\t__le32 scan_wb_rpt_mode;\n\t__le32 scan_rssi_rpt_mode;\n\t__le32 scan_rssi_thr;\n\t__le32 scan_pwr_format;\n\n\t \n\t__le32 scan_rpt_mode;\n\t__le32 scan_bin_scale;\n\t__le32 scan_dbm_adj;\n\t__le32 scan_chn_mask;\n} __packed;\n\nstruct wmi_vdev_spectral_conf_arg {\n\tu32 vdev_id;\n\tu32 scan_count;\n\tu32 scan_period;\n\tu32 scan_priority;\n\tu32 scan_fft_size;\n\tu32 scan_gc_ena;\n\tu32 scan_restart_ena;\n\tu32 scan_noise_floor_ref;\n\tu32 scan_init_delay;\n\tu32 scan_nb_tone_thr;\n\tu32 scan_str_bin_thr;\n\tu32 scan_wb_rpt_mode;\n\tu32 scan_rssi_rpt_mode;\n\tu32 scan_rssi_thr;\n\tu32 scan_pwr_format;\n\tu32 scan_rpt_mode;\n\tu32 scan_bin_scale;\n\tu32 scan_dbm_adj;\n\tu32 scan_chn_mask;\n};\n\n#define WMI_SPECTRAL_ENABLE_DEFAULT              0\n#define WMI_SPECTRAL_COUNT_DEFAULT               0\n#define WMI_SPECTRAL_PERIOD_DEFAULT             35\n#define WMI_SPECTRAL_PRIORITY_DEFAULT            1\n#define WMI_SPECTRAL_FFT_SIZE_DEFAULT            7\n#define WMI_SPECTRAL_GC_ENA_DEFAULT              1\n#define WMI_SPECTRAL_RESTART_ENA_DEFAULT         0\n#define WMI_SPECTRAL_NOISE_FLOOR_REF_DEFAULT   -96\n#define WMI_SPECTRAL_INIT_DELAY_DEFAULT         80\n#define WMI_SPECTRAL_NB_TONE_THR_DEFAULT        12\n#define WMI_SPECTRAL_STR_BIN_THR_DEFAULT         8\n#define WMI_SPECTRAL_WB_RPT_MODE_DEFAULT         0\n#define WMI_SPECTRAL_RSSI_RPT_MODE_DEFAULT       0\n#define WMI_SPECTRAL_RSSI_THR_DEFAULT         0xf0\n#define WMI_SPECTRAL_PWR_FORMAT_DEFAULT          0\n#define WMI_SPECTRAL_RPT_MODE_DEFAULT            2\n#define WMI_SPECTRAL_BIN_SCALE_DEFAULT           1\n#define WMI_SPECTRAL_DBM_ADJ_DEFAULT             1\n#define WMI_SPECTRAL_CHN_MASK_DEFAULT            1\n\nstruct wmi_vdev_spectral_enable_cmd {\n\t__le32 vdev_id;\n\t__le32 trigger_cmd;\n\t__le32 enable_cmd;\n} __packed;\n\n#define WMI_SPECTRAL_TRIGGER_CMD_TRIGGER  1\n#define WMI_SPECTRAL_TRIGGER_CMD_CLEAR    2\n#define WMI_SPECTRAL_ENABLE_CMD_ENABLE    1\n#define WMI_SPECTRAL_ENABLE_CMD_DISABLE   2\n\n \nstruct wmi_bcn_tx_hdr {\n\t__le32 vdev_id;\n\t__le32 tx_rate;\n\t__le32 tx_power;\n\t__le32 bcn_len;\n} __packed;\n\nstruct wmi_bcn_tx_cmd {\n\tstruct wmi_bcn_tx_hdr hdr;\n\tu8 *bcn[];\n} __packed;\n\nstruct wmi_bcn_tx_arg {\n\tu32 vdev_id;\n\tu32 tx_rate;\n\tu32 tx_power;\n\tu32 bcn_len;\n\tconst void *bcn;\n};\n\nenum wmi_bcn_tx_ref_flags {\n\tWMI_BCN_TX_REF_FLAG_DTIM_ZERO = 0x1,\n\tWMI_BCN_TX_REF_FLAG_DELIVER_CAB = 0x2,\n};\n\n \n#define WMI_BCN_TX_REF_DEF_ANTENNA 0\n\nstruct wmi_bcn_tx_ref_cmd {\n\t__le32 vdev_id;\n\t__le32 data_len;\n\t \n\t__le32 data_ptr;\n\t \n\t__le32 msdu_id;\n\t \n\t__le32 frame_control;\n\t \n\t__le32 flags;\n\t \n\t__le32 antenna_mask;\n} __packed;\n\n \n#define WMI_BCN_FILTER_ALL   0  \n#define WMI_BCN_FILTER_NONE  1  \n#define WMI_BCN_FILTER_RSSI  2  \n#define WMI_BCN_FILTER_BSSID 3  \n#define WMI_BCN_FILTER_SSID  4  \n\nstruct wmi_bcn_filter_rx_cmd {\n\t \n\t__le32 bcn_filter_id;\n\t \n\t__le32 bcn_filter;\n\t \n\t__le32 bcn_filter_len;\n\t \n\tu8 *bcn_filter_buf;\n} __packed;\n\n \nstruct wmi_bcn_prb_info {\n\t \n\t__le32 caps;\n\t \n\t__le32 erp;\n\t \n\t \n\t \n\t \n\t \n\t \n\t \n\t \n\t \n} __packed;\n\nstruct wmi_bcn_tmpl_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\t__le32 tim_ie_offset;\n\t \n\tstruct wmi_bcn_prb_info bcn_prb_info;\n\t \n\t__le32 buf_len;\n\t \n\tu8 data[1];\n} __packed;\n\nstruct wmi_prb_tmpl_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_bcn_prb_info bcn_prb_info;\n\t \n\t__le32 buf_len;\n\t \n\tu8 data[1];\n} __packed;\n\nenum wmi_sta_ps_mode {\n\t \n\tWMI_STA_PS_MODE_DISABLED = 0,\n\t \n\tWMI_STA_PS_MODE_ENABLED = 1,\n};\n\nstruct wmi_sta_powersave_mode_cmd {\n\t \n\t__le32 vdev_id;\n\n\t \n\t__le32 sta_ps_mode;\n} __packed;\n\nenum wmi_csa_offload_en {\n\tWMI_CSA_OFFLOAD_DISABLE = 0,\n\tWMI_CSA_OFFLOAD_ENABLE = 1,\n};\n\nstruct wmi_csa_offload_enable_cmd {\n\t__le32 vdev_id;\n\t__le32 csa_offload_enable;\n} __packed;\n\nstruct wmi_csa_offload_chanswitch_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_channel chan;\n} __packed;\n\n \nenum wmi_sta_ps_param_rx_wake_policy {\n\t \n\tWMI_STA_PS_RX_WAKE_POLICY_WAKE = 0,\n\n\t \n\tWMI_STA_PS_RX_WAKE_POLICY_POLL_UAPSD = 1,\n};\n\n \nenum wmi_sta_ps_param_tx_wake_threshold {\n\tWMI_STA_PS_TX_WAKE_THRESHOLD_NEVER = 0,\n\tWMI_STA_PS_TX_WAKE_THRESHOLD_ALWAYS = 1,\n\n\t \n};\n\n \nenum wmi_sta_ps_param_pspoll_count {\n\tWMI_STA_PS_PSPOLL_COUNT_NO_MAX = 0,\n\t \n\n\t \n\tWMI_STA_PS_PSPOLL_COUNT_UAPSD = 3,\n};\n\n \n#define WMI_UAPSD_AC_TYPE_DELI 0\n#define WMI_UAPSD_AC_TYPE_TRIG 1\n\n#define WMI_UAPSD_AC_BIT_MASK(ac, type) \\\n\t(type == WMI_UAPSD_AC_TYPE_DELI ? 1 << (ac << 1) : 1 << ((ac << 1) + 1))\n\nenum wmi_sta_ps_param_uapsd {\n\tWMI_STA_PS_UAPSD_AC0_DELIVERY_EN = (1 << 0),\n\tWMI_STA_PS_UAPSD_AC0_TRIGGER_EN  = (1 << 1),\n\tWMI_STA_PS_UAPSD_AC1_DELIVERY_EN = (1 << 2),\n\tWMI_STA_PS_UAPSD_AC1_TRIGGER_EN  = (1 << 3),\n\tWMI_STA_PS_UAPSD_AC2_DELIVERY_EN = (1 << 4),\n\tWMI_STA_PS_UAPSD_AC2_TRIGGER_EN  = (1 << 5),\n\tWMI_STA_PS_UAPSD_AC3_DELIVERY_EN = (1 << 6),\n\tWMI_STA_PS_UAPSD_AC3_TRIGGER_EN  = (1 << 7),\n};\n\n#define WMI_STA_UAPSD_MAX_INTERVAL_MSEC UINT_MAX\n\nstruct wmi_sta_uapsd_auto_trig_param {\n\t__le32 wmm_ac;\n\t__le32 user_priority;\n\t__le32 service_interval;\n\t__le32 suspend_interval;\n\t__le32 delay_interval;\n};\n\nstruct wmi_sta_uapsd_auto_trig_cmd_fixed_param {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 num_ac;\n};\n\nstruct wmi_sta_uapsd_auto_trig_arg {\n\tu32 wmm_ac;\n\tu32 user_priority;\n\tu32 service_interval;\n\tu32 suspend_interval;\n\tu32 delay_interval;\n};\n\nenum wmi_sta_powersave_param {\n\t \n\tWMI_STA_PS_PARAM_RX_WAKE_POLICY = 0,\n\n\t \n\tWMI_STA_PS_PARAM_TX_WAKE_THRESHOLD = 1,\n\n\t \n\tWMI_STA_PS_PARAM_PSPOLL_COUNT = 2,\n\n\t \n\tWMI_STA_PS_PARAM_INACTIVITY_TIME = 3,\n\n\t \n\tWMI_STA_PS_PARAM_UAPSD = 4,\n};\n\nstruct wmi_sta_powersave_param_cmd {\n\t__le32 vdev_id;\n\t__le32 param_id;  \n\t__le32 param_value;\n} __packed;\n\n \n#define WMI_STA_MIMO_PS_MODE_DISABLE\n \n#define WMI_STA_MIMO_PS_MODE_STATIC\n \n#define WMI_STA_MIMO_PS_MODE_DYNAMIC\n\nstruct wmi_sta_mimo_ps_mode_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\t__le32 mimo_pwrsave_mode;\n} __packed;\n\n \nenum wmi_ap_ps_param_uapsd {\n\tWMI_AP_PS_UAPSD_AC0_DELIVERY_EN = (1 << 0),\n\tWMI_AP_PS_UAPSD_AC0_TRIGGER_EN  = (1 << 1),\n\tWMI_AP_PS_UAPSD_AC1_DELIVERY_EN = (1 << 2),\n\tWMI_AP_PS_UAPSD_AC1_TRIGGER_EN  = (1 << 3),\n\tWMI_AP_PS_UAPSD_AC2_DELIVERY_EN = (1 << 4),\n\tWMI_AP_PS_UAPSD_AC2_TRIGGER_EN  = (1 << 5),\n\tWMI_AP_PS_UAPSD_AC3_DELIVERY_EN = (1 << 6),\n\tWMI_AP_PS_UAPSD_AC3_TRIGGER_EN  = (1 << 7),\n};\n\n \nenum wmi_ap_ps_peer_param_max_sp {\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_UNLIMITED = 0,\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_2 = 1,\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_4 = 2,\n\tWMI_AP_PS_PEER_PARAM_MAX_SP_6 = 3,\n\tMAX_WMI_AP_PS_PEER_PARAM_MAX_SP,\n};\n\n \nenum wmi_ap_ps_peer_param {\n\t \n\tWMI_AP_PS_PEER_PARAM_UAPSD = 0,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_MAX_SP = 1,\n\n\t \n\tWMI_AP_PS_PEER_PARAM_AGEOUT_TIME = 2,\n};\n\nstruct wmi_ap_ps_peer_cmd {\n\t \n\t__le32 vdev_id;\n\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\n\t \n\t__le32 param_id;\n\n\t \n\t__le32 param_value;\n} __packed;\n\n \n#define WMI_TIM_BITMAP_ARRAY_SIZE 4\n\nstruct wmi_tim_info {\n\t__le32 tim_len;\n\t__le32 tim_mcast;\n\t__le32 tim_bitmap[WMI_TIM_BITMAP_ARRAY_SIZE];\n\t__le32 tim_changed;\n\t__le32 tim_num_ps_pending;\n} __packed;\n\nstruct wmi_tim_info_arg {\n\t__le32 tim_len;\n\t__le32 tim_mcast;\n\tconst __le32 *tim_bitmap;\n\t__le32 tim_changed;\n\t__le32 tim_num_ps_pending;\n} __packed;\n\n \n#define WMI_P2P_MAX_NOA_DESCRIPTORS 4\n#define WMI_P2P_OPPPS_ENABLE_BIT\tBIT(0)\n#define WMI_P2P_OPPPS_CTWINDOW_OFFSET\t1\n#define WMI_P2P_NOA_CHANGED_BIT\tBIT(0)\n\nstruct wmi_p2p_noa_info {\n\t \n\tu8 changed;\n\t \n\tu8 index;\n\t \n\tu8 ctwindow_oppps;\n\t \n\tu8 num_descriptors;\n\n\tstruct wmi_p2p_noa_descriptor descriptors[WMI_P2P_MAX_NOA_DESCRIPTORS];\n} __packed;\n\nstruct wmi_bcn_info {\n\tstruct wmi_tim_info tim_info;\n\tstruct wmi_p2p_noa_info p2p_noa_info;\n} __packed;\n\nstruct wmi_host_swba_event {\n\t__le32 vdev_map;\n\tstruct wmi_bcn_info bcn_info[];\n} __packed;\n\nstruct wmi_10_2_4_bcn_info {\n\tstruct wmi_tim_info tim_info;\n\t \n} __packed;\n\nstruct wmi_10_2_4_host_swba_event {\n\t__le32 vdev_map;\n\tstruct wmi_10_2_4_bcn_info bcn_info[];\n} __packed;\n\n \n#define WMI_10_4_TIM_BITMAP_ARRAY_SIZE 17\n\nstruct wmi_10_4_tim_info {\n\t__le32 tim_len;\n\t__le32 tim_mcast;\n\t__le32 tim_bitmap[WMI_10_4_TIM_BITMAP_ARRAY_SIZE];\n\t__le32 tim_changed;\n\t__le32 tim_num_ps_pending;\n} __packed;\n\n#define WMI_10_4_P2P_MAX_NOA_DESCRIPTORS 1\n\nstruct wmi_10_4_p2p_noa_info {\n\t \n\tu8 changed;\n\t \n\tu8 index;\n\t \n\tu8 ctwindow_oppps;\n\t \n\tu8 num_descriptors;\n\n\tstruct wmi_p2p_noa_descriptor\n\t\tnoa_descriptors[WMI_10_4_P2P_MAX_NOA_DESCRIPTORS];\n} __packed;\n\nstruct wmi_10_4_bcn_info {\n\tstruct wmi_10_4_tim_info tim_info;\n\tstruct wmi_10_4_p2p_noa_info p2p_noa_info;\n} __packed;\n\nstruct wmi_10_4_host_swba_event {\n\t__le32 vdev_map;\n\tstruct wmi_10_4_bcn_info bcn_info[];\n} __packed;\n\n#define WMI_MAX_AP_VDEV 16\n\nstruct wmi_tbtt_offset_event {\n\t__le32 vdev_map;\n\t__le32 tbttoffset_list[WMI_MAX_AP_VDEV];\n} __packed;\n\nstruct wmi_peer_create_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 peer_type;\n} __packed;\n\nenum wmi_peer_type {\n\tWMI_PEER_TYPE_DEFAULT = 0,\n\tWMI_PEER_TYPE_BSS = 1,\n\tWMI_PEER_TYPE_TDLS = 2,\n};\n\nstruct wmi_peer_delete_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n} __packed;\n\nstruct wmi_peer_flush_tids_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 peer_tid_bitmap;\n} __packed;\n\nstruct wmi_fixed_rate {\n\t \n\t__le32  rate_mode;\n\t \n\t__le32  rate_series;\n\t \n\t__le32  rate_retries;\n} __packed;\n\nstruct wmi_peer_fixed_rate_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\tstruct wmi_fixed_rate peer_fixed_rate;\n} __packed;\n\n#define WMI_MGMT_TID    17\n\nstruct wmi_addba_clear_resp_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n} __packed;\n\nstruct wmi_addba_send_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\t__le32 tid;\n\t \n\t__le32 buffersize;\n} __packed;\n\nstruct wmi_delba_send_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\t__le32 tid;\n\t \n\t__le32 initiator;\n\t \n\t__le32 reasoncode;\n} __packed;\n\nstruct wmi_addba_setresponse_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\t__le32 tid;\n\t \n\t__le32 statuscode;\n} __packed;\n\nstruct wmi_send_singleamsdu_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\t__le32 tid;\n} __packed;\n\nenum wmi_peer_smps_state {\n\tWMI_PEER_SMPS_PS_NONE = 0x0,\n\tWMI_PEER_SMPS_STATIC  = 0x1,\n\tWMI_PEER_SMPS_DYNAMIC = 0x2\n};\n\nenum wmi_peer_chwidth {\n\tWMI_PEER_CHWIDTH_20MHZ = 0,\n\tWMI_PEER_CHWIDTH_40MHZ = 1,\n\tWMI_PEER_CHWIDTH_80MHZ = 2,\n\tWMI_PEER_CHWIDTH_160MHZ = 3,\n};\n\nenum wmi_peer_param {\n\tWMI_PEER_SMPS_STATE = 0x1,  \n\tWMI_PEER_AMPDU      = 0x2,\n\tWMI_PEER_AUTHORIZE  = 0x3,\n\tWMI_PEER_CHAN_WIDTH = 0x4,\n\tWMI_PEER_NSS        = 0x5,\n\tWMI_PEER_USE_4ADDR  = 0x6,\n\tWMI_PEER_USE_FIXED_PWR = 0x8,\n\tWMI_PEER_PARAM_FIXED_RATE = 0x9,\n\tWMI_PEER_DEBUG      = 0xa,\n\tWMI_PEER_PHYMODE    = 0xd,\n\tWMI_PEER_DUMMY_VAR  = 0xff,  \n};\n\nstruct wmi_peer_set_param_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 param_id;\n\t__le32 param_value;\n} __packed;\n\n#define MAX_SUPPORTED_RATES 128\n\nstruct wmi_rate_set {\n\t \n\t__le32 num_rates;\n\t \n\t__le32 rates[(MAX_SUPPORTED_RATES / 4) + 1];\n} __packed;\n\nstruct wmi_rate_set_arg {\n\tunsigned int num_rates;\n\tu8 rates[MAX_SUPPORTED_RATES];\n};\n\n \nstruct wmi_vht_rate_set {\n\t__le32 rx_max_rate;  \n\t__le32 rx_mcs_set;   \n\t__le32 tx_max_rate;  \n\t__le32 tx_mcs_set;   \n} __packed;\n\nstruct wmi_vht_rate_set_arg {\n\tu32 rx_max_rate;\n\tu32 rx_mcs_set;\n\tu32 tx_max_rate;\n\tu32 tx_mcs_set;\n};\n\nstruct wmi_peer_set_rates_cmd {\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\tstruct wmi_rate_set peer_legacy_rates;\n\t \n\tstruct wmi_rate_set peer_ht_rates;\n} __packed;\n\nstruct wmi_peer_set_q_empty_callback_cmd {\n\t \n\t__le32 vdev_id;\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 callback_enable;\n} __packed;\n\nstruct wmi_peer_flags_map {\n\tu32 auth;\n\tu32 qos;\n\tu32 need_ptk_4_way;\n\tu32 need_gtk_2_way;\n\tu32 apsd;\n\tu32 ht;\n\tu32 bw40;\n\tu32 stbc;\n\tu32 ldbc;\n\tu32 dyn_mimops;\n\tu32 static_mimops;\n\tu32 spatial_mux;\n\tu32 vht;\n\tu32 bw80;\n\tu32 vht_2g;\n\tu32 pmf;\n\tu32 bw160;\n};\n\nenum wmi_peer_flags {\n\tWMI_PEER_AUTH = 0x00000001,\n\tWMI_PEER_QOS = 0x00000002,\n\tWMI_PEER_NEED_PTK_4_WAY = 0x00000004,\n\tWMI_PEER_NEED_GTK_2_WAY = 0x00000010,\n\tWMI_PEER_APSD = 0x00000800,\n\tWMI_PEER_HT = 0x00001000,\n\tWMI_PEER_40MHZ = 0x00002000,\n\tWMI_PEER_STBC = 0x00008000,\n\tWMI_PEER_LDPC = 0x00010000,\n\tWMI_PEER_DYN_MIMOPS = 0x00020000,\n\tWMI_PEER_STATIC_MIMOPS = 0x00040000,\n\tWMI_PEER_SPATIAL_MUX = 0x00200000,\n\tWMI_PEER_VHT = 0x02000000,\n\tWMI_PEER_80MHZ = 0x04000000,\n\tWMI_PEER_VHT_2G = 0x08000000,\n\tWMI_PEER_PMF = 0x10000000,\n\tWMI_PEER_160MHZ = 0x20000000\n};\n\nenum wmi_10x_peer_flags {\n\tWMI_10X_PEER_AUTH = 0x00000001,\n\tWMI_10X_PEER_QOS = 0x00000002,\n\tWMI_10X_PEER_NEED_PTK_4_WAY = 0x00000004,\n\tWMI_10X_PEER_NEED_GTK_2_WAY = 0x00000010,\n\tWMI_10X_PEER_APSD = 0x00000800,\n\tWMI_10X_PEER_HT = 0x00001000,\n\tWMI_10X_PEER_40MHZ = 0x00002000,\n\tWMI_10X_PEER_STBC = 0x00008000,\n\tWMI_10X_PEER_LDPC = 0x00010000,\n\tWMI_10X_PEER_DYN_MIMOPS = 0x00020000,\n\tWMI_10X_PEER_STATIC_MIMOPS = 0x00040000,\n\tWMI_10X_PEER_SPATIAL_MUX = 0x00200000,\n\tWMI_10X_PEER_VHT = 0x02000000,\n\tWMI_10X_PEER_80MHZ = 0x04000000,\n\tWMI_10X_PEER_160MHZ = 0x20000000\n};\n\nenum wmi_10_2_peer_flags {\n\tWMI_10_2_PEER_AUTH = 0x00000001,\n\tWMI_10_2_PEER_QOS = 0x00000002,\n\tWMI_10_2_PEER_NEED_PTK_4_WAY = 0x00000004,\n\tWMI_10_2_PEER_NEED_GTK_2_WAY = 0x00000010,\n\tWMI_10_2_PEER_APSD = 0x00000800,\n\tWMI_10_2_PEER_HT = 0x00001000,\n\tWMI_10_2_PEER_40MHZ = 0x00002000,\n\tWMI_10_2_PEER_STBC = 0x00008000,\n\tWMI_10_2_PEER_LDPC = 0x00010000,\n\tWMI_10_2_PEER_DYN_MIMOPS = 0x00020000,\n\tWMI_10_2_PEER_STATIC_MIMOPS = 0x00040000,\n\tWMI_10_2_PEER_SPATIAL_MUX = 0x00200000,\n\tWMI_10_2_PEER_VHT = 0x02000000,\n\tWMI_10_2_PEER_80MHZ = 0x04000000,\n\tWMI_10_2_PEER_VHT_2G = 0x08000000,\n\tWMI_10_2_PEER_PMF = 0x10000000,\n\tWMI_10_2_PEER_160MHZ = 0x20000000\n};\n\n \n#define WMI_RC_DS_FLAG          0x01\n#define WMI_RC_CW40_FLAG        0x02\n#define WMI_RC_SGI_FLAG         0x04\n#define WMI_RC_HT_FLAG          0x08\n#define WMI_RC_RTSCTS_FLAG      0x10\n#define WMI_RC_TX_STBC_FLAG     0x20\n#define WMI_RC_RX_STBC_FLAG     0xC0\n#define WMI_RC_RX_STBC_FLAG_S   6\n#define WMI_RC_WEP_TKIP_FLAG    0x100\n#define WMI_RC_TS_FLAG          0x200\n#define WMI_RC_UAPSD_FLAG       0x400\n\n \n#define ATH10K_MAX_HW_LISTEN_INTERVAL 5\n\nstruct wmi_common_peer_assoc_complete_cmd {\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 vdev_id;\n\t__le32 peer_new_assoc;  \n\t__le32 peer_associd;  \n\t__le32 peer_flags;\n\t__le32 peer_caps;  \n\t__le32 peer_listen_intval;\n\t__le32 peer_ht_caps;\n\t__le32 peer_max_mpdu;\n\t__le32 peer_mpdu_density;  \n\t__le32 peer_rate_caps;\n\tstruct wmi_rate_set peer_legacy_rates;\n\tstruct wmi_rate_set peer_ht_rates;\n\t__le32 peer_nss;  \n\t__le32 peer_vht_caps;\n\t__le32 peer_phymode;\n\tstruct wmi_vht_rate_set peer_vht_rates;\n};\n\nstruct wmi_main_peer_assoc_complete_cmd {\n\tstruct wmi_common_peer_assoc_complete_cmd cmd;\n\n\t \n\t__le32 peer_ht_info[2];\n} __packed;\n\nstruct wmi_10_1_peer_assoc_complete_cmd {\n\tstruct wmi_common_peer_assoc_complete_cmd cmd;\n} __packed;\n\n#define WMI_PEER_ASSOC_INFO0_MAX_MCS_IDX_LSB 0\n#define WMI_PEER_ASSOC_INFO0_MAX_MCS_IDX_MASK 0x0f\n#define WMI_PEER_ASSOC_INFO0_MAX_NSS_LSB 4\n#define WMI_PEER_ASSOC_INFO0_MAX_NSS_MASK 0xf0\n\nstruct wmi_10_2_peer_assoc_complete_cmd {\n\tstruct wmi_common_peer_assoc_complete_cmd cmd;\n\t__le32 info0;  \n} __packed;\n\n \n#define WMI_PEER_NSS_MAP_ENABLE\tBIT(31)\n#define WMI_PEER_NSS_160MHZ_MASK\tGENMASK(2, 0)\n#define WMI_PEER_NSS_80_80MHZ_MASK\tGENMASK(5, 3)\n\nstruct wmi_10_4_peer_assoc_complete_cmd {\n\tstruct wmi_10_2_peer_assoc_complete_cmd cmd;\n\t__le32 peer_bw_rxnss_override;\n} __packed;\n\nstruct wmi_peer_assoc_complete_arg {\n\tu8 addr[ETH_ALEN];\n\tu32 vdev_id;\n\tbool peer_reassoc;\n\tu16 peer_aid;\n\tu32 peer_flags;  \n\tu16 peer_caps;\n\tu32 peer_listen_intval;\n\tu32 peer_ht_caps;\n\tu32 peer_max_mpdu;\n\tu32 peer_mpdu_density;  \n\tu32 peer_rate_caps;  \n\tstruct wmi_rate_set_arg peer_legacy_rates;\n\tstruct wmi_rate_set_arg peer_ht_rates;\n\tu32 peer_num_spatial_streams;\n\tu32 peer_vht_caps;\n\tenum wmi_phy_mode peer_phymode;\n\tstruct wmi_vht_rate_set_arg peer_vht_rates;\n\tu32 peer_bw_rxnss_override;\n};\n\nstruct wmi_peer_add_wds_entry_cmd {\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\tstruct wmi_mac_addr wds_macaddr;\n} __packed;\n\nstruct wmi_peer_remove_wds_entry_cmd {\n\t \n\tstruct wmi_mac_addr wds_macaddr;\n} __packed;\n\nstruct wmi_peer_q_empty_callback_event {\n\t \n\tstruct wmi_mac_addr peer_macaddr;\n} __packed;\n\n \nstruct wmi_chan_info_event {\n\t__le32 err_code;\n\t__le32 freq;\n\t__le32 cmd_flags;\n\t__le32 noise_floor;\n\t__le32 rx_clear_count;\n\t__le32 cycle_count;\n} __packed;\n\nstruct wmi_10_4_chan_info_event {\n\t__le32 err_code;\n\t__le32 freq;\n\t__le32 cmd_flags;\n\t__le32 noise_floor;\n\t__le32 rx_clear_count;\n\t__le32 cycle_count;\n\t__le32 chan_tx_pwr_range;\n\t__le32 chan_tx_pwr_tp;\n\t__le32 rx_frame_count;\n} __packed;\n\nstruct wmi_peer_sta_kickout_event {\n\tstruct wmi_mac_addr peer_macaddr;\n} __packed;\n\n#define WMI_CHAN_INFO_FLAG_COMPLETE BIT(0)\n#define WMI_CHAN_INFO_FLAG_PRE_COMPLETE BIT(1)\n\n \n#define BCN_FLT_MAX_SUPPORTED_IES\t256\n#define BCN_FLT_MAX_ELEMS_IE_LIST\t(BCN_FLT_MAX_SUPPORTED_IES / 32)\n\nstruct bss_bcn_stats {\n\t__le32 vdev_id;\n\t__le32 bss_bcnsdropped;\n\t__le32 bss_bcnsdelivered;\n} __packed;\n\nstruct bcn_filter_stats {\n\t__le32 bcns_dropped;\n\t__le32 bcns_delivered;\n\t__le32 activefilters;\n\tstruct bss_bcn_stats bss_stats;\n} __packed;\n\nstruct wmi_add_bcn_filter_cmd {\n\tu32 vdev_id;\n\tu32 ie_map[BCN_FLT_MAX_ELEMS_IE_LIST];\n} __packed;\n\nenum wmi_sta_keepalive_method {\n\tWMI_STA_KEEPALIVE_METHOD_NULL_FRAME = 1,\n\tWMI_STA_KEEPALIVE_METHOD_UNSOLICITATED_ARP_RESPONSE = 2,\n};\n\n#define WMI_STA_KEEPALIVE_INTERVAL_DISABLE 0\n\n \n#define WMI_STA_KEEPALIVE_INTERVAL_MAX_SECONDS 0xffff\n\n \nstruct wmi_sta_keepalive_arp_resp {\n\t__be32 src_ip4_addr;\n\t__be32 dest_ip4_addr;\n\tstruct wmi_mac_addr dest_mac_addr;\n} __packed;\n\nstruct wmi_sta_keepalive_cmd {\n\t__le32 vdev_id;\n\t__le32 enabled;\n\t__le32 method;  \n\t__le32 interval;  \n\tstruct wmi_sta_keepalive_arp_resp arp_resp;\n} __packed;\n\nstruct wmi_sta_keepalive_arg {\n\tu32 vdev_id;\n\tu32 enabled;\n\tu32 method;\n\tu32 interval;\n\t__be32 src_ip4_addr;\n\t__be32 dest_ip4_addr;\n\tconst u8 dest_mac_addr[ETH_ALEN];\n};\n\nenum wmi_force_fw_hang_type {\n\tWMI_FORCE_FW_HANG_ASSERT = 1,\n\tWMI_FORCE_FW_HANG_NO_DETECT,\n\tWMI_FORCE_FW_HANG_CTRL_EP_FULL,\n\tWMI_FORCE_FW_HANG_EMPTY_POINT,\n\tWMI_FORCE_FW_HANG_STACK_OVERFLOW,\n\tWMI_FORCE_FW_HANG_INFINITE_LOOP,\n};\n\n#define WMI_FORCE_FW_HANG_RANDOM_TIME 0xFFFFFFFF\n\nstruct wmi_force_fw_hang_cmd {\n\t__le32 type;\n\t__le32 delay_ms;\n} __packed;\n\nenum wmi_pdev_reset_mode_type {\n\tWMI_RST_MODE_TX_FLUSH = 1,\n\tWMI_RST_MODE_WARM_RESET,\n\tWMI_RST_MODE_COLD_RESET,\n\tWMI_RST_MODE_WARM_RESET_RESTORE_CAL,\n\tWMI_RST_MODE_COLD_RESET_RESTORE_CAL,\n\tWMI_RST_MODE_MAX,\n};\n\nenum ath10k_dbglog_level {\n\tATH10K_DBGLOG_LEVEL_VERBOSE = 0,\n\tATH10K_DBGLOG_LEVEL_INFO = 1,\n\tATH10K_DBGLOG_LEVEL_WARN = 2,\n\tATH10K_DBGLOG_LEVEL_ERR = 3,\n};\n\n \n#define ATH10K_DBGLOG_CFG_VAP_LOG_LSB\t\t0\n#define ATH10K_DBGLOG_CFG_VAP_LOG_MASK\t\t0x0000ffff\n\n \n#define ATH10K_DBGLOG_CFG_REPORTING_ENABLE_LSB\t16\n#define ATH10K_DBGLOG_CFG_REPORTING_ENABLE_MASK\t0x00010000\n\n \n#define ATH10K_DBGLOG_CFG_RESOLUTION_LSB\t17\n#define ATH10K_DBGLOG_CFG_RESOLUTION_MASK\t0x000E0000\n\n \n#define ATH10K_DBGLOG_CFG_REPORT_SIZE_LSB\t20\n#define ATH10K_DBGLOG_CFG_REPORT_SIZE_MASK\t0x0ff00000\n\n \n#define ATH10K_DBGLOG_CFG_LOG_LVL_LSB\t\t28\n#define ATH10K_DBGLOG_CFG_LOG_LVL_MASK\t\t0x70000000\n\n \nstruct wmi_dbglog_cfg_cmd {\n\t \n\t__le32 module_enable;\n\n\t \n\t__le32 config_enable;\n\n\t \n\t__le32 module_valid;\n\n\t \n\t__le32 config_valid;\n} __packed;\n\nstruct wmi_10_4_dbglog_cfg_cmd {\n\t \n\t__le64 module_enable;\n\n\t \n\t__le32 config_enable;\n\n\t \n\t__le64 module_valid;\n\n\t \n\t__le32 config_valid;\n} __packed;\n\nenum wmi_roam_reason {\n\tWMI_ROAM_REASON_BETTER_AP = 1,\n\tWMI_ROAM_REASON_BEACON_MISS = 2,\n\tWMI_ROAM_REASON_LOW_RSSI = 3,\n\tWMI_ROAM_REASON_SUITABLE_AP_FOUND = 4,\n\tWMI_ROAM_REASON_HO_FAILED = 5,\n\n\t \n\tWMI_ROAM_REASON_MAX,\n};\n\nstruct wmi_roam_ev {\n\t__le32 vdev_id;\n\t__le32 reason;\n} __packed;\n\n#define ATH10K_FRAGMT_THRESHOLD_MIN\t540\n#define ATH10K_FRAGMT_THRESHOLD_MAX\t2346\n\n#define WMI_MAX_EVENT 0x1000\n \n#define WMI_SKB_HEADROOM sizeof(struct wmi_cmd_hdr)\n\n \n#define ATH10K_DEFAULT_ATIM 0\n\n#define WMI_MAX_MEM_REQS 16\n\nstruct wmi_scan_ev_arg {\n\t__le32 event_type;  \n\t__le32 reason;  \n\t__le32 channel_freq;  \n\t__le32 scan_req_id;\n\t__le32 scan_id;\n\t__le32 vdev_id;\n};\n\nstruct mgmt_tx_compl_params {\n\tu32 desc_id;\n\tu32 status;\n\tu32 ppdu_id;\n\tint ack_rssi;\n};\n\nstruct wmi_tlv_mgmt_tx_compl_ev_arg {\n\t__le32 desc_id;\n\t__le32 status;\n\t__le32 pdev_id;\n\t__le32 ppdu_id;\n\t__le32 ack_rssi;\n};\n\nstruct wmi_tlv_mgmt_tx_bundle_compl_ev_arg {\n\t__le32 num_reports;\n\tconst __le32 *desc_ids;\n\tconst __le32 *status;\n\tconst __le32 *ppdu_ids;\n\tconst __le32 *ack_rssi;\n};\n\nstruct wmi_peer_delete_resp_ev_arg {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_addr;\n};\n\n#define WMI_MGMT_RX_NUM_RSSI 4\nstruct wmi_mgmt_rx_ev_arg {\n\t__le32 channel;\n\t__le32 snr;\n\t__le32 rate;\n\t__le32 phy_mode;\n\t__le32 buf_len;\n\t__le32 status;  \n\tstruct wmi_mgmt_rx_ext_info ext_info;\n\t__le32 rssi[WMI_MGMT_RX_NUM_RSSI];\n};\n\nstruct wmi_ch_info_ev_arg {\n\t__le32 err_code;\n\t__le32 freq;\n\t__le32 cmd_flags;\n\t__le32 noise_floor;\n\t__le32 rx_clear_count;\n\t__le32 cycle_count;\n\t__le32 chan_tx_pwr_range;\n\t__le32 chan_tx_pwr_tp;\n\t__le32 rx_frame_count;\n\t__le32 my_bss_rx_cycle_count;\n\t__le32 rx_11b_mode_data_duration;\n\t__le32 tx_frame_cnt;\n\t__le32 mac_clk_mhz;\n};\n\n \nenum wmi_vdev_start_status {\n\tWMI_VDEV_START_OK = 0,\n\tWMI_VDEV_START_CHAN_INVALID,\n};\n\nstruct wmi_vdev_start_ev_arg {\n\t__le32 vdev_id;\n\t__le32 req_id;\n\t__le32 resp_type;  \n\t__le32 status;  \n};\n\nstruct wmi_peer_kick_ev_arg {\n\tconst u8 *mac_addr;\n};\n\nstruct wmi_swba_ev_arg {\n\t__le32 vdev_map;\n\tstruct wmi_tim_info_arg tim_info[WMI_MAX_AP_VDEV];\n\tconst struct wmi_p2p_noa_info *noa_info[WMI_MAX_AP_VDEV];\n};\n\nstruct wmi_phyerr_ev_arg {\n\tu32 tsf_timestamp;\n\tu16 freq1;\n\tu16 freq2;\n\tu8 rssi_combined;\n\tu8 chan_width_mhz;\n\tu8 phy_err_code;\n\tu16 nf_chains[4];\n\tu32 buf_len;\n\tconst u8 *buf;\n\tu8 hdr_len;\n};\n\nstruct wmi_phyerr_hdr_arg {\n\tu32 num_phyerrs;\n\tu32 tsf_l32;\n\tu32 tsf_u32;\n\tu32 buf_len;\n\tconst void *phyerrs;\n};\n\nstruct wmi_dfs_status_ev_arg {\n\tu32 status;\n};\n\nstruct wmi_svc_rdy_ev_arg {\n\t__le32 min_tx_power;\n\t__le32 max_tx_power;\n\t__le32 ht_cap;\n\t__le32 vht_cap;\n\t__le32 vht_supp_mcs;\n\t__le32 sw_ver0;\n\t__le32 sw_ver1;\n\t__le32 fw_build;\n\t__le32 phy_capab;\n\t__le32 num_rf_chains;\n\t__le32 eeprom_rd;\n\t__le32 num_mem_reqs;\n\t__le32 low_2ghz_chan;\n\t__le32 high_2ghz_chan;\n\t__le32 low_5ghz_chan;\n\t__le32 high_5ghz_chan;\n\t__le32 sys_cap_info;\n\tconst __le32 *service_map;\n\tsize_t service_map_len;\n\tconst struct wlan_host_mem_req *mem_reqs[WMI_MAX_MEM_REQS];\n};\n\nstruct wmi_svc_avail_ev_arg {\n\tbool service_map_ext_valid;\n\t__le32 service_map_ext_len;\n\tconst __le32 *service_map_ext;\n};\n\nstruct wmi_rdy_ev_arg {\n\t__le32 sw_version;\n\t__le32 abi_version;\n\t__le32 status;\n\tconst u8 *mac_addr;\n};\n\nstruct wmi_roam_ev_arg {\n\t__le32 vdev_id;\n\t__le32 reason;\n\t__le32 rssi;\n};\n\nstruct wmi_echo_ev_arg {\n\t__le32 value;\n};\n\nstruct wmi_pdev_temperature_event {\n\t \n\t__le32 temperature;\n} __packed;\n\nstruct wmi_pdev_bss_chan_info_event {\n\t__le32 freq;\n\t__le32 noise_floor;\n\t__le64 cycle_busy;\n\t__le64 cycle_total;\n\t__le64 cycle_tx;\n\t__le64 cycle_rx;\n\t__le64 cycle_rx_bss;\n\t__le32 reserved;\n} __packed;\n\n \nenum wmi_wow_wakeup_event {\n\tWOW_BMISS_EVENT = 0,\n\tWOW_BETTER_AP_EVENT,\n\tWOW_DEAUTH_RECVD_EVENT,\n\tWOW_MAGIC_PKT_RECVD_EVENT,\n\tWOW_GTK_ERR_EVENT,\n\tWOW_FOURWAY_HSHAKE_EVENT,\n\tWOW_EAPOL_RECVD_EVENT,\n\tWOW_NLO_DETECTED_EVENT,\n\tWOW_DISASSOC_RECVD_EVENT,\n\tWOW_PATTERN_MATCH_EVENT,\n\tWOW_CSA_IE_EVENT,\n\tWOW_PROBE_REQ_WPS_IE_EVENT,\n\tWOW_AUTH_REQ_EVENT,\n\tWOW_ASSOC_REQ_EVENT,\n\tWOW_HTT_EVENT,\n\tWOW_RA_MATCH_EVENT,\n\tWOW_HOST_AUTO_SHUTDOWN_EVENT,\n\tWOW_IOAC_MAGIC_EVENT,\n\tWOW_IOAC_SHORT_EVENT,\n\tWOW_IOAC_EXTEND_EVENT,\n\tWOW_IOAC_TIMER_EVENT,\n\tWOW_DFS_PHYERR_RADAR_EVENT,\n\tWOW_BEACON_EVENT,\n\tWOW_CLIENT_KICKOUT_EVENT,\n\tWOW_EVENT_MAX,\n};\n\n#define C2S(x) case x: return #x\n\nstatic inline const char *wow_wakeup_event(enum wmi_wow_wakeup_event ev)\n{\n\tswitch (ev) {\n\tC2S(WOW_BMISS_EVENT);\n\tC2S(WOW_BETTER_AP_EVENT);\n\tC2S(WOW_DEAUTH_RECVD_EVENT);\n\tC2S(WOW_MAGIC_PKT_RECVD_EVENT);\n\tC2S(WOW_GTK_ERR_EVENT);\n\tC2S(WOW_FOURWAY_HSHAKE_EVENT);\n\tC2S(WOW_EAPOL_RECVD_EVENT);\n\tC2S(WOW_NLO_DETECTED_EVENT);\n\tC2S(WOW_DISASSOC_RECVD_EVENT);\n\tC2S(WOW_PATTERN_MATCH_EVENT);\n\tC2S(WOW_CSA_IE_EVENT);\n\tC2S(WOW_PROBE_REQ_WPS_IE_EVENT);\n\tC2S(WOW_AUTH_REQ_EVENT);\n\tC2S(WOW_ASSOC_REQ_EVENT);\n\tC2S(WOW_HTT_EVENT);\n\tC2S(WOW_RA_MATCH_EVENT);\n\tC2S(WOW_HOST_AUTO_SHUTDOWN_EVENT);\n\tC2S(WOW_IOAC_MAGIC_EVENT);\n\tC2S(WOW_IOAC_SHORT_EVENT);\n\tC2S(WOW_IOAC_EXTEND_EVENT);\n\tC2S(WOW_IOAC_TIMER_EVENT);\n\tC2S(WOW_DFS_PHYERR_RADAR_EVENT);\n\tC2S(WOW_BEACON_EVENT);\n\tC2S(WOW_CLIENT_KICKOUT_EVENT);\n\tC2S(WOW_EVENT_MAX);\n\tdefault:\n\t\treturn NULL;\n\t}\n}\n\nenum wmi_wow_wake_reason {\n\tWOW_REASON_UNSPECIFIED = -1,\n\tWOW_REASON_NLOD = 0,\n\tWOW_REASON_AP_ASSOC_LOST,\n\tWOW_REASON_LOW_RSSI,\n\tWOW_REASON_DEAUTH_RECVD,\n\tWOW_REASON_DISASSOC_RECVD,\n\tWOW_REASON_GTK_HS_ERR,\n\tWOW_REASON_EAP_REQ,\n\tWOW_REASON_FOURWAY_HS_RECV,\n\tWOW_REASON_TIMER_INTR_RECV,\n\tWOW_REASON_PATTERN_MATCH_FOUND,\n\tWOW_REASON_RECV_MAGIC_PATTERN,\n\tWOW_REASON_P2P_DISC,\n\tWOW_REASON_WLAN_HB,\n\tWOW_REASON_CSA_EVENT,\n\tWOW_REASON_PROBE_REQ_WPS_IE_RECV,\n\tWOW_REASON_AUTH_REQ_RECV,\n\tWOW_REASON_ASSOC_REQ_RECV,\n\tWOW_REASON_HTT_EVENT,\n\tWOW_REASON_RA_MATCH,\n\tWOW_REASON_HOST_AUTO_SHUTDOWN,\n\tWOW_REASON_IOAC_MAGIC_EVENT,\n\tWOW_REASON_IOAC_SHORT_EVENT,\n\tWOW_REASON_IOAC_EXTEND_EVENT,\n\tWOW_REASON_IOAC_TIMER_EVENT,\n\tWOW_REASON_ROAM_HO,\n\tWOW_REASON_DFS_PHYERR_RADADR_EVENT,\n\tWOW_REASON_BEACON_RECV,\n\tWOW_REASON_CLIENT_KICKOUT_EVENT,\n\tWOW_REASON_DEBUG_TEST = 0xFF,\n};\n\nstatic inline const char *wow_reason(enum wmi_wow_wake_reason reason)\n{\n\tswitch (reason) {\n\tC2S(WOW_REASON_UNSPECIFIED);\n\tC2S(WOW_REASON_NLOD);\n\tC2S(WOW_REASON_AP_ASSOC_LOST);\n\tC2S(WOW_REASON_LOW_RSSI);\n\tC2S(WOW_REASON_DEAUTH_RECVD);\n\tC2S(WOW_REASON_DISASSOC_RECVD);\n\tC2S(WOW_REASON_GTK_HS_ERR);\n\tC2S(WOW_REASON_EAP_REQ);\n\tC2S(WOW_REASON_FOURWAY_HS_RECV);\n\tC2S(WOW_REASON_TIMER_INTR_RECV);\n\tC2S(WOW_REASON_PATTERN_MATCH_FOUND);\n\tC2S(WOW_REASON_RECV_MAGIC_PATTERN);\n\tC2S(WOW_REASON_P2P_DISC);\n\tC2S(WOW_REASON_WLAN_HB);\n\tC2S(WOW_REASON_CSA_EVENT);\n\tC2S(WOW_REASON_PROBE_REQ_WPS_IE_RECV);\n\tC2S(WOW_REASON_AUTH_REQ_RECV);\n\tC2S(WOW_REASON_ASSOC_REQ_RECV);\n\tC2S(WOW_REASON_HTT_EVENT);\n\tC2S(WOW_REASON_RA_MATCH);\n\tC2S(WOW_REASON_HOST_AUTO_SHUTDOWN);\n\tC2S(WOW_REASON_IOAC_MAGIC_EVENT);\n\tC2S(WOW_REASON_IOAC_SHORT_EVENT);\n\tC2S(WOW_REASON_IOAC_EXTEND_EVENT);\n\tC2S(WOW_REASON_IOAC_TIMER_EVENT);\n\tC2S(WOW_REASON_ROAM_HO);\n\tC2S(WOW_REASON_DFS_PHYERR_RADADR_EVENT);\n\tC2S(WOW_REASON_BEACON_RECV);\n\tC2S(WOW_REASON_CLIENT_KICKOUT_EVENT);\n\tC2S(WOW_REASON_DEBUG_TEST);\n\tdefault:\n\t\treturn NULL;\n\t}\n}\n\n#undef C2S\n\nstruct wmi_wow_ev_arg {\n\tu32 vdev_id;\n\tu32 flag;\n\tenum wmi_wow_wake_reason wake_reason;\n\tu32 data_len;\n};\n\n#define WOW_MIN_PATTERN_SIZE\t1\n#define WOW_MAX_PATTERN_SIZE\t148\n#define WOW_MAX_PKT_OFFSET\t128\n#define WOW_HDR_LEN\t(sizeof(struct ieee80211_hdr_3addr) + \\\n\tsizeof(struct rfc1042_hdr))\n#define WOW_MAX_REDUCE\t(WOW_HDR_LEN - sizeof(struct ethhdr) - \\\n\toffsetof(struct ieee80211_hdr_3addr, addr1))\n\nenum wmi_tdls_state {\n\tWMI_TDLS_DISABLE,\n\tWMI_TDLS_ENABLE_PASSIVE,\n\tWMI_TDLS_ENABLE_ACTIVE,\n\tWMI_TDLS_ENABLE_ACTIVE_EXTERNAL_CONTROL,\n};\n\nenum wmi_tdls_peer_state {\n\tWMI_TDLS_PEER_STATE_PEERING,\n\tWMI_TDLS_PEER_STATE_CONNECTED,\n\tWMI_TDLS_PEER_STATE_TEARDOWN,\n};\n\nstruct wmi_tdls_peer_update_cmd_arg {\n\tu32 vdev_id;\n\tenum wmi_tdls_peer_state peer_state;\n\tu8 addr[ETH_ALEN];\n};\n\n#define WMI_TDLS_MAX_SUPP_OPER_CLASSES 32\n\n#define WMI_TDLS_PEER_SP_MASK\t0x60\n#define WMI_TDLS_PEER_SP_LSB\t5\n\nenum wmi_tdls_options {\n\tWMI_TDLS_OFFCHAN_EN = BIT(0),\n\tWMI_TDLS_BUFFER_STA_EN = BIT(1),\n\tWMI_TDLS_SLEEP_STA_EN = BIT(2),\n};\n\nenum {\n\tWMI_TDLS_PEER_QOS_AC_VO = BIT(0),\n\tWMI_TDLS_PEER_QOS_AC_VI = BIT(1),\n\tWMI_TDLS_PEER_QOS_AC_BK = BIT(2),\n\tWMI_TDLS_PEER_QOS_AC_BE = BIT(3),\n};\n\nstruct wmi_tdls_peer_capab_arg {\n\tu8 peer_uapsd_queues;\n\tu8 peer_max_sp;\n\tu32 buff_sta_support;\n\tu32 off_chan_support;\n\tu32 peer_curr_operclass;\n\tu32 self_curr_operclass;\n\tu32 peer_chan_len;\n\tu32 peer_operclass_len;\n\tu8 peer_operclass[WMI_TDLS_MAX_SUPP_OPER_CLASSES];\n\tu32 is_peer_responder;\n\tu32 pref_offchan_num;\n\tu32 pref_offchan_bw;\n};\n\nstruct wmi_10_4_tdls_set_state_cmd {\n\t__le32 vdev_id;\n\t__le32 state;\n\t__le32 notification_interval_ms;\n\t__le32 tx_discovery_threshold;\n\t__le32 tx_teardown_threshold;\n\t__le32 rssi_teardown_threshold;\n\t__le32 rssi_delta;\n\t__le32 tdls_options;\n\t__le32 tdls_peer_traffic_ind_window;\n\t__le32 tdls_peer_traffic_response_timeout_ms;\n\t__le32 tdls_puapsd_mask;\n\t__le32 tdls_puapsd_inactivity_time_ms;\n\t__le32 tdls_puapsd_rx_frame_threshold;\n\t__le32 teardown_notification_ms;\n\t__le32 tdls_peer_kickout_threshold;\n} __packed;\n\nstruct wmi_tdls_peer_capabilities {\n\t__le32 peer_qos;\n\t__le32 buff_sta_support;\n\t__le32 off_chan_support;\n\t__le32 peer_curr_operclass;\n\t__le32 self_curr_operclass;\n\t__le32 peer_chan_len;\n\t__le32 peer_operclass_len;\n\tu8 peer_operclass[WMI_TDLS_MAX_SUPP_OPER_CLASSES];\n\t__le32 is_peer_responder;\n\t__le32 pref_offchan_num;\n\t__le32 pref_offchan_bw;\n\tstruct wmi_channel peer_chan_list[1];\n} __packed;\n\nstruct wmi_10_4_tdls_peer_update_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 peer_state;\n\t__le32 reserved[4];\n\tstruct wmi_tdls_peer_capabilities peer_capab;\n} __packed;\n\nenum wmi_tdls_peer_reason {\n\tWMI_TDLS_TEARDOWN_REASON_TX,\n\tWMI_TDLS_TEARDOWN_REASON_RSSI,\n\tWMI_TDLS_TEARDOWN_REASON_SCAN,\n\tWMI_TDLS_DISCONNECTED_REASON_PEER_DELETE,\n\tWMI_TDLS_TEARDOWN_REASON_PTR_TIMEOUT,\n\tWMI_TDLS_TEARDOWN_REASON_BAD_PTR,\n\tWMI_TDLS_TEARDOWN_REASON_NO_RESPONSE,\n\tWMI_TDLS_ENTER_BUF_STA,\n\tWMI_TDLS_EXIT_BUF_STA,\n\tWMI_TDLS_ENTER_BT_BUSY_MODE,\n\tWMI_TDLS_EXIT_BT_BUSY_MODE,\n\tWMI_TDLS_SCAN_STARTED_EVENT,\n\tWMI_TDLS_SCAN_COMPLETED_EVENT,\n};\n\nenum wmi_tdls_peer_notification {\n\tWMI_TDLS_SHOULD_DISCOVER,\n\tWMI_TDLS_SHOULD_TEARDOWN,\n\tWMI_TDLS_PEER_DISCONNECTED,\n\tWMI_TDLS_CONNECTION_TRACKER_NOTIFICATION,\n};\n\nstruct wmi_tdls_peer_event {\n\tstruct wmi_mac_addr peer_macaddr;\n\t \n\t__le32 peer_status;\n\t \n\t__le32 peer_reason;\n\t__le32 vdev_id;\n} __packed;\n\nenum wmi_tid_aggr_control_conf {\n\tWMI_TID_CONFIG_AGGR_CONTROL_IGNORE,\n\tWMI_TID_CONFIG_AGGR_CONTROL_ENABLE,\n\tWMI_TID_CONFIG_AGGR_CONTROL_DISABLE,\n};\n\nenum wmi_noack_tid_conf {\n\tWMI_NOACK_TID_CONFIG_IGNORE_ACK_POLICY,\n\tWMI_PEER_TID_CONFIG_ACK,\n\tWMI_PEER_TID_CONFIG_NOACK,\n};\n\nenum wmi_tid_rate_ctrl_conf {\n\tWMI_TID_CONFIG_RATE_CONTROL_IGNORE,\n\tWMI_TID_CONFIG_RATE_CONTROL_AUTO,\n\tWMI_TID_CONFIG_RATE_CONTROL_FIXED_RATE,\n\tWMI_TID_CONFIG_RATE_CONTROL_DEFAULT_LOWEST_RATE,\n\tWMI_PEER_TID_CONFIG_RATE_UPPER_CAP,\n};\n\nenum wmi_tid_rtscts_control_conf {\n\tWMI_TID_CONFIG_RTSCTS_CONTROL_ENABLE,\n\tWMI_TID_CONFIG_RTSCTS_CONTROL_DISABLE,\n};\n\nenum wmi_ext_tid_config_map {\n\tWMI_EXT_TID_RTS_CTS_CONFIG = BIT(0),\n};\n\nstruct wmi_per_peer_per_tid_cfg_arg {\n\tu32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\tu32 tid;\n\tenum wmi_noack_tid_conf ack_policy;\n\tenum wmi_tid_aggr_control_conf aggr_control;\n\tu8 rate_ctrl;\n\tu32 retry_count;\n\tu32 rcode_flags;\n\tu32 ext_tid_cfg_bitmap;\n\tu32 rtscts_ctrl;\n};\n\nstruct wmi_peer_per_tid_cfg_cmd {\n\t__le32 vdev_id;\n\tstruct wmi_mac_addr peer_macaddr;\n\t__le32 tid;\n\n\t \n\t__le32 ack_policy;\n\n\t \n\t__le32 aggr_control;\n\n\t \n\t__le32 rate_control;\n\t__le32 rcode_flags;\n\t__le32 retry_count;\n\n\t \n\t__le32 ext_tid_cfg_bitmap;\n\n\t \n\t__le32 rtscts_ctrl;\n} __packed;\n\nenum wmi_txbf_conf {\n\tWMI_TXBF_CONF_UNSUPPORTED,\n\tWMI_TXBF_CONF_BEFORE_ASSOC,\n\tWMI_TXBF_CONF_AFTER_ASSOC,\n};\n\n#define\tWMI_CCA_DETECT_LEVEL_AUTO\t0\n#define\tWMI_CCA_DETECT_MARGIN_AUTO\t0\n\nstruct wmi_pdev_set_adaptive_cca_params {\n\t__le32 enable;\n\t__le32 cca_detect_level;\n\t__le32 cca_detect_margin;\n} __packed;\n\n#define WMI_PNO_MAX_SCHED_SCAN_PLANS      2\n#define WMI_PNO_MAX_SCHED_SCAN_PLAN_INT   7200\n#define WMI_PNO_MAX_SCHED_SCAN_PLAN_ITRNS 100\n#define WMI_PNO_MAX_NETW_CHANNELS         26\n#define WMI_PNO_MAX_NETW_CHANNELS_EX      60\n#define WMI_PNO_MAX_SUPP_NETWORKS         WLAN_SCAN_PARAMS_MAX_SSID\n#define WMI_PNO_MAX_IE_LENGTH             WLAN_SCAN_PARAMS_MAX_IE_LEN\n\n \n#define WMI_PNO_MAX_PB_REQ_SIZE    450\n\n#define WMI_PNO_24G_DEFAULT_CH     1\n#define WMI_PNO_5G_DEFAULT_CH      36\n\n#define WMI_ACTIVE_MAX_CHANNEL_TIME 40\n#define WMI_PASSIVE_MAX_CHANNEL_TIME   110\n\n \nenum wmi_SSID_bcast_type {\n\tBCAST_UNKNOWN      = 0,\n\tBCAST_NORMAL       = 1,\n\tBCAST_HIDDEN       = 2,\n};\n\nstruct wmi_network_type {\n\tstruct wmi_ssid ssid;\n\tu32 authentication;\n\tu32 encryption;\n\tu32 bcast_nw_type;\n\tu8 channel_count;\n\tu16 channels[WMI_PNO_MAX_NETW_CHANNELS_EX];\n\ts32 rssi_threshold;\n} __packed;\n\nstruct wmi_pno_scan_req {\n\tu8 enable;\n\tu8 vdev_id;\n\tu8 uc_networks_count;\n\tstruct wmi_network_type a_networks[WMI_PNO_MAX_SUPP_NETWORKS];\n\tu32 fast_scan_period;\n\tu32 slow_scan_period;\n\tu8 fast_scan_max_cycles;\n\n\tbool do_passive_scan;\n\n\tu32 delay_start_time;\n\tu32 active_min_time;\n\tu32 active_max_time;\n\tu32 passive_min_time;\n\tu32 passive_max_time;\n\n\t \n\tu32 enable_pno_scan_randomization;\n\tu8 mac_addr[ETH_ALEN];\n\tu8 mac_addr_mask[ETH_ALEN];\n} __packed;\n\nenum wmi_host_platform_type {\n\tWMI_HOST_PLATFORM_HIGH_PERF,\n\tWMI_HOST_PLATFORM_LOW_PERF,\n};\n\nenum wmi_bss_survey_req_type {\n\tWMI_BSS_SURVEY_REQ_TYPE_READ = 1,\n\tWMI_BSS_SURVEY_REQ_TYPE_READ_CLEAR,\n};\n\nstruct wmi_pdev_chan_info_req_cmd {\n\t__le32 type;\n\t__le32 reserved;\n} __packed;\n\n \nstruct wmi_bb_timing_cfg_arg {\n\t \n\tu32 bb_tx_timing;\n\n\t \n\tu32 bb_xpa_timing;\n};\n\nstruct wmi_pdev_bb_timing_cfg_cmd {\n\t \n\t__le32 bb_tx_timing;\n\n\t \n\t__le32 bb_xpa_timing;\n} __packed;\n\nstruct ath10k;\nstruct ath10k_vif;\nstruct ath10k_fw_stats_pdev;\nstruct ath10k_fw_stats_peer;\nstruct ath10k_fw_stats;\n\nint ath10k_wmi_attach(struct ath10k *ar);\nvoid ath10k_wmi_detach(struct ath10k *ar);\nvoid ath10k_wmi_free_host_mem(struct ath10k *ar);\nint ath10k_wmi_wait_for_service_ready(struct ath10k *ar);\nint ath10k_wmi_wait_for_unified_ready(struct ath10k *ar);\n\nstruct sk_buff *ath10k_wmi_alloc_skb(struct ath10k *ar, u32 len);\nint ath10k_wmi_connect(struct ath10k *ar);\n\nint ath10k_wmi_cmd_send(struct ath10k *ar, struct sk_buff *skb, u32 cmd_id);\nint ath10k_wmi_cmd_send_nowait(struct ath10k *ar, struct sk_buff *skb,\n\t\t\t       u32 cmd_id);\nvoid ath10k_wmi_start_scan_init(struct ath10k *ar, struct wmi_start_scan_arg *arg);\n\nvoid ath10k_wmi_pull_pdev_stats_base(const struct wmi_pdev_stats_base *src,\n\t\t\t\t     struct ath10k_fw_stats_pdev *dst);\nvoid ath10k_wmi_pull_pdev_stats_tx(const struct wmi_pdev_stats_tx *src,\n\t\t\t\t   struct ath10k_fw_stats_pdev *dst);\nvoid ath10k_wmi_pull_pdev_stats_rx(const struct wmi_pdev_stats_rx *src,\n\t\t\t\t   struct ath10k_fw_stats_pdev *dst);\nvoid ath10k_wmi_pull_pdev_stats_extra(const struct wmi_pdev_stats_extra *src,\n\t\t\t\t      struct ath10k_fw_stats_pdev *dst);\nvoid ath10k_wmi_pull_peer_stats(const struct wmi_peer_stats *src,\n\t\t\t\tstruct ath10k_fw_stats_peer *dst);\nvoid ath10k_wmi_put_host_mem_chunks(struct ath10k *ar,\n\t\t\t\t    struct wmi_host_mem_chunks *chunks);\nvoid ath10k_wmi_put_start_scan_common(struct wmi_start_scan_common *cmn,\n\t\t\t\t      const struct wmi_start_scan_arg *arg);\nvoid ath10k_wmi_set_wmm_param(struct wmi_wmm_params *params,\n\t\t\t      const struct wmi_wmm_params_arg *arg);\nvoid ath10k_wmi_put_wmi_channel(struct ath10k *ar, struct wmi_channel *ch,\n\t\t\t\tconst struct wmi_channel_arg *arg);\nint ath10k_wmi_start_scan_verify(const struct wmi_start_scan_arg *arg);\n\nint ath10k_wmi_event_scan(struct ath10k *ar, struct sk_buff *skb);\nint ath10k_wmi_event_mgmt_rx(struct ath10k *ar, struct sk_buff *skb);\nint ath10k_wmi_event_mgmt_tx_compl(struct ath10k *ar, struct sk_buff *skb);\nint ath10k_wmi_event_mgmt_tx_bundle_compl(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_chan_info(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_echo(struct ath10k *ar, struct sk_buff *skb);\nint ath10k_wmi_event_debug_mesg(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_update_stats(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_vdev_start_resp(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_vdev_stopped(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_peer_sta_kickout(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_host_swba(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_tbttoffset_update(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_dfs(struct ath10k *ar,\n\t\t\t  struct wmi_phyerr_ev_arg *phyerr, u64 tsf);\nvoid ath10k_wmi_event_spectral_scan(struct ath10k *ar,\n\t\t\t\t    struct wmi_phyerr_ev_arg *phyerr,\n\t\t\t\t    u64 tsf);\nvoid ath10k_wmi_event_phyerr(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_roam(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_profile_match(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_debug_print(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_pdev_qvit(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_wlan_profile_data(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_rtt_measurement_report(struct ath10k *ar,\n\t\t\t\t\t     struct sk_buff *skb);\nvoid ath10k_wmi_event_tsf_measurement_report(struct ath10k *ar,\n\t\t\t\t\t     struct sk_buff *skb);\nvoid ath10k_wmi_event_rtt_error_report(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_wow_wakeup_host(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_dcs_interference(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_pdev_tpc_config(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_pdev_ftm_intg(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_gtk_offload_status(struct ath10k *ar,\n\t\t\t\t\t struct sk_buff *skb);\nvoid ath10k_wmi_event_gtk_rekey_fail(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_delba_complete(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_addba_complete(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_vdev_install_key_complete(struct ath10k *ar,\n\t\t\t\t\t\tstruct sk_buff *skb);\nvoid ath10k_wmi_event_inst_rssi_stats(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_vdev_standby_req(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_vdev_resume_req(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_service_ready(struct ath10k *ar, struct sk_buff *skb);\nint ath10k_wmi_event_ready(struct ath10k *ar, struct sk_buff *skb);\nvoid ath10k_wmi_event_service_available(struct ath10k *ar, struct sk_buff *skb);\nint ath10k_wmi_op_pull_phyerr_ev(struct ath10k *ar, const void *phyerr_buf,\n\t\t\t\t int left_len, struct wmi_phyerr_ev_arg *arg);\nvoid ath10k_wmi_main_op_fw_stats_fill(struct ath10k *ar,\n\t\t\t\t      struct ath10k_fw_stats *fw_stats,\n\t\t\t\t      char *buf);\nvoid ath10k_wmi_10x_op_fw_stats_fill(struct ath10k *ar,\n\t\t\t\t     struct ath10k_fw_stats *fw_stats,\n\t\t\t\t     char *buf);\nvoid ath10k_wmi_10_4_op_fw_stats_fill(struct ath10k *ar,\n\t\t\t\t      struct ath10k_fw_stats *fw_stats,\n\t\t\t\t      char *buf);\nint ath10k_wmi_op_get_vdev_subtype(struct ath10k *ar,\n\t\t\t\t   enum wmi_vdev_subtype subtype);\nint ath10k_wmi_barrier(struct ath10k *ar);\nvoid ath10k_wmi_tpc_config_get_rate_code(u8 *rate_code, u16 *pream_table,\n\t\t\t\t\t u32 num_tx_chain);\nvoid ath10k_wmi_event_tpc_final_table(struct ath10k *ar, struct sk_buff *skb);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}