--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml motor_control.twx motor_control.ncd -o motor_control.twr
motor_control.pcf -ucf confile.ucf

Design file:              motor_control.ncd
Physical constraint file: motor_control.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock HClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
JB1         |    4.843(R)|    0.489(R)|HClk_BUFGP        |   0.000|
JB2         |    4.042(R)|    0.676(R)|HClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock HClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |    9.429(R)|HClk_BUFGP        |   0.000|
B           |   10.346(R)|HClk_BUFGP        |   0.000|
C           |    9.430(R)|HClk_BUFGP        |   0.000|
D           |    9.443(R)|HClk_BUFGP        |   0.000|
E           |    9.590(R)|HClk_BUFGP        |   0.000|
F           |    9.606(R)|HClk_BUFGP        |   0.000|
G           |    9.394(R)|HClk_BUFGP        |   0.000|
JD1         |    8.098(R)|HClk_BUFGP        |   0.000|
JD2         |    9.179(R)|HClk_BUFGP        |   0.000|
JD3         |    8.317(R)|HClk_BUFGP        |   0.000|
chose<0>    |    7.686(R)|HClk_BUFGP        |   0.000|
chose<1>    |    7.545(R)|HClk_BUFGP        |   0.000|
chose<2>    |    7.570(R)|HClk_BUFGP        |   0.000|
chose<3>    |    7.008(R)|HClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock HClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
HClk           |    9.884|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 11 12:09:56 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



