INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1-2-3/Lab1-2-3.srcs/sources_1/new/Full_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1-2-3/Lab1-2-3.srcs/sources_1/new/Half_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1-2-3/Lab1-2-3.srcs/sources_1/new/adder_subtractor_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1-2-3/Lab1-2-3.srcs/sim_1/new/tb_adder_subtractor_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_4bit_tb
