<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1016</delay>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>17.7840</total_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>computation</thread>
		<reg_op>
			<id>21496</id>
			<source_loc>19876</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21497</id>
			<source_loc>19886</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>7</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21498</id>
			<source_loc>19896</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>9</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21499</id>
			<source_loc>19906</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>11</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21500</id>
			<source_loc>19916</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>13</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21501</id>
			<source_loc>19926</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>15</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21502</id>
			<source_loc>19936</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>17</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21503</id>
			<source_loc>19946</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>19</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21504</id>
			<source_loc>20480</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21505</id>
			<source_loc>20490</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21506</id>
			<source_loc>20506</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>22</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21507</id>
			<source_loc>20516</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>23</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21508</id>
			<source_loc>20532</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>25</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21509</id>
			<source_loc>20542</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>26</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21510</id>
			<source_loc>20558</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>28</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21511</id>
			<source_loc>20568</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>29</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21512</id>
			<source_loc>20584</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>31</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21513</id>
			<source_loc>20594</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>32</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21514</id>
			<source_loc>20610</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>34</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21515</id>
			<source_loc>20620</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>35</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21516</id>
			<source_loc>20636</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>37</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21517</id>
			<source_loc>20646</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>38</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21518</id>
			<source_loc>20662</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>40</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21519</id>
			<source_loc>20672</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>41</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>computation</name>
		<resource>
			<latency>0</latency>
			<delay>4.4931</delay>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_cos_i</label>
			<unit_area>9915.5000</unit_area>
			<comb_area>9915.5000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9915.5000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>4.6987</delay>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_sin_i</label>
			<unit_area>9828.4000</unit_area>
			<comb_area>9828.4000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9828.4000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>9</latency>
			<setup_time>0.1299</setup_time>
			<delay>0.1153</delay>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<unit_area>3989.4000</unit_area>
			<comb_area>2287.6000</comb_area>
			<seq_area>1701.8000</seq_area>
			<reg_bits>256</reg_bits>
			<total_area>3989.4000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.2593</delay>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_mul_i</label>
			<unit_area>3810.2000</unit_area>
			<comb_area>3810.2000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3810.2000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>4.6675</delay>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_add_i</label>
			<unit_area>1716.8000</unit_area>
			<comb_area>1716.8000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1716.8000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3538</delay>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DFT_compute_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2673</delay>
			<module_name>DFT_compute_Add_3Ux2U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>11.6280</unit_area>
			<comb_area>11.6280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.6280</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2296</delay>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.2860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2362</delay>
			<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>10.2600</unit_area>
			<comb_area>10.2600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.2600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1959</delay>
			<module_name>DFT_compute_Add_3Ux1U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>9.9180</unit_area>
			<comb_area>9.9180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.9180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>491</reg_bits>
		<reg_count>46</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>491</count>
			<total_area>2686.7520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1349.1915</mux_area>
		<control_area>0.0000</control_area>
		<total_area>33367.3795</total_area>
		<comb_area>28972.8275</comb_area>
		<seq_area>4382.5520</seq_area>
		<total_bits>747</total_bits>
		<state_count>107</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>5</cpu_time>
				<real_time>5</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>1</cpu_time>
				<real_time>2</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>computation</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>46</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>47</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>8</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>9</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>10</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>11</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>13</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>14</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>15</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>16</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>17</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>88</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>89</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>90</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>91</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>95</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>96</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>100</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>101</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>102</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>103</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>104</cycle_id>
			</value>
			<value>
				<encoded>32</encoded>
				<cycle_id>105</cycle_id>
			</value>
			<value>
				<encoded>33</encoded>
				<cycle_id>106</cycle_id>
			</value>
			<value>
				<encoded>34</encoded>
				<cycle_id>107</cycle_id>
			</value>
			<value>
				<encoded>35</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>36</encoded>
				<cycle_id>112</cycle_id>
			</value>
			<value>
				<encoded>37</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>38</encoded>
				<cycle_id>114</cycle_id>
			</value>
			<value>
				<encoded>39</encoded>
				<cycle_id>115</cycle_id>
			</value>
			<value>
				<encoded>40</encoded>
				<cycle_id>116</cycle_id>
			</value>
			<value>
				<encoded>41</encoded>
				<cycle_id>117</cycle_id>
			</value>
			<value>
				<encoded>42</encoded>
				<cycle_id>118</cycle_id>
			</value>
			<value>
				<encoded>43</encoded>
				<cycle_id>119</cycle_id>
			</value>
			<value>
				<encoded>44</encoded>
				<cycle_id>123</cycle_id>
			</value>
			<value>
				<encoded>45</encoded>
				<cycle_id>124</cycle_id>
			</value>
			<value>
				<encoded>46</encoded>
				<cycle_id>125</cycle_id>
			</value>
			<value>
				<encoded>47</encoded>
				<cycle_id>126</cycle_id>
			</value>
			<value>
				<encoded>48</encoded>
				<cycle_id>127</cycle_id>
			</value>
			<value>
				<encoded>49</encoded>
				<cycle_id>128</cycle_id>
			</value>
			<value>
				<encoded>50</encoded>
				<cycle_id>129</cycle_id>
			</value>
			<value>
				<encoded>51</encoded>
				<cycle_id>130</cycle_id>
			</value>
			<value>
				<encoded>52</encoded>
				<cycle_id>133</cycle_id>
			</value>
			<value>
				<encoded>53</encoded>
				<cycle_id>134</cycle_id>
			</value>
			<value>
				<encoded>54</encoded>
				<cycle_id>135</cycle_id>
			</value>
			<value>
				<encoded>55</encoded>
				<cycle_id>136</cycle_id>
			</value>
			<value>
				<encoded>56</encoded>
				<cycle_id>137</cycle_id>
			</value>
			<value>
				<encoded>57</encoded>
				<cycle_id>138</cycle_id>
			</value>
			<value>
				<encoded>58</encoded>
				<cycle_id>139</cycle_id>
			</value>
			<value>
				<encoded>59</encoded>
				<cycle_id>140</cycle_id>
			</value>
			<value>
				<encoded>60</encoded>
				<cycle_id>141</cycle_id>
			</value>
			<value>
				<encoded>61</encoded>
				<cycle_id>142</cycle_id>
			</value>
			<value>
				<encoded>62</encoded>
				<cycle_id>143</cycle_id>
			</value>
			<value>
				<encoded>63</encoded>
				<cycle_id>144</cycle_id>
			</value>
			<value>
				<encoded>64</encoded>
				<cycle_id>145</cycle_id>
			</value>
			<value>
				<encoded>65</encoded>
				<cycle_id>146</cycle_id>
			</value>
			<value>
				<encoded>66</encoded>
				<cycle_id>147</cycle_id>
			</value>
			<value>
				<encoded>67</encoded>
				<cycle_id>148</cycle_id>
			</value>
			<value>
				<encoded>68</encoded>
				<cycle_id>149</cycle_id>
			</value>
			<value>
				<encoded>69</encoded>
				<cycle_id>150</cycle_id>
			</value>
			<value>
				<encoded>70</encoded>
				<cycle_id>151</cycle_id>
			</value>
			<value>
				<encoded>71</encoded>
				<cycle_id>152</cycle_id>
			</value>
			<value>
				<encoded>72</encoded>
				<cycle_id>153</cycle_id>
			</value>
			<value>
				<encoded>73</encoded>
				<cycle_id>154</cycle_id>
			</value>
			<value>
				<encoded>74</encoded>
				<cycle_id>155</cycle_id>
			</value>
			<value>
				<encoded>75</encoded>
				<cycle_id>156</cycle_id>
			</value>
			<value>
				<encoded>76</encoded>
				<cycle_id>157</cycle_id>
			</value>
			<value>
				<encoded>77</encoded>
				<cycle_id>158</cycle_id>
			</value>
			<value>
				<encoded>78</encoded>
				<cycle_id>159</cycle_id>
			</value>
			<value>
				<encoded>79</encoded>
				<cycle_id>160</cycle_id>
			</value>
			<value>
				<encoded>80</encoded>
				<cycle_id>161</cycle_id>
			</value>
			<value>
				<encoded>81</encoded>
				<cycle_id>162</cycle_id>
			</value>
			<value>
				<encoded>82</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>83</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>84</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>85</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>86</encoded>
				<cycle_id>22</cycle_id>
			</value>
			<value>
				<encoded>87</encoded>
				<cycle_id>23</cycle_id>
			</value>
			<value>
				<encoded>88</encoded>
				<cycle_id>24</cycle_id>
			</value>
			<value>
				<encoded>89</encoded>
				<cycle_id>25</cycle_id>
			</value>
			<value>
				<encoded>90</encoded>
				<cycle_id>26</cycle_id>
			</value>
			<value>
				<encoded>91</encoded>
				<cycle_id>27</cycle_id>
			</value>
			<value>
				<encoded>92</encoded>
				<cycle_id>28</cycle_id>
			</value>
			<value>
				<encoded>93</encoded>
				<cycle_id>29</cycle_id>
			</value>
			<value>
				<encoded>94</encoded>
				<cycle_id>30</cycle_id>
			</value>
			<value>
				<encoded>95</encoded>
				<cycle_id>31</cycle_id>
			</value>
			<value>
				<encoded>96</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>97</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>98</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>99</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>100</encoded>
				<cycle_id>36</cycle_id>
			</value>
			<value>
				<encoded>101</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>102</encoded>
				<cycle_id>38</cycle_id>
			</value>
			<value>
				<encoded>103</encoded>
				<cycle_id>39</cycle_id>
			</value>
			<value>
				<encoded>104</encoded>
				<cycle_id>40</cycle_id>
			</value>
			<value>
				<encoded>105</encoded>
				<cycle_id>41</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl4</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl9</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl12</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl17</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl15</survivor>
		<absorbed>gs_ctrl19</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl26</survivor>
		<absorbed>gs_ctrl27</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl26</survivor>
		<absorbed>gs_ctrl28</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl30</survivor>
		<absorbed>gs_ctrl31</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl32</survivor>
		<absorbed>gs_ctrl33</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl32</survivor>
		<absorbed>gs_ctrl34</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl35</survivor>
		<absorbed>gs_ctrl36</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl35</survivor>
		<absorbed>gs_ctrl37</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl38</survivor>
		<absorbed>gs_ctrl39</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl41</survivor>
		<absorbed>gs_ctrl42</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl41</survivor>
		<absorbed>gs_ctrl43</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl44</survivor>
		<absorbed>gs_ctrl45</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl44</survivor>
		<absorbed>gs_ctrl46</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>temp_imag.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32877</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32880</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32876</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32879</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32878</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32881</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>4.4931</delay>
		<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_cos_i</label>
		<unit_area>9915.5000</unit_area>
		<comb_area>9915.5000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9915.5000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>4.6987</delay>
		<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_sin_i</label>
		<unit_area>9828.4000</unit_area>
		<comb_area>9828.4000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9828.4000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>9</latency>
		<setup_time>0.1299</setup_time>
		<delay>0.1153</delay>
		<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<unit_area>3989.4000</unit_area>
		<comb_area>2287.6000</comb_area>
		<seq_area>1701.8000</seq_area>
		<reg_bits>256</reg_bits>
		<total_area>3989.4000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.2593</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>3810.2000</unit_area>
		<comb_area>3810.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3810.2000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>4.6675</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_add_i</label>
		<unit_area>1716.8000</unit_area>
		<comb_area>1716.8000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1716.8000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DFT_compute_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3538</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DFT_compute_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.6540</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2673</delay>
		<module_name>DFT_compute_Add_3Ux2U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>11.6280</unit_area>
		<comb_area>11.6280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.6280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2296</delay>
		<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.2860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2362</delay>
		<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>10.2600</unit_area>
		<comb_area>10.2600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1959</delay>
		<module_name>DFT_compute_Add_3Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9.9180</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DFT_compute_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DFT_compute_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>565</reg_bits>
	<reg_count>73</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>565</count>
		<total_area>4348.8720</total_area>
		<unit_area>7.6971</unit_area>
		<comb_area>0.1913</comb_area>
		<seq_area>7.5058</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>2267.5470</mux_area>
	<control_area>737.0931</control_area>
	<total_area>36742.7462</total_area>
	<comb_area>30800.1462</comb_area>
	<seq_area>5942.6000</seq_area>
	<total_bits>821</total_bits>
	<state_count>139</state_count>
	<netlist>
		<module_name>DFT_compute</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>962</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>963</source_loc>
		</port>
		<source_loc>
			<id>19222</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>967,19218</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>19222</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>21540</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8769,968,19174,19210,19239</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>21540</source_loc>
		</port>
		<source_loc>
			<id>20689</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32833,19880,19890,19900,19910,19920,19930,19940,19950</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20689</source_loc>
		</port>
		<source_loc>
			<id>20688</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32832,19879,19889,19899,19909,19919,19929,19939,19949</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20688</source_loc>
		</port>
		<source_loc>
			<id>20687</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32831,19878,19888,19898,19908,19918,19928,19938,19948</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20687</source_loc>
		</port>
		<source_loc>
			<id>19282</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>970,19278</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>19282</source_loc>
		</port>
		<source_loc>
			<id>21553</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15986,971,19267</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>21553</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>20693</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32830,20476,20502,20528,20554,20580,20606,20632,20658</sub_loc>
		</source_loc>
		<source_loc>
			<id>20830</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20693,20831,20832,20833,20834,20835,20836,20837,20838,20839,20840,20841,20842,20843,20844,20845,20846,20847,20848,20849,20850,20851,20852,20853,20854,20855,20856</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20830</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>20692</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32829,20474,20500,20526,20552,20578,20604,20630,20656</sub_loc>
		</source_loc>
		<source_loc>
			<id>20803</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20692,20804,20805,20806,20807,20808,20809,20810,20811,20812,20813,20814,20815,20816,20817,20818,20819,20820,20821,20822,20823,20824,20825,20826,20827,20828,20829</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20803</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>20691</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32828,20472,20498,20524,20550,20576,20602,20628,20654</sub_loc>
		</source_loc>
		<source_loc>
			<id>20857</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20691,20858,20859,20860,20861,20862,20863,20864,20865,20866,20867,20868,20869,20870,20871,20872,20873,20874,20875,20876,20877,20878,20879,20880,20881,20882,20883,20884</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20857</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>19332</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>973,19328</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_imag_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>19332</source_loc>
		</port>
		<source_loc>
			<id>21563</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15056,974,19317</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>21563</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>20696</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32827,20486,20512,20538,20564,20590,20616,20642,20668</sub_loc>
		</source_loc>
		<source_loc>
			<id>20741</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20696,20742,20743,20744,20745,20746,20747,20748,20749,20750,20751,20752,20753,20754,20755,20756,20757,20758,20759,20760,20761,20762,20763,20764,20765,20766</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20741</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>20695</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32826,20484,20510,20536,20562,20588,20614,20640,20666</sub_loc>
		</source_loc>
		<source_loc>
			<id>20715</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20695,20716,20717,20718,20719,20720,20721,20722,20723,20724,20725,20726,20727,20728,20729,20730,20731,20732,20733,20734,20735,20736,20737,20738,20739,20740</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20715</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>20694</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32825,20482,20508,20534,20560,20586,20612,20638,20664</sub_loc>
		</source_loc>
		<source_loc>
			<id>20767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20694,20768,20769,20770,20771,20772,20773,20774,20775,20776,20777,20778,20779,20780,20781,20782,20783,20784,20785,20786,20787,20788,20789,20790,20791,20792</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20767</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>19200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33159,19197,19199</sub_loc>
		</source_loc>
		<source_loc>
			<id>19202</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19200,19203,19204,19305</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19202</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19308</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33142,19307,19315,19306</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19308</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33143,19314,19336,19338</sub_loc>
		</source_loc>
		<source_loc>
			<id>19339</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19318,19340,19341</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19339</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19316</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19191</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33135,19188,19190</sub_loc>
		</source_loc>
		<source_loc>
			<id>19193</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19191,19194,19195,19255</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19193</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19258</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33118,19257,19265,19256</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19258</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19268</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33119,19264,19286,19288</sub_loc>
		</source_loc>
		<source_loc>
			<id>19289</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19268,19290,19291</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19289</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19266</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_N_Muxb_1_2_0_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19175</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21538</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33771,33097,19170,19171,19176,19184,19185,19212</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21538</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32950</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5427</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>8362</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5427</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8362</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5425</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>8360</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5425</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8360</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>5004</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>13085</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>45745,34631,4959,5130,4959,5247</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Add_3Ux2U_3U_4_46_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>13085</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl49</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>14622</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5307,3807,4233</sub_loc>
		</source_loc>
		<source_loc>
			<id>17311</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11375,14622</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_35_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17311</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl48</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>14528</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5264,3814,4215</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_32_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14528</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl47</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl44</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>21037</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20984,20985,20986</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21037</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>21042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21010,21011</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21042</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>21034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20939,20940</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21034</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>gs_ctrl41</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>12809</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>46842,38991,4959,5130,4959,5247</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Add_3Ux1U_3U_4_29_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>12809</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl40</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11819</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34377,4955,4955,5072</sub_loc>
		</source_loc>
		<source_loc>
			<id>16766</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4955,11819</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_26_in1_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>16766</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11822</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34377,4955,5044,4955,5076</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_26_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>11822</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl38</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl35</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl32</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl29</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20430</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20452</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20910,20913,20915,20917,20909,20911,20912,20914,20916,20918,20919</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_1</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>21032</source_loc>
			<area>233.2440</area>
			<comb_area>0.0000</comb_area>
			<seq_area>233.2440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_31</module_name>
		</signal>
		<signal>
			<name>gs_ctrl26</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<source_loc>
			<id>11939</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4469</sub_loc>
		</source_loc>
		<source_loc>
			<id>11940</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>1214</opcode>
			<sub_loc>11939</sub_loc>
		</source_loc>
		<source_loc>
			<id>11954</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4355,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>11941</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>11942</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>1178</opcode>
			<sub_loc>11941</sub_loc>
		</source_loc>
		<source_loc>
			<id>11951</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4374,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>11948</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4466,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>16492</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11940,11954,11942,11951,11948</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp_slice</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>16492</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux2U_3U_4_46_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21030</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux1U_3U_4_29_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21028</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21046</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21029,21030,21028,21027</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_371_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21046</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<source_loc>
			<id>21045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21019,21020,21021,21023,21025,21022,21024</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_370</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21045</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>21041</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21002,21003,21004,21005,21006,21007,21008</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_366</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21041</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20081</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20012</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13279</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>45745,34631,4959,5130,4959,5334</sub_loc>
		</source_loc>
		<source_loc>
			<id>13002</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>46842,38991,4959,5130,4959,5334</sub_loc>
		</source_loc>
		<source_loc>
			<id>11897</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>34377,4955,5044,4955,5120</sub_loc>
		</source_loc>
		<source_loc>
			<id>21535</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13279,13002,11897,20997,20998,20996,20999,21000</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_365_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21535</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<signal>
			<name>s_reg_361</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20982</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_360</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20980</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_359</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20978</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_358</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20976</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_357</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20974</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_356</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20972</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_355</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20970</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_354</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20968</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_353</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20966</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_352</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20964</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_351</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20962</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_350</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20960</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_349</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20958</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_348</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20956</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_347</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20954</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_346</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20952</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_345</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20950</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_344</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20948</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_340</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20937</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_339</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20935</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_338</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20933</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20896</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20898,20901,20903,20905,20897,20899,20900,20902,20904,20906,20907,20896</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_335</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21031</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>19224</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32950,19220,19875,19885,19895,19905,19915,19925,19935,19945,19213</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>19224</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33046,19280,19287,20479,20505,20531,20557,20583,20609,20635,20661,19279</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19283</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33062,19330,19337,20489,20515,20541,20567,20593,20619,20645,20671,19329</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19333</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19348</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33074,19347,20487,20513,20539,20565,20591,20617,20643,20669,19346</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19348</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32923,19198,19304,19345,19857,20488,20514,20540,20566,20592,20618,20644,20670</sub_loc>
		</source_loc>
		<source_loc>
			<id>20793</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19201,20794,20795,20796,20797,20798,20799,20800,20801,20802</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>20793</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19298</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33058,19297,20477,20503,20529,20555,20581,20607,20633,20659,19296</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19298</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32920,19189,19254,19295,19856,20478,20504,20530,20556,20582,20608,20634,20660</sub_loc>
		</source_loc>
		<source_loc>
			<id>20885</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19192,20886,20887,20888,20889,20890,20891,20892,20893,20894</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>20885</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19181</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32915,19173,19211,19854,19874,19877,19884,19887,19894,19897,19904,19907,19914,19917,19924,19927,19934,19937,19944,19947</sub_loc>
		</source_loc>
		<source_loc>
			<id>20697</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19181,20698,20699,20700,20701,20702,20703,20704,20705,20706,20707,20708,20709,20710,20711,20712,20713,20714</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>20697</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21000</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>5004</source_loc>
			<state_reg/>
			<area>62.2440</area>
			<comb_area>9.5760</comb_area>
			<seq_area>52.6680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_7</module_name>
		</signal>
		<source_loc>
			<id>21489</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19855,21483,19876,19886,19896,19906,19916,19926,19936,19946,20480,20490,20506,20516,20532,20542,20558,20568,20584,20594,20610,20620,20636,20646,20662,20672,21496,21497,21498,21499,21500,21501,21502,21503,21504,21505,21506,21507,21508,21509,21510,21511,21512,21513,21514,21515,21516,21517,21518,21519</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21489</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>67124</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>67124</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>67124</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14671</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5331,3797,4237</sub_loc>
		</source_loc>
		<source_loc>
			<id>17337</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11375,14671</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17337</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14672</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5331,3797,4251</sub_loc>
		</source_loc>
		<source_loc>
			<id>17336</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11374,14672</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>17336</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14673</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5331,3797,4253</sub_loc>
		</source_loc>
		<source_loc>
			<id>17335</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11373,14673</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>17335</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20467</source_loc>
		</signal>
		<source_loc>
			<id>11971</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5211,4854,3756,4639</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11971</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11972</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5211,4854,3756,4580</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>11972</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>11972</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>20231</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>25012</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>25017</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>25022</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11953</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4355,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>11950</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4374,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>11947</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4466,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>16491</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11940,11953,11942,11950,11947</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16491</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16492</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11955</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4355,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>11952</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4374,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>11949</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>36083,4959,5204,3708,4466,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>16493</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11940,11955,11942,11952,11949</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>16493</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11980</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38991,4959,5205,3821,4294,2498</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_accept</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11980</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20227</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>66687</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>66687</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>66687</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14564</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5282,3814,4201</sub_loc>
		</source_loc>
		<source_loc>
			<id>17292</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11384,14564</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17292</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14565</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5282,3814,4203</sub_loc>
		</source_loc>
		<source_loc>
			<id>17291</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11383,14565</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>17291</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14566</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>61082,55137,36083,4959,5282,3814,4205</sub_loc>
		</source_loc>
		<source_loc>
			<id>17290</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11382,14566</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>17290</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20436</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11971</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>11972</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>11972</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>20235</source_loc>
		</signal>
		<source_loc>
			<id>15951</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4469</sub_loc>
		</source_loc>
		<source_loc>
			<id>15952</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2380</opcode>
			<sub_loc>15951</sub_loc>
		</source_loc>
		<source_loc>
			<id>16004</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4355,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15953</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>15954</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2344</opcode>
			<sub_loc>15953</sub_loc>
		</source_loc>
		<source_loc>
			<id>16001</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4374,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15998</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4466,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>16548</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15952,16004,15954,16001,15998</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16548</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>15866</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>74698,4998</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15866</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20739</source_loc>
		</signal>
		<source_loc>
			<id>16005</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4355,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>16002</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4374,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15999</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4466,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>16549</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15952,16005,15954,16002,15999</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>16549</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15866</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20765</source_loc>
		</signal>
		<source_loc>
			<id>16003</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4355,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>16000</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4374,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15997</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4992,4700,3708,4466,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>16547</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15952,16003,15954,16000,15997</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16547</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15866</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20791</source_loc>
		</signal>
		<source_loc>
			<id>16015</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4469</sub_loc>
		</source_loc>
		<source_loc>
			<id>16018</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2544</opcode>
			<sub_loc>16015</sub_loc>
		</source_loc>
		<source_loc>
			<id>16072</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4355,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>16019</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>16020</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2508</opcode>
			<sub_loc>16019</sub_loc>
		</source_loc>
		<source_loc>
			<id>16069</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4374,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>16066</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4466,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>16551</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>16018,16072,16020,16069,16066</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16551</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15866</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20655</source_loc>
		</signal>
		<source_loc>
			<id>16073</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4355,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>16070</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4374,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>16067</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4466,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>16552</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>16018,16073,16020,16070,16067</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>16552</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15866</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20657</source_loc>
		</signal>
		<source_loc>
			<id>16071</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4355,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>16068</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4374,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>16065</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>76201,4997,4700,3708,4466,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>16550</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>16018,16071,16020,16068,16065</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16550</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>34171</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15866</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20653</source_loc>
		</signal>
		<source_loc>
			<id>21271</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19871,19881,19891,19901,19911,19921,19931,19941,19951,20858,19957,19958,19963,20859,19991,19992,19997,20860,20053,20056,20069,20071,20862,20127,20130,20143,20145,20864,20196,20199,20212,20214,20868,20264,20267,20280,20282,20870,20325,20328,20341,20343,20872,20386,20389,20402,20404,20874,20443,20446,20459,20461,20876,20494,20497,20520,20523,20546,20549,20572,20575,20598,20601,20624,20627,20650,20653,20676</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_real_sign</name>
			<instance_name>temp_real_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_sign_DIN</port_conn>
			<port_conn>CE,temp_real_sign_CE</port_conn>
			<port_conn>RW,temp_real_sign_RW</port_conn>
			<port_conn>in1,temp_real_sign_in1</port_conn>
			<port_conn>out1,temp_real_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21271</source_loc>
		</module_inst>
		<source_loc>
			<id>21270</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19869,19873,19883,19893,19903,19913,19923,19933,19943,19953,20831,19961,19962,19965,20832,19995,19996,19999,20833,20051,20058,20067,20073,20835,20125,20132,20141,20147,20837,20194,20201,20210,20216,20840,20262,20269,20278,20284,20842,20323,20330,20339,20345,20844,20384,20391,20400,20406,20846,20441,20448,20457,20463,20848,20496,20501,20522,20527,20548,20553,20574,20579,20600,20605,20626,20631,20652,20657,20678</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_real_man</name>
			<instance_name>temp_real_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_man_DIN</port_conn>
			<port_conn>CE,temp_real_man_CE</port_conn>
			<port_conn>RW,temp_real_man_RW</port_conn>
			<port_conn>in1,temp_real_man_in1</port_conn>
			<port_conn>out1,temp_real_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21270</source_loc>
		</module_inst>
		<source_loc>
			<id>21269</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19870,19872,19882,19892,19902,19912,19922,19932,19942,19952,20804,19959,19960,19964,20805,19993,19994,19998,20806,20052,20057,20068,20072,20808,20126,20131,20142,20146,20810,20195,20200,20211,20215,20813,20263,20268,20279,20283,20815,20324,20329,20340,20344,20817,20385,20390,20401,20405,20819,20442,20447,20458,20462,20821,20495,20499,20521,20525,20547,20551,20573,20577,20599,20603,20625,20629,20651,20655,20677</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_real_exp</name>
			<instance_name>temp_real_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_exp_DIN</port_conn>
			<port_conn>CE,temp_real_exp_CE</port_conn>
			<port_conn>RW,temp_real_exp_RW</port_conn>
			<port_conn>in1,temp_real_exp_in1</port_conn>
			<port_conn>out1,temp_real_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21269</source_loc>
		</module_inst>
		<source_loc>
			<id>21268</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19866,20768,19969,19970,19975,20769,20003,20004,20009,20770,20061,20064,20076,20078,20771,20135,20138,20150,20152,20772,20204,20207,20219,20221,20773,20272,20275,20287,20289,20774,20333,20336,20348,20350,20775,20394,20397,20409,20411,20776,20451,20454,20466,20468,20777,20491,20779,20517,20781,20543,20783,20569,20785,20595,20787,20621,20789,20647,20791,20673</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_imag_sign</name>
			<instance_name>temp_imag_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_sign_DIN</port_conn>
			<port_conn>CE,temp_imag_sign_CE</port_conn>
			<port_conn>RW,temp_imag_sign_RW</port_conn>
			<port_conn>in1,temp_imag_sign_in1</port_conn>
			<port_conn>out1,temp_imag_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21268</source_loc>
		</module_inst>
		<source_loc>
			<id>21267</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19864,19868,20742,19973,19974,19977,20743,20007,20008,20011,20744,20059,20066,20074,20080,20745,20133,20140,20148,20154,20746,20202,20209,20217,20223,20747,20270,20277,20285,20291,20748,20331,20338,20346,20352,20749,20392,20399,20407,20413,20750,20449,20456,20464,20470,20751,20493,20753,20519,20755,20545,20757,20571,20759,20597,20761,20623,20763,20649,20765,20675</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_imag_man</name>
			<instance_name>temp_imag_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_man_DIN</port_conn>
			<port_conn>CE,temp_imag_man_CE</port_conn>
			<port_conn>RW,temp_imag_man_RW</port_conn>
			<port_conn>in1,temp_imag_man_in1</port_conn>
			<port_conn>out1,temp_imag_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21267</source_loc>
		</module_inst>
		<source_loc>
			<id>21266</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19865,19867,20716,19971,19972,19976,20717,20005,20006,20010,20718,20060,20065,20075,20079,20719,20134,20139,20149,20153,20720,20203,20208,20218,20222,20721,20271,20276,20286,20290,20722,20332,20337,20347,20351,20723,20393,20398,20408,20412,20724,20450,20455,20465,20469,20725,20492,20727,20518,20729,20544,20731,20570,20733,20596,20735,20622,20737,20648,20739,20674</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_imag_exp</name>
			<instance_name>temp_imag_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_exp_DIN</port_conn>
			<port_conn>CE,temp_imag_exp_CE</port_conn>
			<port_conn>RW,temp_imag_exp_RW</port_conn>
			<port_conn>in1,temp_imag_exp_in1</port_conn>
			<port_conn>out1,temp_imag_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21266</source_loc>
		</module_inst>
		<source_loc>
			<id>21265</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20019,20089,20162,20235,20296,20357,20418</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15</name>
			<instance_name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</port_conn>
			<source_loc>21265</source_loc>
		</module_inst>
		<source_loc>
			<id>21208</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20035,21002,21019,20046,20109,21003,21020,20120,20178,21004,21021,20189,20246,21022,20256,21005,20307,21006,21023,20318,20368,21024,20378,21007,20425,21008,21025,20436</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31</name>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</port_conn>
			<source_loc>21208</source_loc>
		</module_inst>
		<source_loc>
			<id>21207</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20084,20227</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12</name>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12</instance_name>
			<thread>computation</thread>
			<port_conn>clk,i_clk</port_conn>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_man</port_conn>
			<port_conn>accept,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_accept</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</port_conn>
			<source_loc>21207</source_loc>
		</module_inst>
		<source_loc>
			<id>21206</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20015,20085,20158,20231,20292,20353,20414</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14</name>
			<instance_name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</port_conn>
			<source_loc>21206</source_loc>
		</module_inst>
		<source_loc>
			<id>21113</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20041,20047,20055,20063,20070,20077,20093,20115,20121,20129,20137,20144,20151,20184,20190,20198,20206,20213,20220,20239,20252,20258,20266,20274,20281,20288,20300,20313,20319,20327,20335,20342,20349,20361,20374,20380,20388,20396,20403,20410,20431,20437,20445,20453,20460,20467</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13</name>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</port_conn>
			<source_loc>21113</source_loc>
		</module_inst>
		<source_loc>
			<id>4017</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>17</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>16580</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>963,4017</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_dft_imag_data_sign</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_sign</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_exp</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_exp</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_man</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_man</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_sign</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.5746</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>o_dft_real_data_sign</name>
			</lhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
					</rhs>
					<lsb>3</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_exp</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>26.9763</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>o_dft_real_data_exp</name>
			</lhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_man</name>
			<clock>i_clk</clock>
			<module_name>mux_23bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>73.6661</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>o_dft_real_data_man</name>
			</lhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>i_real_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.2262</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2620</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_335</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_335</name>
			</lhs>
			<rhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_338</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_338</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_339</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_339</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_340</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_340</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_344</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_344</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_345</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_345</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_346</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_346</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_347</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_347</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_348</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_348</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_349</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_349</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_350</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_350</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_351</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_351</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_352</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_352</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_353</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_353</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_354</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_354</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_355</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_355</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_356</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_356</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_357</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_357</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_358</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_358</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_359</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_359</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_360</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_360</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_361</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_361</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_365_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx6i3c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>19.3475</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<value>3</value>
			</rhs>
			<lhs>
				<name>s_reg_365_slice</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_366</name>
			<clock>i_clk</clock>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
			</rhs>
			<lhs>
				<name>s_reg_366</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_370</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
			</rhs>
			<lhs>
				<name>s_reg_370</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_371_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>13.7187</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<value>6</value>
			</rhs>
			<lhs>
				<name>s_reg_371_slice</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_29_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<value>0</value>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
							</rhs>
							<lsb>0</lsb>
							<msb>0</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
							</rhs>
							<lsb>1</lsb>
							<msb>1</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
							</rhs>
							<lsb>2</lsb>
							<msb>2</msb>
						</bit_select>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_46_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_in1</name>
			<async/>
			<module_name>mux_3bx11i8c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>33.3873</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>s_reg_371_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_DIN</name>
			<async/>
			<module_name>mux_23bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>118.0204</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_DIN</name>
			</lhs>
			<rhs>
				<name>i_real_data_man</name>
			</rhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
				<name>s_reg_335</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>s_reg_335</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_in1</name>
			<async/>
			<module_name>mux_3bx11i8c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>33.3873</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>s_reg_371_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_DIN</name>
			</lhs>
			<rhs>
				<name>i_real_data_exp</name>
			</rhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
				<name>s_reg_335</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>s_reg_335</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_in1</name>
			<async/>
			<module_name>mux_3bx11i8c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>33.3873</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>s_reg_371_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_DIN</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_DIN</name>
			</lhs>
			<rhs>
				<name>i_real_data_sign</name>
			</rhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2546</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl10</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
				<name>s_reg_335</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl11</name>
				<name>s_reg_335</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_in1</name>
			<async/>
			<module_name>mux_3bx13i8c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>40.8563</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_371_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_29_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_46_out1</name>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_DIN</name>
			<async/>
			<module_name>mux_23bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>92.7650</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl14</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
				<name>s_reg_335</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl15</name>
				<name>s_reg_335</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_in1</name>
			<async/>
			<module_name>mux_3bx13i8c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>40.8563</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_371_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_29_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_46_out1</name>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_DIN</name>
			<async/>
			<module_name>mux_8bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>33.9702</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl14</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
				<name>s_reg_335</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl15</name>
				<name>s_reg_335</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_in1</name>
			<async/>
			<module_name>mux_3bx13i8c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>40.8563</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_371_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_29_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_46_out1</name>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_DIN</name>
			<async/>
			<module_name>mux_1bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.2262</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl21</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl22</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
				<name>s_reg_335</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl23</name>
				<name>s_reg_335</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_sign</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_exp</name>
			</lhs>
			<rhs>
				<value>129</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_a_man</name>
			</lhs>
			<rhs>
				<value>4788187</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_sign</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
		</assign>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp_slice</name>
			<async/>
			<module_name>mux_2bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>4.6568</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>2</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp_slice</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl24</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_man</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
		</assign>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_accept</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_accept</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_sign</name>
			<async/>
			<module_name>mux_1bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>8.0724</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_sign</name>
			</lhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_370</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_exp</name>
			<async/>
			<module_name>mux_8bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>52.4708</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_370</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_man</name>
			<async/>
			<module_name>mux_23bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>143.2853</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_a_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_370</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_sign</name>
			<async/>
			<module_name>mux_1bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>9.8478</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_sign</name>
			</lhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_32_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_35_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_366</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl29</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_exp</name>
			<async/>
			<module_name>mux_8bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>54.7521</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_exp</name>
			</lhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_366</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_370</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_man</name>
			<async/>
			<module_name>mux_23bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>149.5151</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_b_man</name>
			</lhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_366</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_370</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_sign</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_sign</name>
			</lhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>gs_ctrl32</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_exp</name>
			<async/>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl32</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_man</name>
			<async/>
			<module_name>mux_23bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>62.4782</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_a_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl32</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_sign</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_sign</name>
			</lhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>gs_ctrl35</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_exp</name>
			<async/>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl35</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_man</name>
			<async/>
			<module_name>mux_23bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>62.4782</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_a_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl35</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux4U_1U_4_26_in2</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_in2</name>
			</lhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>gs_ctrl38</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux4U_1U_4_26_in1_slice</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<value>0</value>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
							</rhs>
							<lsb>0</lsb>
							<msb>0</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
							</rhs>
							<lsb>1</lsb>
							<msb>1</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
							</rhs>
							<lsb>2</lsb>
							<msb>2</msb>
						</bit_select>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_in1_slice</name>
			</lhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>gs_ctrl38</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_26</name>
			<dissolved_from>DFT_compute_LessThan_3Ux4U_1U_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_in1_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>34414</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux1U_4U_4_27</name>
			<dissolved_from>DFT_compute_Add_3Ux1U_4U_4_27</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>34495</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Add_3Ux1U_3U_4_29_in2</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_29_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl40</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux1U_3U_4_29</name>
			<dissolved_from>DFT_compute_Add_3Ux1U_3U_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_29_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>47062</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_sign</name>
			<async/>
			<module_name>mux_1bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.5746</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_sign</name>
			</lhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<cond>
				<name>gs_ctrl41</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_exp</name>
			<async/>
			<module_name>mux_8bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>36.2349</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_exp</name>
			</lhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<cond>
				<name>gs_ctrl41</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_man</name>
			<async/>
			<module_name>mux_23bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>98.9493</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_a_man</name>
			</lhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<cond>
				<name>gs_ctrl41</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_sign</name>
			<async/>
			<module_name>mux_1bx10i0c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>14.1210</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_338</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_344</name>
			</rhs>
			<rhs>
				<name>s_reg_347</name>
			</rhs>
			<rhs>
				<name>s_reg_350</name>
			</rhs>
			<rhs>
				<name>s_reg_353</name>
			</rhs>
			<rhs>
				<name>s_reg_356</name>
			</rhs>
			<rhs>
				<name>s_reg_359</name>
			</rhs>
			<cond>
				<name>gs_ctrl44</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_exp</name>
			<async/>
			<module_name>mux_8bx10i0c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>91.7865</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_339</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_345</name>
			</rhs>
			<rhs>
				<name>s_reg_348</name>
			</rhs>
			<rhs>
				<name>s_reg_351</name>
			</rhs>
			<rhs>
				<name>s_reg_354</name>
			</rhs>
			<rhs>
				<name>s_reg_357</name>
			</rhs>
			<rhs>
				<name>s_reg_360</name>
			</rhs>
			<cond>
				<name>gs_ctrl44</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_man</name>
			<async/>
			<module_name>mux_23bx10i0c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>250.6476</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_31_b_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_340</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_346</name>
			</rhs>
			<rhs>
				<name>s_reg_349</name>
			</rhs>
			<rhs>
				<name>s_reg_352</name>
			</rhs>
			<rhs>
				<name>s_reg_355</name>
			</rhs>
			<rhs>
				<name>s_reg_358</name>
			</rhs>
			<rhs>
				<name>s_reg_361</name>
			</rhs>
			<cond>
				<name>gs_ctrl44</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Not_1U_1U_4_32_in1</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_370</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_32_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_366</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl47</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_32</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_32_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>47230</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Not_1U_1U_4_35_in1</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_35_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_335</name>
			</rhs>
			<cond>
				<name>gs_ctrl48</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_35</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_35</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_35_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>47230</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux2U_4U_4_44</name>
			<dissolved_from>DFT_compute_Add_3Ux2U_4U_4_44</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>47922</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Add_3Ux2U_3U_4_46_in2</name>
			<async/>
			<module_name>mux_3bx4i2c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>12.8042</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_46_in2</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<cond>
				<name>gs_ctrl49</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux2U_3U_4_46</name>
			<dissolved_from>DFT_compute_Add_3Ux2U_3U_4_46</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_46_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>51209</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux3U_4U_4_61</name>
			<dissolved_from>DFT_compute_Add_3Ux3U_4U_4_61</dissolved_from>
			<async/>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<name>s_reg_365_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>52069</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_1</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_1_13_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_1</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_2</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_2</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_3</name>
			<clock>i_clk</clock>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_3</name>
			</lhs>
			<rhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_15_x</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_4</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_14_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_4</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>16580</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_7bx6i5c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>38.3440</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<value>27</value>
			</rhs>
			<rhs>
				<value>35</value>
			</rhs>
			<rhs>
				<value>44</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_27_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_44_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_61_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx11i11c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>40.8067</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx14i14c</module_name>
			<number_inputs>14</number_inputs>
			<mux_area>52.0238</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx14i14c</module_name>
			<number_inputs>14</number_inputs>
			<mux_area>52.0238</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl26</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl26</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl29</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl29</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl32</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl32</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl35</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl35</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl38</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl38</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl40</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl40</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl41</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl41</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl44</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl44</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl47</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl47</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl48</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl48</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl49</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl49</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_i_real_busy</name>
			<lhs>
				<name>i_real_busy</name>
			</lhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p8</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18290</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p7</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18289</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p6</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18277</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p5</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_real_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18246</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_real_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Muxb_1_2_0_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>18016</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Muxb_1_2_0_4_1</name>
			<dissolved_from>DFT_compute_N_Muxb_1_2_0_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Muxb_1_2_0_4_1_out1</name>
			</lhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<cond>
				<name>i_real_m_busy_req_0</name>
			</cond>
			<source_loc>81892</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_dft_real_vld</name>
			<lhs>
				<name>o_dft_real_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16179</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>16033</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_real_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17330</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15897</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15764</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>47230</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_dft_imag_vld</name>
			<lhs>
				<name>o_dft_imag_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16179</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15405</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_10</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17330</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15897</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>14773</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_11</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>47230</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp</name>
			</lhs>
			<rhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_12_b_exp_slice</name>
				<value>32</value>
			</rhs>
		</assign>
		<source_loc>
			<id>19299</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19296</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			<source_loc>19299</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19225</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19213</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<name>DFT_compute_gen_busy_r_1_2</name>
			<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			<source_loc>19225</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p8</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p7</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p6</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19349</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19346</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			<source_loc>19349</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19334</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19329</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			<source_loc>19334</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19320</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19316</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			<source_loc>19320</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19309</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19306</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			<source_loc>19309</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19284</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19279</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			<source_loc>19284</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19270</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19266</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>19270</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19259</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19256</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>19259</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19175</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Muxb_1_2_0_4</module_name>
			<name>DFT_compute_N_Muxb_1_2_0_4_1</name>
			<instance_name>DFT_compute_N_Muxb_1_2_0_4_1</instance_name>
			<source_loc>19186</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>DFT_compute_N_Muxb_1_2_0_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21047</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21028</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux1U_3U_4</module_name>
			<name>DFT_compute_Add_3Ux1U_3U_4_29</name>
			<instance_name>DFT_compute_Add_3Ux1U_3U_4_29</instance_name>
			<source_loc>21047</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux1U_3U_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21050</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20012</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux1U_4U_4_27</name>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_27</instance_name>
			<source_loc>21050</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux1U_4U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21053</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21029,21030</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux2U_3U_4</module_name>
			<name>DFT_compute_Add_3Ux2U_3U_4_46</name>
			<instance_name>DFT_compute_Add_3Ux2U_3U_4_46</instance_name>
			<source_loc>21053</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux2U_3U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21058</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20081</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux2U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux2U_4U_4_44</name>
			<instance_name>DFT_compute_Add_3Ux2U_4U_4_44</instance_name>
			<source_loc>21058</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux2U_4U_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21061</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20155,21000</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux3U_4U_4_61</name>
			<instance_name>DFT_compute_Add_3Ux3U_4U_4_61</instance_name>
			<source_loc>21061</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux3U_4U_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21066</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20896</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_26</name>
			<instance_name>DFT_compute_LessThan_3Ux4U_1U_4_26</instance_name>
			<source_loc>21066</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThan_3Ux4U_1U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21069</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20040,20114,20183,20251,20312,20373,20430</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_32</name>
			<instance_name>DFT_compute_Not_1U_1U_4_32</instance_name>
			<source_loc>21069</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21084</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20054,20062,20128,20136,20197,20205,20265,20273,20326,20334,20387,20395,20444,20452</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_35</name>
			<instance_name>DFT_compute_Not_1U_1U_4_35</instance_name>
			<source_loc>21084</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_35</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 8 warnings, area=36742, bits=821</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1165</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>495</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>48</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>306</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>306</count>
		</message_count>
		<message_count>
			<code_num>416</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>109</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>72</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>90</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>41</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>51</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>102</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>48</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>17</count>
		</message_count>
	</message_counts>
	<end_time>Mon Apr 25 10:42:58 2022</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>95</real_time>
			<cpu_time>92</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>13</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>6</real_time>
			<cpu_time>6</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>1</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>133</real_time>
			<cpu_time>106</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>133</real_time>
			<cpu_time>106</cpu_time>
		</phase>
	</timers>
	<footprint>553504</footprint>
	<subprocess_footprint>698584</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
