

================================================================
== Vivado HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s'
================================================================
* Date:           Sun May 25 15:18:56 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.013 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1028|     1028| 5.140 us | 5.140 us |  1028|  1028|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BatchNormLoop  |     1026|     1026|         4|          1|          1|  1024|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    288|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    354|    -|
|Register         |        0|      -|     228|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     228|    674|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_28_fu_347_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_29_fu_367_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_30_fu_599_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_31_fu_399_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_33_fu_455_p2           |     +    |      0|  0|  15|           5|           6|
    |add_ln1192_34_fu_479_p2           |     +    |      0|  0|  15|           5|           6|
    |add_ln1192_35_fu_499_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_36_fu_631_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_37_fu_663_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_38_fu_527_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_39_fu_695_p2           |     +    |      0|  0|   8|           6|           6|
    |add_ln1192_40_fu_735_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_41_fu_767_p2           |     +    |      0|  0|   8|           5|           6|
    |add_ln1192_42_fu_559_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln1192_fu_319_p2              |     +    |      0|  0|  15|           6|           6|
    |i_fu_237_p2                       |     +    |      0|  0|  13|          11|           1|
    |sub_ln1192_10_fu_689_p2           |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_11_fu_729_p2           |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_12_fu_761_p2           |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_7_fu_427_p2            |     -    |      0|  0|  15|           5|           6|
    |sub_ln1192_8_fu_625_p2            |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_9_fu_657_p2            |     -    |      0|  0|   8|           6|           6|
    |sub_ln1192_fu_593_p2              |     -    |      0|  0|   8|           6|           6|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op138         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op46          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_231_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 288|         155|         154|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_220              |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         78|   48|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |i_0_reg_220                          |  11|   0|   11|          0|
    |icmp_ln25_reg_783                    |   1|   0|    1|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |tmp_data_0_V_reg_823                 |   4|   0|    4|          0|
    |tmp_data_0_V_reg_823_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_10_V_reg_908                |   4|   0|    4|          0|
    |tmp_data_11_V_reg_878                |   4|   0|    4|          0|
    |tmp_data_11_V_reg_878_pp0_iter2_reg  |   4|   0|    4|          0|
    |tmp_data_12_V_reg_913                |   4|   0|    4|          0|
    |tmp_data_13_V_reg_918                |   4|   0|    4|          0|
    |tmp_data_14_V_reg_923                |   4|   0|    4|          0|
    |tmp_data_15_V_reg_893                |   4|   0|    4|          0|
    |tmp_data_15_V_reg_893_pp0_iter2_reg  |   4|   0|    4|          0|
    |tmp_data_1_V_reg_828                 |   4|   0|    4|          0|
    |tmp_data_1_V_reg_828_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_2_V_reg_833                 |   4|   0|    4|          0|
    |tmp_data_2_V_reg_833_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_3_V_reg_898                 |   4|   0|    4|          0|
    |tmp_data_4_V_reg_843                 |   4|   0|    4|          0|
    |tmp_data_4_V_reg_843_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_5_V_reg_848                 |   4|   0|    4|          0|
    |tmp_data_5_V_reg_848_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_6_V_reg_853                 |   4|   0|    4|          0|
    |tmp_data_6_V_reg_853_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_7_V_reg_858                 |   4|   0|    4|          0|
    |tmp_data_7_V_reg_858_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_8_V_reg_863                 |   4|   0|    4|          0|
    |tmp_data_8_V_reg_863_pp0_iter2_reg   |   4|   0|    4|          0|
    |tmp_data_9_V_reg_903                 |   4|   0|    4|          0|
    |tmp_data_V_10_reg_802                |   4|   0|    4|          0|
    |tmp_data_V_12_reg_807                |   4|   0|    4|          0|
    |tmp_data_V_13_reg_813                |   4|   0|    4|          0|
    |tmp_data_V_14_reg_818                |   4|   0|    4|          0|
    |tmp_data_V_3_reg_792                 |   4|   0|    4|          0|
    |tmp_data_V_9_reg_797                 |   4|   0|    4|          0|
    |trunc_ln1192_6_reg_868               |   3|   0|    3|          0|
    |trunc_ln1192_7_reg_873               |   3|   0|    3|          0|
    |trunc_ln1192_8_reg_883               |   3|   0|    3|          0|
    |trunc_ln1192_9_reg_888               |   3|   0|    3|          0|
    |trunc_ln1192_reg_838                 |   3|   0|    3|          0|
    |icmp_ln25_reg_783                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 228|  32|  165|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|start_out                 | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|start_write               | out |    1| ap_ctrl_hs | normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> | return value |
|data_V_data_0_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_13_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_14_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_15_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|res_V_data_0_V_din        | out |    4|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |    4|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |    4|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |    4|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |    4|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |    4|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |    4|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |    4|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |    4|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |    4|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |    4|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din       | out |    4|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din       | out |    4|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din       | out |    4|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din       | out |    4|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din       | out |    4|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16384, [4 x i8]* @p_str68, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 39 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %BatchNormLoop ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 42 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %BatchNormLoop" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 46 [1/1] (2.18ns)   --->   "%empty_129 = call { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V, i4* %data_V_data_4_V, i4* %data_V_data_5_V, i4* %data_V_data_6_V, i4* %data_V_data_7_V, i4* %data_V_data_8_V, i4* %data_V_data_9_V, i4* %data_V_data_10_V, i4* %data_V_data_11_V, i4* %data_V_data_12_V, i4* %data_V_data_13_V, i4* %data_V_data_14_V, i4* %data_V_data_15_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 46 'read' 'empty_129' <Predicate = (!icmp_ln25)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%tmp_data_V_0 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 0" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 47 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_28)   --->   "%tmp_data_V_1 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 48 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_29)   --->   "%tmp_data_V_2 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 2" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 49 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 3" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 50 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_31)   --->   "%tmp_data_V_4 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 4" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 51 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192_7)   --->   "%tmp_data_V_5 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 5" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 52 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_33)   --->   "%tmp_data_V_6 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 6" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 53 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_34)   --->   "%tmp_data_V_7 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 7" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 54 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_35)   --->   "%tmp_data_V_8 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 8" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 55 'extractvalue' 'tmp_data_V_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 9" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 56 'extractvalue' 'tmp_data_V_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 10" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 57 'extractvalue' 'tmp_data_V_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_38)   --->   "%tmp_data_V_11 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 11" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 58 'extractvalue' 'tmp_data_V_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 12" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 59 'extractvalue' 'tmp_data_V_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 13" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 60 'extractvalue' 'tmp_data_V_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 14" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 61 'extractvalue' 'tmp_data_V_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_42)   --->   "%tmp_data_V_15 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_129, 15" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 62 'extractvalue' 'tmp_data_V_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_V_0, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%sext_ln1192 = sext i5 %shl_ln to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 64 'sext' 'sext_ln1192' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln1192 = add i6 -16, %sext_ln1192" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 65 'add' 'add_ln1192' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 66 'partselect' 'tmp_data_0_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_28)   --->   "%shl_ln1118_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_V_1, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 67 'bitconcatenate' 'shl_ln1118_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_28)   --->   "%sext_ln1192_21 = sext i5 %shl_ln1118_s to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 68 'sext' 'sext_ln1192_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln1192_28 = add i6 -16, %sext_ln1192_21" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 69 'add' 'add_ln1192_28' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_28, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 70 'partselect' 'tmp_data_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_29)   --->   "%sext_ln1192_22 = sext i4 %tmp_data_V_2 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 71 'sext' 'sext_ln1192_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln1192_29 = add i6 -16, %sext_ln1192_22" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 72 'add' 'add_ln1192_29' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_29, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 73 'partselect' 'tmp_data_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i4 %tmp_data_V_3 to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 74 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_31)   --->   "%shl_ln1118_12 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_V_4, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 75 'bitconcatenate' 'shl_ln1118_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_31)   --->   "%sext_ln1192_24 = sext i5 %shl_ln1118_12 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 76 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln1192_31 = add i6 -16, %sext_ln1192_24" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 77 'add' 'add_ln1192_31' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_31, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 78 'partselect' 'tmp_data_4_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192_7)   --->   "%shl_ln1118_13 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_V_5, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 79 'bitconcatenate' 'shl_ln1118_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192_7)   --->   "%sext_ln1118 = sext i5 %shl_ln1118_13 to i6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 80 'sext' 'sext_ln1118' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln1192_7 = sub i6 -12, %sext_ln1118" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 81 'sub' 'sub_ln1192_7' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_5_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %sub_ln1192_7, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 82 'partselect' 'tmp_data_5_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_33)   --->   "%shl_ln1118_14 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_V_6, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 83 'bitconcatenate' 'shl_ln1118_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_33)   --->   "%sext_ln1192_25 = sext i5 %shl_ln1118_14 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 84 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln1192_33 = add i6 -12, %sext_ln1192_25" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 85 'add' 'add_ln1192_33' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_6_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_33, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 86 'partselect' 'tmp_data_6_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_34)   --->   "%shl_ln1118_15 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_V_7, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 87 'bitconcatenate' 'shl_ln1118_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln1192_34 = add i6 -8, %shl_ln1118_15" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 88 'add' 'add_ln1192_34' <Predicate = (!icmp_ln25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_7_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_34, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 89 'partselect' 'tmp_data_7_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_35)   --->   "%sext_ln1192_26 = sext i4 %tmp_data_V_8 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 90 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln1192_35 = add i6 -16, %sext_ln1192_26" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 91 'add' 'add_ln1192_35' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_8_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_35, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 92 'partselect' 'tmp_data_8_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1192_6 = trunc i4 %tmp_data_V_9 to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 93 'trunc' 'trunc_ln1192_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1192_7 = trunc i4 %tmp_data_V_10 to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 94 'trunc' 'trunc_ln1192_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_38)   --->   "%sext_ln1192_29 = sext i4 %tmp_data_V_11 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 95 'sext' 'sext_ln1192_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln1192_38 = add i6 -16, %sext_ln1192_29" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 96 'add' 'add_ln1192_38' <Predicate = (!icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_data_11_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_38, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 97 'partselect' 'tmp_data_11_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1192_8 = trunc i4 %tmp_data_V_13 to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 98 'trunc' 'trunc_ln1192_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln1192_9 = trunc i4 %tmp_data_V_14 to i3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 99 'trunc' 'trunc_ln1192_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_42)   --->   "%shl_ln1118_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_V_15, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 100 'bitconcatenate' 'shl_ln1118_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln1192_42 = add i6 -16, %shl_ln1118_18" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 101 'add' 'add_ln1192_42' <Predicate = (!icmp_ln25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_15_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_42, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 102 'partselect' 'tmp_data_15_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 103 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_V_3, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 104 'bitconcatenate' 'shl_ln1118_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i5 %shl_ln1118_11 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 105 'sext' 'sext_ln1192_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i6 %sext_ln1192_23, %shl_ln3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 106 'sub' 'sub_ln1192' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_30 = add i6 -12, %sub_ln1192" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 107 'add' 'add_ln1192_30' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_30, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 108 'partselect' 'tmp_data_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i4 %tmp_data_V_9 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 109 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192_6, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 110 'bitconcatenate' 'shl_ln1192_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i6 %shl_ln1192_5, %sext_ln1192_27" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 111 'sub' 'sub_ln1192_8' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_36 = add i6 -12, %sub_ln1192_8" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 112 'add' 'add_ln1192_36' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_data_9_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_36, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 113 'partselect' 'tmp_data_9_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i4 %tmp_data_V_10 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 114 'sext' 'sext_ln1192_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192_7, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 115 'bitconcatenate' 'shl_ln1192_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_9 = sub i6 %shl_ln1192_6, %sext_ln1192_28" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 116 'sub' 'sub_ln1192_9' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_37 = add i6 -12, %sub_ln1192_9" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 117 'add' 'add_ln1192_37' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_10_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_37, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 118 'partselect' 'tmp_data_10_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i4 %tmp_data_V_12 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 119 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln1118_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_V_12, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 120 'bitconcatenate' 'shl_ln1118_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i6 %shl_ln1118_16, %sext_ln1192_30" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 121 'sub' 'sub_ln1192_10' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_39 = add i6 -16, %sub_ln1192_10" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 122 'add' 'add_ln1192_39' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_data_12_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_39, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 123 'partselect' 'tmp_data_12_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192_8, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 124 'bitconcatenate' 'shl_ln1192_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1118_17 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_data_V_13, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 125 'bitconcatenate' 'shl_ln1118_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i5 %shl_ln1118_17 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 126 'sext' 'sext_ln1192_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i6 %shl_ln1192_7, %sext_ln1192_31" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 127 'sub' 'sub_ln1192_11' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_40 = add i6 -12, %sub_ln1192_11" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 128 'add' 'add_ln1192_40' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_13_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_40, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 129 'partselect' 'tmp_data_13_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i4 %tmp_data_V_14 to i6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 130 'sext' 'sext_ln1192_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1192_9, i3 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 131 'bitconcatenate' 'shl_ln1192_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_12 = sub i6 %shl_ln1192_8, %sext_ln1192_32" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 132 'sub' 'sub_ln1192_12' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln1192_41 = add i6 -12, %sub_ln1192_12" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 133 'add' 'add_ln1192_41' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_data_14_V = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %add_ln1192_41, i32 2, i32 5)" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 134 'partselect' 'tmp_data_14_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str69) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str69)" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 136 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:26]   --->   Operation 137 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4* %res_V_data_6_V, i4* %res_V_data_7_V, i4* %res_V_data_8_V, i4* %res_V_data_9_V, i4* %res_V_data_10_V, i4* %res_V_data_11_V, i4* %res_V_data_12_V, i4* %res_V_data_13_V, i4* %res_V_data_14_V, i4* %res_V_data_15_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4 %tmp_data_8_V, i4 %tmp_data_9_V, i4 %tmp_data_10_V, i4 %tmp_data_11_V, i4 %tmp_data_12_V, i4 %tmp_data_13_V, i4 %tmp_data_14_V, i4 %tmp_data_15_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 138 'write' <Predicate = (!icmp_ln25)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str69, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:47]   --->   Operation 139 'specregionend' 'empty_130' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_batchnorm_stream.h:25]   --->   Operation 140 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specresourcelimit_ln22 (specresourcelimit) [ 0000000]
br_ln25                (br               ) [ 0111110]
i_0                    (phi              ) [ 0010000]
icmp_ln25              (icmp             ) [ 0011110]
empty                  (speclooptripcount) [ 0000000]
i                      (add              ) [ 0111110]
br_ln25                (br               ) [ 0000000]
empty_129              (read             ) [ 0000000]
tmp_data_V_0           (extractvalue     ) [ 0000000]
tmp_data_V_1           (extractvalue     ) [ 0000000]
tmp_data_V_2           (extractvalue     ) [ 0000000]
tmp_data_V_3           (extractvalue     ) [ 0010100]
tmp_data_V_4           (extractvalue     ) [ 0000000]
tmp_data_V_5           (extractvalue     ) [ 0000000]
tmp_data_V_6           (extractvalue     ) [ 0000000]
tmp_data_V_7           (extractvalue     ) [ 0000000]
tmp_data_V_8           (extractvalue     ) [ 0000000]
tmp_data_V_9           (extractvalue     ) [ 0010100]
tmp_data_V_10          (extractvalue     ) [ 0010100]
tmp_data_V_11          (extractvalue     ) [ 0000000]
tmp_data_V_12          (extractvalue     ) [ 0010100]
tmp_data_V_13          (extractvalue     ) [ 0010100]
tmp_data_V_14          (extractvalue     ) [ 0010100]
tmp_data_V_15          (extractvalue     ) [ 0000000]
shl_ln                 (bitconcatenate   ) [ 0000000]
sext_ln1192            (sext             ) [ 0000000]
add_ln1192             (add              ) [ 0000000]
tmp_data_0_V           (partselect       ) [ 0010110]
shl_ln1118_s           (bitconcatenate   ) [ 0000000]
sext_ln1192_21         (sext             ) [ 0000000]
add_ln1192_28          (add              ) [ 0000000]
tmp_data_1_V           (partselect       ) [ 0010110]
sext_ln1192_22         (sext             ) [ 0000000]
add_ln1192_29          (add              ) [ 0000000]
tmp_data_2_V           (partselect       ) [ 0010110]
trunc_ln1192           (trunc            ) [ 0010100]
shl_ln1118_12          (bitconcatenate   ) [ 0000000]
sext_ln1192_24         (sext             ) [ 0000000]
add_ln1192_31          (add              ) [ 0000000]
tmp_data_4_V           (partselect       ) [ 0010110]
shl_ln1118_13          (bitconcatenate   ) [ 0000000]
sext_ln1118            (sext             ) [ 0000000]
sub_ln1192_7           (sub              ) [ 0000000]
tmp_data_5_V           (partselect       ) [ 0010110]
shl_ln1118_14          (bitconcatenate   ) [ 0000000]
sext_ln1192_25         (sext             ) [ 0000000]
add_ln1192_33          (add              ) [ 0000000]
tmp_data_6_V           (partselect       ) [ 0010110]
shl_ln1118_15          (bitconcatenate   ) [ 0000000]
add_ln1192_34          (add              ) [ 0000000]
tmp_data_7_V           (partselect       ) [ 0010110]
sext_ln1192_26         (sext             ) [ 0000000]
add_ln1192_35          (add              ) [ 0000000]
tmp_data_8_V           (partselect       ) [ 0010110]
trunc_ln1192_6         (trunc            ) [ 0010100]
trunc_ln1192_7         (trunc            ) [ 0010100]
sext_ln1192_29         (sext             ) [ 0000000]
add_ln1192_38          (add              ) [ 0000000]
tmp_data_11_V          (partselect       ) [ 0010110]
trunc_ln1192_8         (trunc            ) [ 0010100]
trunc_ln1192_9         (trunc            ) [ 0010100]
shl_ln1118_18          (bitconcatenate   ) [ 0000000]
add_ln1192_42          (add              ) [ 0000000]
tmp_data_15_V          (partselect       ) [ 0010110]
shl_ln3                (bitconcatenate   ) [ 0000000]
shl_ln1118_11          (bitconcatenate   ) [ 0000000]
sext_ln1192_23         (sext             ) [ 0000000]
sub_ln1192             (sub              ) [ 0000000]
add_ln1192_30          (add              ) [ 0000000]
tmp_data_3_V           (partselect       ) [ 0010010]
sext_ln1192_27         (sext             ) [ 0000000]
shl_ln1192_5           (bitconcatenate   ) [ 0000000]
sub_ln1192_8           (sub              ) [ 0000000]
add_ln1192_36          (add              ) [ 0000000]
tmp_data_9_V           (partselect       ) [ 0010010]
sext_ln1192_28         (sext             ) [ 0000000]
shl_ln1192_6           (bitconcatenate   ) [ 0000000]
sub_ln1192_9           (sub              ) [ 0000000]
add_ln1192_37          (add              ) [ 0000000]
tmp_data_10_V          (partselect       ) [ 0010010]
sext_ln1192_30         (sext             ) [ 0000000]
shl_ln1118_16          (bitconcatenate   ) [ 0000000]
sub_ln1192_10          (sub              ) [ 0000000]
add_ln1192_39          (add              ) [ 0000000]
tmp_data_12_V          (partselect       ) [ 0010010]
shl_ln1192_7           (bitconcatenate   ) [ 0000000]
shl_ln1118_17          (bitconcatenate   ) [ 0000000]
sext_ln1192_31         (sext             ) [ 0000000]
sub_ln1192_11          (sub              ) [ 0000000]
add_ln1192_40          (add              ) [ 0000000]
tmp_data_13_V          (partselect       ) [ 0010010]
sext_ln1192_32         (sext             ) [ 0000000]
shl_ln1192_8           (bitconcatenate   ) [ 0000000]
sub_ln1192_12          (sub              ) [ 0000000]
add_ln1192_41          (add              ) [ 0000000]
tmp_data_14_V          (partselect       ) [ 0010010]
specloopname_ln25      (specloopname     ) [ 0000000]
tmp                    (specregionbegin  ) [ 0000000]
specpipeline_ln26      (specpipeline     ) [ 0000000]
write_ln46             (write            ) [ 0000000]
empty_130              (specregionend    ) [ 0000000]
br_ln25                (br               ) [ 0111110]
ret_ln48               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="empty_129_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="4" slack="0"/>
<pin id="137" dir="0" index="4" bw="4" slack="0"/>
<pin id="138" dir="0" index="5" bw="4" slack="0"/>
<pin id="139" dir="0" index="6" bw="4" slack="0"/>
<pin id="140" dir="0" index="7" bw="4" slack="0"/>
<pin id="141" dir="0" index="8" bw="4" slack="0"/>
<pin id="142" dir="0" index="9" bw="4" slack="0"/>
<pin id="143" dir="0" index="10" bw="4" slack="0"/>
<pin id="144" dir="0" index="11" bw="4" slack="0"/>
<pin id="145" dir="0" index="12" bw="4" slack="0"/>
<pin id="146" dir="0" index="13" bw="4" slack="0"/>
<pin id="147" dir="0" index="14" bw="4" slack="0"/>
<pin id="148" dir="0" index="15" bw="4" slack="0"/>
<pin id="149" dir="0" index="16" bw="4" slack="0"/>
<pin id="150" dir="1" index="17" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_129/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln46_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="4" slack="0"/>
<pin id="173" dir="0" index="4" bw="4" slack="0"/>
<pin id="174" dir="0" index="5" bw="4" slack="0"/>
<pin id="175" dir="0" index="6" bw="4" slack="0"/>
<pin id="176" dir="0" index="7" bw="4" slack="0"/>
<pin id="177" dir="0" index="8" bw="4" slack="0"/>
<pin id="178" dir="0" index="9" bw="4" slack="0"/>
<pin id="179" dir="0" index="10" bw="4" slack="0"/>
<pin id="180" dir="0" index="11" bw="4" slack="0"/>
<pin id="181" dir="0" index="12" bw="4" slack="0"/>
<pin id="182" dir="0" index="13" bw="4" slack="0"/>
<pin id="183" dir="0" index="14" bw="4" slack="0"/>
<pin id="184" dir="0" index="15" bw="4" slack="0"/>
<pin id="185" dir="0" index="16" bw="4" slack="0"/>
<pin id="186" dir="0" index="17" bw="4" slack="2"/>
<pin id="187" dir="0" index="18" bw="4" slack="2"/>
<pin id="188" dir="0" index="19" bw="4" slack="2"/>
<pin id="189" dir="0" index="20" bw="4" slack="1"/>
<pin id="190" dir="0" index="21" bw="4" slack="2"/>
<pin id="191" dir="0" index="22" bw="4" slack="2"/>
<pin id="192" dir="0" index="23" bw="4" slack="2"/>
<pin id="193" dir="0" index="24" bw="4" slack="2"/>
<pin id="194" dir="0" index="25" bw="4" slack="2"/>
<pin id="195" dir="0" index="26" bw="4" slack="1"/>
<pin id="196" dir="0" index="27" bw="4" slack="1"/>
<pin id="197" dir="0" index="28" bw="4" slack="2"/>
<pin id="198" dir="0" index="29" bw="4" slack="1"/>
<pin id="199" dir="0" index="30" bw="4" slack="1"/>
<pin id="200" dir="0" index="31" bw="4" slack="1"/>
<pin id="201" dir="0" index="32" bw="4" slack="2"/>
<pin id="202" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="1"/>
<pin id="222" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln25_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_data_V_0_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_data_V_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_data_V_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_data_V_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_data_V_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_data_V_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_data_V_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_6/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_data_V_7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_data_V_8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_8/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_data_V_9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_9/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_data_V_10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_10/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_data_V_11_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_11/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_data_V_12_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_12/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_data_V_13_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_13/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_data_V_14_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_14/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_data_V_15_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_15/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shl_ln_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln1192_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln1192_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_data_0_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="0" index="2" bw="3" slack="0"/>
<pin id="329" dir="0" index="3" bw="4" slack="0"/>
<pin id="330" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln1118_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1192_21_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln1192_28_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_data_1_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="0" index="3" bw="4" slack="0"/>
<pin id="358" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln1192_22_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_22/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln1192_29_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_29/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_data_2_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="0"/>
<pin id="377" dir="0" index="3" bw="4" slack="0"/>
<pin id="378" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln1192_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln1118_12_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_12/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln1192_24_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_24/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln1192_31_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_31/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_data_4_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="0" index="2" bw="3" slack="0"/>
<pin id="409" dir="0" index="3" bw="4" slack="0"/>
<pin id="410" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln1118_13_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_13/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln1118_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sub_ln1192_7_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_data_5_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="0" index="2" bw="3" slack="0"/>
<pin id="437" dir="0" index="3" bw="4" slack="0"/>
<pin id="438" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_5_V/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln1118_14_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_14/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln1192_25_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_25/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln1192_33_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_33/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_data_6_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="0"/>
<pin id="464" dir="0" index="2" bw="3" slack="0"/>
<pin id="465" dir="0" index="3" bw="4" slack="0"/>
<pin id="466" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_6_V/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln1118_15_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_15/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln1192_34_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_34/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_data_7_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="6" slack="0"/>
<pin id="488" dir="0" index="2" bw="3" slack="0"/>
<pin id="489" dir="0" index="3" bw="4" slack="0"/>
<pin id="490" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_7_V/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln1192_26_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_26/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln1192_35_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_35/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_data_8_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="6" slack="0"/>
<pin id="508" dir="0" index="2" bw="3" slack="0"/>
<pin id="509" dir="0" index="3" bw="4" slack="0"/>
<pin id="510" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_8_V/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln1192_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_6/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln1192_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_7/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln1192_29_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_29/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln1192_38_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_38/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_data_11_V_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="4" slack="0"/>
<pin id="538" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_11_V/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln1192_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_8/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln1192_9_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_9/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="shl_ln1118_18_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_18/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln1192_42_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="0" index="1" bw="6" slack="0"/>
<pin id="562" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_42/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_data_15_V_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="4" slack="0"/>
<pin id="570" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_15_V/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="shl_ln3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="1"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln1118_11_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="4" slack="1"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_11/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln1192_23_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_23/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sub_ln1192_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="6" slack="0"/>
<pin id="596" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln1192_30_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="6" slack="0"/>
<pin id="602" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_data_3_V_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="6" slack="0"/>
<pin id="608" dir="0" index="2" bw="3" slack="0"/>
<pin id="609" dir="0" index="3" bw="4" slack="0"/>
<pin id="610" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln1192_27_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_27/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="shl_ln1192_5_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="0" index="1" bw="3" slack="1"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sub_ln1192_8_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="0" index="1" bw="4" slack="0"/>
<pin id="628" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln1192_36_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="0" index="1" bw="6" slack="0"/>
<pin id="634" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_36/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_data_9_V_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="0"/>
<pin id="639" dir="0" index="1" bw="6" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="4" slack="0"/>
<pin id="642" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_9_V/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln1192_28_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="1"/>
<pin id="649" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_28/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="shl_ln1192_6_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="0" index="1" bw="3" slack="1"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sub_ln1192_9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="0"/>
<pin id="660" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_9/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln1192_37_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_37/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_data_10_V_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="0"/>
<pin id="671" dir="0" index="1" bw="6" slack="0"/>
<pin id="672" dir="0" index="2" bw="3" slack="0"/>
<pin id="673" dir="0" index="3" bw="4" slack="0"/>
<pin id="674" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_10_V/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln1192_30_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="1"/>
<pin id="681" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_30/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="shl_ln1118_16_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="4" slack="1"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_16/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sub_ln1192_10_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="0" index="1" bw="4" slack="0"/>
<pin id="692" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln1192_39_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="0" index="1" bw="6" slack="0"/>
<pin id="698" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_39/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_data_12_V_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="0" index="1" bw="6" slack="0"/>
<pin id="704" dir="0" index="2" bw="3" slack="0"/>
<pin id="705" dir="0" index="3" bw="4" slack="0"/>
<pin id="706" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_12_V/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="shl_ln1192_7_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="0"/>
<pin id="713" dir="0" index="1" bw="3" slack="1"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="shl_ln1118_17_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="1"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_17/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln1192_31_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_31/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sub_ln1192_11_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln1192_40_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="0" index="1" bw="6" slack="0"/>
<pin id="738" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_40/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_data_13_V_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="0" index="1" bw="6" slack="0"/>
<pin id="744" dir="0" index="2" bw="3" slack="0"/>
<pin id="745" dir="0" index="3" bw="4" slack="0"/>
<pin id="746" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_13_V/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln1192_32_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_32/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="shl_ln1192_8_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="0" index="1" bw="3" slack="1"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_8/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sub_ln1192_12_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="0"/>
<pin id="764" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_12/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln1192_41_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="0"/>
<pin id="769" dir="0" index="1" bw="6" slack="0"/>
<pin id="770" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_41/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_data_14_V_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="0"/>
<pin id="775" dir="0" index="1" bw="6" slack="0"/>
<pin id="776" dir="0" index="2" bw="3" slack="0"/>
<pin id="777" dir="0" index="3" bw="4" slack="0"/>
<pin id="778" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_14_V/4 "/>
</bind>
</comp>

<comp id="783" class="1005" name="icmp_ln25_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="787" class="1005" name="i_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="0"/>
<pin id="789" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_data_V_3_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="1"/>
<pin id="794" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_data_V_9_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="1"/>
<pin id="799" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_9 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_data_V_10_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="1"/>
<pin id="804" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_10 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_data_V_12_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="1"/>
<pin id="809" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_12 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_data_V_13_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_13 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_data_V_14_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="1"/>
<pin id="820" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_14 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_data_0_V_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="2"/>
<pin id="825" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_data_1_V_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="2"/>
<pin id="830" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_data_2_V_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="2"/>
<pin id="835" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="838" class="1005" name="trunc_ln1192_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="1"/>
<pin id="840" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_data_4_V_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="2"/>
<pin id="845" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_data_5_V_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="2"/>
<pin id="850" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_data_6_V_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="2"/>
<pin id="855" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_data_7_V_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="2"/>
<pin id="860" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_data_8_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="2"/>
<pin id="865" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="trunc_ln1192_6_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="1"/>
<pin id="870" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_6 "/>
</bind>
</comp>

<comp id="873" class="1005" name="trunc_ln1192_7_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="1"/>
<pin id="875" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_7 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_data_11_V_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="2"/>
<pin id="880" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_11_V "/>
</bind>
</comp>

<comp id="883" class="1005" name="trunc_ln1192_8_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="1"/>
<pin id="885" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_8 "/>
</bind>
</comp>

<comp id="888" class="1005" name="trunc_ln1192_9_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="3" slack="1"/>
<pin id="890" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_9 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_data_15_V_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="2"/>
<pin id="895" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_15_V "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_data_3_V_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="1"/>
<pin id="900" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_data_9_V_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="1"/>
<pin id="905" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_data_10_V_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="4" slack="1"/>
<pin id="910" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_10_V "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_data_12_V_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="1"/>
<pin id="915" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_12_V "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_data_13_V_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="1"/>
<pin id="920" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_13_V "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_data_14_V_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="1"/>
<pin id="925" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_14_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="94" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="132" pin=8"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="132" pin=9"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="132" pin=10"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="132" pin=11"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="132" pin=12"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="132" pin=13"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="132" pin=14"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="132" pin=15"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="132" pin=16"/></net>

<net id="203"><net_src comp="128" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="168" pin=9"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="168" pin=11"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="168" pin=12"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="168" pin=13"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="168" pin=14"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="168" pin=15"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="168" pin=16"/></net>

<net id="223"><net_src comp="84" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="224" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="86" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="224" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="92" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="132" pin="17"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="132" pin="17"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="132" pin="17"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="132" pin="17"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="132" pin="17"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="132" pin="17"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="132" pin="17"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="132" pin="17"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="132" pin="17"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="132" pin="17"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="132" pin="17"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="132" pin="17"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="132" pin="17"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="132" pin="17"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="132" pin="17"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="132" pin="17"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="96" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="243" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="98" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="100" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="104" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="96" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="247" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="98" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="100" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="102" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="72" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="104" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="366"><net_src comp="251" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="100" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="102" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="104" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="386"><net_src comp="255" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="96" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="259" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="98" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="100" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="102" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="104" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="263" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="98" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="106" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="102" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="104" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="267" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="98" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="106" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="102" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="104" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="108" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="271" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="110" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="112" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="471" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="102" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="104" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="275" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="102" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="279" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="283" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="287" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="100" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="102" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="104" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="295" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="299" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="108" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="303" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="110" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="551" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="102" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="72" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="104" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="580"><net_src comp="114" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="116" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="96" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="98" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="582" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="575" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="106" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="102" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="104" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="623"><net_src comp="114" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="116" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="615" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="106" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="102" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="72" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="104" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="655"><net_src comp="114" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="116" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="647" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="106" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="102" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="104" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="687"><net_src comp="108" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="110" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="682" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="679" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="100" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="102" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="72" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="104" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="716"><net_src comp="114" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="116" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="96" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="98" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="711" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="106" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="747"><net_src comp="102" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="72" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="104" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="759"><net_src comp="114" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="116" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="751" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="106" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="779"><net_src comp="102" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="72" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="104" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="786"><net_src comp="231" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="237" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="795"><net_src comp="255" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="800"><net_src comp="279" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="805"><net_src comp="283" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="810"><net_src comp="291" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="816"><net_src comp="295" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="821"><net_src comp="299" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="826"><net_src comp="325" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="168" pin=17"/></net>

<net id="831"><net_src comp="353" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="168" pin=18"/></net>

<net id="836"><net_src comp="373" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="168" pin=19"/></net>

<net id="841"><net_src comp="383" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="846"><net_src comp="405" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="168" pin=21"/></net>

<net id="851"><net_src comp="433" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="168" pin=22"/></net>

<net id="856"><net_src comp="461" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="168" pin=23"/></net>

<net id="861"><net_src comp="485" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="168" pin=24"/></net>

<net id="866"><net_src comp="505" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="168" pin=25"/></net>

<net id="871"><net_src comp="515" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="876"><net_src comp="519" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="881"><net_src comp="533" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="168" pin=28"/></net>

<net id="886"><net_src comp="543" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="891"><net_src comp="547" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="896"><net_src comp="565" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="168" pin=32"/></net>

<net id="901"><net_src comp="605" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="168" pin=20"/></net>

<net id="906"><net_src comp="637" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="168" pin=26"/></net>

<net id="911"><net_src comp="669" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="168" pin=27"/></net>

<net id="916"><net_src comp="701" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="168" pin=29"/></net>

<net id="921"><net_src comp="741" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="168" pin=30"/></net>

<net id="926"><net_src comp="773" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="168" pin=31"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: res_V_data_4_V | {5 }
	Port: res_V_data_5_V | {5 }
	Port: res_V_data_6_V | {5 }
	Port: res_V_data_7_V | {5 }
	Port: res_V_data_8_V | {5 }
	Port: res_V_data_9_V | {5 }
	Port: res_V_data_10_V | {5 }
	Port: res_V_data_11_V | {5 }
	Port: res_V_data_12_V | {5 }
	Port: res_V_data_13_V | {5 }
	Port: res_V_data_14_V | {5 }
	Port: res_V_data_15_V | {5 }
 - Input state : 
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_0_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_1_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_2_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_3_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_4_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_5_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_6_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_7_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_8_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_9_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_10_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_11_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_12_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_13_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_14_V | {3 }
	Port: normalize<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,config11> : data_V_data_15_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		i : 1
		br_ln25 : 2
	State 3
		shl_ln : 1
		sext_ln1192 : 2
		add_ln1192 : 3
		tmp_data_0_V : 4
		shl_ln1118_s : 1
		sext_ln1192_21 : 2
		add_ln1192_28 : 3
		tmp_data_1_V : 4
		sext_ln1192_22 : 1
		add_ln1192_29 : 2
		tmp_data_2_V : 3
		trunc_ln1192 : 1
		shl_ln1118_12 : 1
		sext_ln1192_24 : 2
		add_ln1192_31 : 3
		tmp_data_4_V : 4
		shl_ln1118_13 : 1
		sext_ln1118 : 2
		sub_ln1192_7 : 3
		tmp_data_5_V : 4
		shl_ln1118_14 : 1
		sext_ln1192_25 : 2
		add_ln1192_33 : 3
		tmp_data_6_V : 4
		shl_ln1118_15 : 1
		add_ln1192_34 : 2
		tmp_data_7_V : 3
		sext_ln1192_26 : 1
		add_ln1192_35 : 2
		tmp_data_8_V : 3
		trunc_ln1192_6 : 1
		trunc_ln1192_7 : 1
		sext_ln1192_29 : 1
		add_ln1192_38 : 2
		tmp_data_11_V : 3
		trunc_ln1192_8 : 1
		trunc_ln1192_9 : 1
		shl_ln1118_18 : 1
		add_ln1192_42 : 2
		tmp_data_15_V : 3
	State 4
		sext_ln1192_23 : 1
		sub_ln1192 : 2
		add_ln1192_30 : 3
		tmp_data_3_V : 4
		sub_ln1192_8 : 1
		add_ln1192_36 : 2
		tmp_data_9_V : 3
		sub_ln1192_9 : 1
		add_ln1192_37 : 2
		tmp_data_10_V : 3
		sub_ln1192_10 : 1
		add_ln1192_39 : 2
		tmp_data_12_V : 3
		sext_ln1192_31 : 1
		sub_ln1192_11 : 2
		add_ln1192_40 : 3
		tmp_data_13_V : 4
		sub_ln1192_12 : 1
		add_ln1192_41 : 2
		tmp_data_14_V : 3
	State 5
		empty_130 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         i_fu_237        |    0    |    13   |
|          |    add_ln1192_fu_319    |    0    |    15   |
|          |   add_ln1192_28_fu_347  |    0    |    15   |
|          |   add_ln1192_29_fu_367  |    0    |    15   |
|          |   add_ln1192_31_fu_399  |    0    |    15   |
|          |   add_ln1192_33_fu_455  |    0    |    15   |
|          |   add_ln1192_34_fu_479  |    0    |    15   |
|    add   |   add_ln1192_35_fu_499  |    0    |    15   |
|          |   add_ln1192_38_fu_527  |    0    |    15   |
|          |   add_ln1192_42_fu_559  |    0    |    15   |
|          |   add_ln1192_30_fu_599  |    0    |    8    |
|          |   add_ln1192_36_fu_631  |    0    |    8    |
|          |   add_ln1192_37_fu_663  |    0    |    8    |
|          |   add_ln1192_39_fu_695  |    0    |    8    |
|          |   add_ln1192_40_fu_735  |    0    |    8    |
|          |   add_ln1192_41_fu_767  |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |   sub_ln1192_7_fu_427   |    0    |    15   |
|          |    sub_ln1192_fu_593    |    0    |    8    |
|          |   sub_ln1192_8_fu_625   |    0    |    8    |
|    sub   |   sub_ln1192_9_fu_657   |    0    |    8    |
|          |   sub_ln1192_10_fu_689  |    0    |    8    |
|          |   sub_ln1192_11_fu_729  |    0    |    8    |
|          |   sub_ln1192_12_fu_761  |    0    |    8    |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln25_fu_231    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |  empty_129_read_fu_132  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln46_write_fu_168 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_0_fu_243   |    0    |    0    |
|          |   tmp_data_V_1_fu_247   |    0    |    0    |
|          |   tmp_data_V_2_fu_251   |    0    |    0    |
|          |   tmp_data_V_3_fu_255   |    0    |    0    |
|          |   tmp_data_V_4_fu_259   |    0    |    0    |
|          |   tmp_data_V_5_fu_263   |    0    |    0    |
|          |   tmp_data_V_6_fu_267   |    0    |    0    |
|extractvalue|   tmp_data_V_7_fu_271   |    0    |    0    |
|          |   tmp_data_V_8_fu_275   |    0    |    0    |
|          |   tmp_data_V_9_fu_279   |    0    |    0    |
|          |   tmp_data_V_10_fu_283  |    0    |    0    |
|          |   tmp_data_V_11_fu_287  |    0    |    0    |
|          |   tmp_data_V_12_fu_291  |    0    |    0    |
|          |   tmp_data_V_13_fu_295  |    0    |    0    |
|          |   tmp_data_V_14_fu_299  |    0    |    0    |
|          |   tmp_data_V_15_fu_303  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      shl_ln_fu_307      |    0    |    0    |
|          |   shl_ln1118_s_fu_335   |    0    |    0    |
|          |   shl_ln1118_12_fu_387  |    0    |    0    |
|          |   shl_ln1118_13_fu_415  |    0    |    0    |
|          |   shl_ln1118_14_fu_443  |    0    |    0    |
|          |   shl_ln1118_15_fu_471  |    0    |    0    |
|          |   shl_ln1118_18_fu_551  |    0    |    0    |
|bitconcatenate|      shl_ln3_fu_575     |    0    |    0    |
|          |   shl_ln1118_11_fu_582  |    0    |    0    |
|          |   shl_ln1192_5_fu_618   |    0    |    0    |
|          |   shl_ln1192_6_fu_650   |    0    |    0    |
|          |   shl_ln1118_16_fu_682  |    0    |    0    |
|          |   shl_ln1192_7_fu_711   |    0    |    0    |
|          |   shl_ln1118_17_fu_718  |    0    |    0    |
|          |   shl_ln1192_8_fu_754   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln1192_fu_315   |    0    |    0    |
|          |  sext_ln1192_21_fu_343  |    0    |    0    |
|          |  sext_ln1192_22_fu_363  |    0    |    0    |
|          |  sext_ln1192_24_fu_395  |    0    |    0    |
|          |    sext_ln1118_fu_423   |    0    |    0    |
|          |  sext_ln1192_25_fu_451  |    0    |    0    |
|   sext   |  sext_ln1192_26_fu_495  |    0    |    0    |
|          |  sext_ln1192_29_fu_523  |    0    |    0    |
|          |  sext_ln1192_23_fu_589  |    0    |    0    |
|          |  sext_ln1192_27_fu_615  |    0    |    0    |
|          |  sext_ln1192_28_fu_647  |    0    |    0    |
|          |  sext_ln1192_30_fu_679  |    0    |    0    |
|          |  sext_ln1192_31_fu_725  |    0    |    0    |
|          |  sext_ln1192_32_fu_751  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_325   |    0    |    0    |
|          |   tmp_data_1_V_fu_353   |    0    |    0    |
|          |   tmp_data_2_V_fu_373   |    0    |    0    |
|          |   tmp_data_4_V_fu_405   |    0    |    0    |
|          |   tmp_data_5_V_fu_433   |    0    |    0    |
|          |   tmp_data_6_V_fu_461   |    0    |    0    |
|          |   tmp_data_7_V_fu_485   |    0    |    0    |
|partselect|   tmp_data_8_V_fu_505   |    0    |    0    |
|          |   tmp_data_11_V_fu_533  |    0    |    0    |
|          |   tmp_data_15_V_fu_565  |    0    |    0    |
|          |   tmp_data_3_V_fu_605   |    0    |    0    |
|          |   tmp_data_9_V_fu_637   |    0    |    0    |
|          |   tmp_data_10_V_fu_669  |    0    |    0    |
|          |   tmp_data_12_V_fu_701  |    0    |    0    |
|          |   tmp_data_13_V_fu_741  |    0    |    0    |
|          |   tmp_data_14_V_fu_773  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   trunc_ln1192_fu_383   |    0    |    0    |
|          |  trunc_ln1192_6_fu_515  |    0    |    0    |
|   trunc  |  trunc_ln1192_7_fu_519  |    0    |    0    |
|          |  trunc_ln1192_8_fu_543  |    0    |    0    |
|          |  trunc_ln1192_9_fu_547  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   272   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_0_reg_220     |   11   |
|       i_reg_787      |   11   |
|   icmp_ln25_reg_783  |    1   |
| tmp_data_0_V_reg_823 |    4   |
| tmp_data_10_V_reg_908|    4   |
| tmp_data_11_V_reg_878|    4   |
| tmp_data_12_V_reg_913|    4   |
| tmp_data_13_V_reg_918|    4   |
| tmp_data_14_V_reg_923|    4   |
| tmp_data_15_V_reg_893|    4   |
| tmp_data_1_V_reg_828 |    4   |
| tmp_data_2_V_reg_833 |    4   |
| tmp_data_3_V_reg_898 |    4   |
| tmp_data_4_V_reg_843 |    4   |
| tmp_data_5_V_reg_848 |    4   |
| tmp_data_6_V_reg_853 |    4   |
| tmp_data_7_V_reg_858 |    4   |
| tmp_data_8_V_reg_863 |    4   |
| tmp_data_9_V_reg_903 |    4   |
| tmp_data_V_10_reg_802|    4   |
| tmp_data_V_12_reg_807|    4   |
| tmp_data_V_13_reg_813|    4   |
| tmp_data_V_14_reg_818|    4   |
| tmp_data_V_3_reg_792 |    4   |
| tmp_data_V_9_reg_797 |    4   |
|trunc_ln1192_6_reg_868|    3   |
|trunc_ln1192_7_reg_873|    3   |
|trunc_ln1192_8_reg_883|    3   |
|trunc_ln1192_9_reg_888|    3   |
| trunc_ln1192_reg_838 |    3   |
+----------------------+--------+
|         Total        |   126  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   272  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   126  |    -   |
+-----------+--------+--------+
|   Total   |   126  |   272  |
+-----------+--------+--------+
