
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {    ../01_RTL \
                     ./ }
    ../01_RTL  ./ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb asap7sc7p5t_AO_RVT_TT_08302018.db asap7sc7p5t_OA_RVT_TT_08302018.db asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_AO_RVT_TT_08302018.db  asap7sc7p5t_OA_RVT_TT_08302018.db}
* dw_foundation.sldb standard.sldb asap7sc7p5t_AO_RVT_TT_08302018.db asap7sc7p5t_OA_RVT_TT_08302018.db asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_AO_RVT_TT_08302018.db  asap7sc7p5t_OA_RVT_TT_08302018.db
set target_library {asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db} 
asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db
# set search_path {	./../01_RTL \
# 			/usr/cad/arm/CBDK_TSMC018_Arm_f1.0/CIC/SynopsysDC/db/ \
# 			/usr/cad/synopsys/synthesis/2019.12/libraries/syn/ }
# 				   
# set synthetic_library {dw_foundation.sldb}
# set link_library {* dw_foundation.sldb standard.sldb slow.db}
# set target_library {slow.db}
#======================================================
#  Global Parameters
#======================================================
set DESIGN "Final"
Final
set CLK_period 1000.0
1000.0
set IN_DLY  [expr 0.5*$CLK_period]
500.0
set OUT_DLY [expr 0.5*$CLK_period]
500.0
#======================================================
#  Read RTL Code
#======================================================
analyze -f sverilog $DESIGN\.v 
Running PRESTO HDLC
Compiling source file ../01_RTL/Final.v
Presto compilation completed successfully.
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_AO_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_OA_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'
1
elaborate $DESIGN 
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'asap7sc7p5t_AO_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_OA_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_INVBUF_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_SEQ_RVT_TT_08302018'
  Loading link library 'asap7sc7p5t_SIMPLE_RVT_TT_08302018'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine Final line 50 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 62 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 85 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inputs_reg      | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 146 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     weight_reg      | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 200 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    add_ans3_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    add_ans3_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    add_ans4_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    add_ans4_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    add_ans1_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    add_ans1_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    add_ans2_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    add_ans2_reg     | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 286 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    add_ans5_reg     | Flip-flop |  70   |  Y  | N  | Y  | N  | N  | N  | N  |
|    add_ans5_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 335 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    add_ans6_reg     | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
|    add_ans6_reg     | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 360 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    add_ans7_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 390 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Final line 399 in file
		'../01_RTL/Final.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Final)
Elaborated 1 design.
Current design is now 'Final'.
1
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CLK_period clk 
1
set_input_delay  [ expr $CLK_period*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CLK_period*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
# set_input_delay 0 -clock clk cg_en
set_load 0.05 [all_outputs]
1
set_max_delay $CLK_period -from [all_inputs] -to [all_outputs]
1
# set_dont_use slow/JKFF*
#======================================================
#  Optimization
#======================================================
uniquify
1
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_hold [all_clocks]
1
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 734                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 573                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 29                                     |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Final'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'Final_DW01_add_0'
  Processing 'Final_DW01_add_1'
  Processing 'Final_DW01_add_2'
  Processing 'Final_DW01_add_3'
  Processing 'Final_DW01_add_4'
  Processing 'Final_DW01_add_5'
  Processing 'Final_DW01_add_6'
  Processing 'Final_DW01_add_7'
  Processing 'Final_DW01_add_8'
  Processing 'Final_DW01_add_9'
  Processing 'Final_DW01_add_10'
  Processing 'Final_DW01_add_11'
  Processing 'Final_DW01_add_12'
  Processing 'Final_DW01_add_13'
  Processing 'Final_DW01_add_14'
  Processing 'Final_DW01_inc_0'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width9' (rpl)
  Processing 'DW01_add_width9'
  Processing 'Final_DW01_add_15'
  Mapping 'Final_DW_mult_uns_0'
  Mapping 'Final_DW_mult_uns_1'
  Processing 'Final_DW01_add_16'
  Mapping 'Final_DW_mult_uns_2'
  Mapping 'Final_DW_mult_uns_3'
  Processing 'Final_DW01_add_17'
  Mapping 'Final_DW_mult_uns_4'
  Mapping 'Final_DW_mult_uns_5'
  Processing 'Final_DW01_add_18'
  Mapping 'Final_DW_mult_uns_6'
  Mapping 'Final_DW_mult_uns_7'
  Processing 'Final_DW01_add_19'
  Mapping 'Final_DW_mult_uns_8'
  Mapping 'Final_DW_mult_uns_9'
  Processing 'Final_DW01_add_20'
  Mapping 'Final_DW_mult_uns_10'
  Mapping 'Final_DW_mult_uns_11'
  Processing 'Final_DW01_add_21'
  Mapping 'Final_DW_mult_uns_12'
  Mapping 'Final_DW_mult_uns_13'
  Processing 'Final_DW01_add_22'
  Mapping 'Final_DW_mult_uns_14'
  Mapping 'Final_DW_mult_uns_15'
  Processing 'Final_DW01_add_23'
  Mapping 'Final_DW_mult_uns_16'
  Mapping 'Final_DW_mult_uns_17'
  Processing 'Final_DW01_add_24'
  Mapping 'Final_DW_mult_uns_18'
  Mapping 'Final_DW_mult_uns_19'
  Processing 'Final_DW01_add_25'
  Mapping 'Final_DW_mult_uns_20'
  Mapping 'Final_DW_mult_uns_21'
  Processing 'Final_DW01_add_26'
  Mapping 'Final_DW_mult_uns_22'
  Mapping 'Final_DW_mult_uns_23'
  Processing 'Final_DW01_add_27'
  Mapping 'Final_DW_mult_uns_24'
  Mapping 'Final_DW_mult_uns_25'
  Processing 'Final_DW01_add_28'
  Mapping 'Final_DW_mult_uns_26'
  Mapping 'Final_DW_mult_uns_27'
  Processing 'Final_DW01_add_29'
  Mapping 'Final_DW_mult_uns_28'
  Mapping 'Final_DW_mult_uns_29'
  Processing 'Final_DW01_add_30'
  Mapping 'Final_DW_mult_uns_30'
  Mapping 'Final_DW_mult_uns_31'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
LNC WARNING: Found output_to_output lib arc on HAxp5_ASAP7_75t_R.

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   10636.2      0.00       0.0       0.0                                0.00  
    0:00:04   10636.2      0.00       0.0       0.0                                0.00  
    0:00:04   10636.2      0.00       0.0       0.0                                0.00  
    0:00:04   10636.2      0.00       0.0       0.0                                0.00  
    0:00:04   10636.2      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:05    9568.7      0.00       0.0       0.0                                0.00  
    0:00:06    9429.6      0.00       0.0     430.4                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06    9429.6      0.00       0.0     430.4                                0.00  
    0:00:06    9430.6      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06    9430.6      0.00       0.0       0.0                                0.00  
    0:00:06    9430.6      0.00       0.0       0.0                                0.00  
    0:00:06    9398.2      0.00       0.0       0.0                                0.00  
    0:00:06    9394.0      0.00       0.0       0.0                                0.00  
    0:00:06    9390.5      0.00       0.0       0.0                                0.00  
    0:00:06    9387.7      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9384.9      0.00       0.0       0.0                                0.00  
    0:00:06    9128.0      0.00       0.0       0.0                                0.00  
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_AO_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_OA_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/Netlist/Final_SYN.v'.
1
# set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/U*" -filter "ref_name==OR2x2_ASAP7_75t_R"]]
# set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/U*" -filter "ref_name==NAND2xp5_ASAP7_75t_R"]]
# set_annotated_delay 0 -cell -to [get_pins -filter "pin_direction == out" -of_objects [get_cells "GATED_*/U*" -filter "ref_name==INVx1_ASAP7_75t_R"]]
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/dic/dic324/final/optimization/02_SYN/Netlist/Final_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : Final
Version: T-2022.03
Date   : Wed Jan 17 19:28:22 2024
****************************************

Library(s) Used:

    asap7sc7p5t_INVBUF_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_INVBUF_RVT_TT_08302018.db)
    asap7sc7p5t_SIMPLE_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db)
    asap7sc7p5t_SEQ_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic324/final/optimization/02_SYN/asap7sc7p5t_SEQ_RVT_TT_08302018.db)

Number of ports:                         1783
Number of nets:                          7029
Number of cells:                         5101
Number of combinational cells:           4464
Number of sequential cells:               573
Number of macros/black boxes:               0
Number of buf/inv:                        782
Number of references:                      79

Combinational area:               5730.056646
Buf/Inv area:                      567.803527
Noncombinational area:            3397.956450
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  9128.013095
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Final
Version: T-2022.03
Date   : Wed Jan 17 19:28:22 2024
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_INVBUF_RVT_TT_08302018
Wire Load Model Mode: top

  Startpoint: in_valid (input port clocked by clk)
  Endpoint: cnt_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  500.00     500.00 r
  in_valid (in)                                           0.00     500.00 r
  U2374/Y (INVx1_ASAP7_75t_R)                             3.75     503.75 f
  U2373/Y (INVx1_ASAP7_75t_R)                            44.43     548.17 r
  U2372/Y (NOR2xp33_ASAP7_75t_R)                         39.76     587.93 f
  U2344/Y (HB1xp67_ASAP7_75t_R)                          26.29     614.22 f
  U2343/Y (HB1xp67_ASAP7_75t_R)                          46.77     660.99 f
  U958/Y (NAND2xp5_ASAP7_75t_R)                          39.22     700.21 r
  U3243/Y (INVx1_ASAP7_75t_R)                            19.82     720.03 f
  U956/Y (NAND2xp5_ASAP7_75t_R)                          13.82     733.85 r
  U952/Y (AND3x1_ASAP7_75t_R)                            23.07     756.93 r
  cnt_reg_0_/D (ASYNC_DFFHx1_ASAP7_75t_R)                 0.00     756.93 r
  data arrival time                                                756.93

  clock clk (rise edge)                                1000.00    1000.00
  clock network delay (ideal)                             0.00    1000.00
  cnt_reg_0_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)               0.00    1000.00 r
  library setup time                                    -16.89     983.11
  data required time                                               983.11
  --------------------------------------------------------------------------
  data required time                                               983.11
  data arrival time                                               -756.93
  --------------------------------------------------------------------------
  slack (MET)                                                      226.19


1
exit

Memory usage for this session 170 Mbytes.
Memory usage for this session including child processes 170 Mbytes.
CPU usage for this session 8 seconds ( 0.00 hours ).
Elapsed time for this session 13 seconds ( 0.00 hours ).

Thank you...
