// Generated by CIRCT 42e53322a
module decoder_3_to_8_df(	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:2:3
  input        A,	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:2:35
               B,	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:2:47
               C,	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:2:59
  output [7:0] Y	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:2:72
);

  wire _GEN = ~A & ~B;	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:4:10, :5:10, :6:10
  wire _GEN_0 = ~A & B;	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:5:10, :11:10
  wire _GEN_1 = A & ~B;	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:4:10, :16:11
  wire _GEN_2 = A & B;	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:20:11
  assign Y =
    {_GEN_2 & C,
     _GEN_2 & ~C,
     _GEN_1 & C,
     _GEN_1 & ~C,
     _GEN_0 & C,
     _GEN_0 & ~C,
     _GEN & C,
     _GEN & ~C};	// /tmp/tmp.COSWx5B5YH/9991_ModelSim-IntelFPGA_Decoders_3to8Decoder_dataflow_modelling.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :11:10, :13:10, :14:11, :16:11, :18:11, :19:11, :20:11, :22:11, :23:11, :24:11, :25:5
endmodule

