ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_exmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.exmc_norsram_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	exmc_norsram_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	exmc_norsram_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \file    gd32f30x_exmc.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief   EXMC driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 2


  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #include "gd32f30x_exmc.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /* EXMC bank0 register reset value */
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK0_SNCTL_REGION0_RESET         ((uint32_t)0x000030DBU)
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK0_SNCTL_REGION1_2_3_RESET     ((uint32_t)0x000030D2U)
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK0_SNWTCFG_RESET               ((uint32_t)0x0FFFFFFFU)
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /* EXMC bank1/2 register reset mask */
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK1_2_NPCTL_RESET               ((uint32_t)0x00000018U)
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK1_2_NPINTEN_RESET             ((uint32_t)0x00000042U)
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK1_2_NPCTCFG_RESET             ((uint32_t)0xFCFCFCFCU)
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK1_2_NPATCFG_RESET             ((uint32_t)0xFCFCFCFCU)
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /* EXMC bank3 register reset mask */
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK3_NPCTL_RESET                 ((uint32_t)0x00000018U)
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK3_NPINTEN_RESET               ((uint32_t)0x00000043U)
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK3_NPCTCFG_RESET               ((uint32_t)0xFCFCFCFCU)
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK3_NPATCFG_RESET               ((uint32_t)0xFCFCFCFCU)
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define BANK3_PIOTCFG3_RESET              ((uint32_t)0xFCFCFCFCU)
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /* EXMC register bit offset */
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNCTL_SBRSTEN_OFFSET              ((uint32_t)8U)
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNCTL_WRAPEN_OFFSET               ((uint32_t)10U)
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNCTL_EXMODEN_OFFSET              ((uint32_t)14U)
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNWTCFG_WAHLD_OFFSET              ((uint32_t)4U)
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNWTCFG_WDSET_OFFSET              ((uint32_t)8U)
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define SNWTCFG_WBUSLAT_OFFSET            ((uint32_t)16U)
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPCTL_NDWTEN_OFFSET               ((uint32_t)1U)
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPCTL_ECCEN_OFFSET                ((uint32_t)6U)
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPCTCFG_COMWAIT_OFFSET            ((uint32_t)8U)
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPCTCFG_COMHLD_OFFSET             ((uint32_t)16U)
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPCTCFG_COMHIZ_OFFSET             ((uint32_t)24U)
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPATCFG_ATTWAIT_OFFSET            ((uint32_t)8U)
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPATCFG_ATTHLD_OFFSET             ((uint32_t)16U)
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define NPATCFG_ATTHIZ_OFFSET             ((uint32_t)24U)
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 3


  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define PIOTCFG_IOWAIT_OFFSET             ((uint32_t)8U)
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define PIOTCFG_IOHLD_OFFSET              ((uint32_t)16U)
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define PIOTCFG_IOHIZ_OFFSET              ((uint32_t)24U)
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** #define INTEN_INTS_OFFSET                 ((uint32_t)3U)
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      deinitialize EXMC NOR/SRAM region
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_norsram_deinit(uint32_t exmc_norsram_region)
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
  30              		.loc 1 102 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* reset the registers */
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     if(EXMC_BANK0_NORSRAM_REGION0 == exmc_norsram_region){
  35              		.loc 1 104 5 view .LVU1
  36              		.loc 1 104 7 is_stmt 0 view .LVU2
  37 0000 0346     		mov	r3, r0
  38 0002 70B9     		cbnz	r0, .L2
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         EXMC_SNCTL(exmc_norsram_region) = BANK0_SNCTL_REGION0_RESET;
  39              		.loc 1 105 9 is_stmt 1 view .LVU3
  40 0004 00F1A052 		add	r2, r0, #335544320
  41 0008 D200     		lsls	r2, r2, #3
  42              		.loc 1 105 41 is_stmt 0 view .LVU4
  43 000a 43F2DB01 		movw	r1, #12507
  44 000e 1160     		str	r1, [r2]
  45              	.L3:
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         EXMC_SNCTL(exmc_norsram_region) = BANK0_SNCTL_REGION1_2_3_RESET;
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNTCFG(exmc_norsram_region) = BANK0_SNTCFG_RESET;
  46              		.loc 1 109 5 is_stmt 1 view .LVU5
  47 0010 DB00     		lsls	r3, r3, #3
  48 0012 03F12043 		add	r3, r3, #-1610612736
  49              		.loc 1 109 38 is_stmt 0 view .LVU6
  50 0016 6FF07042 		mvn	r2, #-268435456
  51 001a 5A60     		str	r2, [r3, #4]
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_region) = BANK0_SNWTCFG_RESET;
  52              		.loc 1 110 5 is_stmt 1 view .LVU7
  53              		.loc 1 110 39 is_stmt 0 view .LVU8
  54 001c C3F80421 		str	r2, [r3, #260]
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
  55              		.loc 1 111 1 view .LVU9
  56 0020 7047     		bx	lr
  57              	.L2:
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
  58              		.loc 1 107 9 is_stmt 1 view .LVU10
  59 0022 00F1A052 		add	r2, r0, #335544320
  60 0026 D200     		lsls	r2, r2, #3
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 4


 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
  61              		.loc 1 107 41 is_stmt 0 view .LVU11
  62 0028 43F2D201 		movw	r1, #12498
  63 002c 1160     		str	r1, [r2]
  64 002e EFE7     		b	.L3
  65              		.cfi_endproc
  66              	.LFE116:
  68              		.section	.text.exmc_norsram_struct_para_init,"ax",%progbits
  69              		.align	1
  70              		.global	exmc_norsram_struct_para_init
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  74              		.fpu fpv4-sp-d16
  76              	exmc_norsram_struct_para_init:
  77              	.LVL1:
  78              	.LFB117:
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  none
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized struct exmc_norsram_parameter_struct poin
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
  79              		.loc 1 120 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84              		.loc 1 120 1 is_stmt 0 view .LVU13
  85 0000 30B4     		push	{r4, r5}
  86              	.LCFI0:
  87              		.cfi_def_cfa_offset 8
  88              		.cfi_offset 4, -8
  89              		.cfi_offset 5, -4
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the structure with default values */
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
  90              		.loc 1 122 5 is_stmt 1 view .LVU14
  91              		.loc 1 122 46 is_stmt 0 view .LVU15
  92 0002 0023     		movs	r3, #0
  93 0004 0360     		str	r3, [r0]
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  94              		.loc 1 123 5 is_stmt 1 view .LVU16
  95              		.loc 1 123 48 is_stmt 0 view .LVU17
  96 0006 0122     		movs	r2, #1
  97 0008 0263     		str	r2, [r0, #48]
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  98              		.loc 1 124 5 is_stmt 1 view .LVU18
  99              		.loc 1 124 43 is_stmt 0 view .LVU19
 100 000a C362     		str	r3, [r0, #44]
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_8B;
 101              		.loc 1 125 5 is_stmt 1 view .LVU20
 102              		.loc 1 125 45 is_stmt 0 view .LVU21
 103 000c 8362     		str	r3, [r0, #40]
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 5


 104              		.loc 1 126 5 is_stmt 1 view .LVU22
 105              		.loc 1 126 42 is_stmt 0 view .LVU23
 106 000e 4362     		str	r3, [r0, #36]
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
 107              		.loc 1 127 5 is_stmt 1 view .LVU24
 108              		.loc 1 127 46 is_stmt 0 view .LVU25
 109 0010 0362     		str	r3, [r0, #32]
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
 110              		.loc 1 128 5 is_stmt 1 view .LVU26
 111              		.loc 1 128 47 is_stmt 0 view .LVU27
 112 0012 C361     		str	r3, [r0, #28]
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 113              		.loc 1 129 5 is_stmt 1 view .LVU28
 114              		.loc 1 129 44 is_stmt 0 view .LVU29
 115 0014 8361     		str	r3, [r0, #24]
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
 116              		.loc 1 130 5 is_stmt 1 view .LVU30
 117              		.loc 1 130 44 is_stmt 0 view .LVU31
 118 0016 4261     		str	r2, [r0, #20]
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
 119              		.loc 1 131 5 is_stmt 1 view .LVU32
 120              		.loc 1 131 44 is_stmt 0 view .LVU33
 121 0018 0261     		str	r2, [r0, #16]
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 122              		.loc 1 132 5 is_stmt 1 view .LVU34
 123              		.loc 1 132 45 is_stmt 0 view .LVU35
 124 001a 8360     		str	r3, [r0, #8]
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 125              		.loc 1 133 5 is_stmt 1 view .LVU36
 126              		.loc 1 133 41 is_stmt 0 view .LVU37
 127 001c C360     		str	r3, [r0, #12]
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 128              		.loc 1 134 5 is_stmt 1 view .LVU38
 129              		.loc 1 134 42 is_stmt 0 view .LVU39
 130 001e 4360     		str	r3, [r0, #4]
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* read/write timing configure */
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
 131              		.loc 1 137 5 is_stmt 1 view .LVU40
 132              		.loc 1 137 29 is_stmt 0 view .LVU41
 133 0020 416B     		ldr	r1, [r0, #52]
 134              		.loc 1 137 73 view .LVU42
 135 0022 0F22     		movs	r2, #15
 136 0024 8A61     		str	r2, [r1, #24]
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 137              		.loc 1 138 5 is_stmt 1 view .LVU43
 138              		.loc 1 138 29 is_stmt 0 view .LVU44
 139 0026 416B     		ldr	r1, [r0, #52]
 140              		.loc 1 138 72 view .LVU45
 141 0028 4A61     		str	r2, [r1, #20]
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 142              		.loc 1 139 5 is_stmt 1 view .LVU46
 143              		.loc 1 139 29 is_stmt 0 view .LVU47
 144 002a 446B     		ldr	r4, [r0, #52]
 145              		.loc 1 139 70 view .LVU48
 146 002c FF21     		movs	r1, #255
 147 002e 2161     		str	r1, [r4, #16]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 6


 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 148              		.loc 1 140 5 is_stmt 1 view .LVU49
 149              		.loc 1 140 29 is_stmt 0 view .LVU50
 150 0030 446B     		ldr	r4, [r0, #52]
 151              		.loc 1 140 62 view .LVU51
 152 0032 E260     		str	r2, [r4, #12]
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 153              		.loc 1 141 5 is_stmt 1 view .LVU52
 154              		.loc 1 141 29 is_stmt 0 view .LVU53
 155 0034 446B     		ldr	r4, [r0, #52]
 156              		.loc 1 141 67 view .LVU54
 157 0036 4FF47005 		mov	r5, #15728640
 158 003a A560     		str	r5, [r4, #8]
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 159              		.loc 1 142 5 is_stmt 1 view .LVU55
 160              		.loc 1 142 67 is_stmt 0 view .LVU56
 161 003c 4FF07064 		mov	r4, #251658240
 162 0040 456B     		ldr	r5, [r0, #52]
 163 0042 6C60     		str	r4, [r5, #4]
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 164              		.loc 1 143 5 is_stmt 1 view .LVU57
 165              		.loc 1 143 67 is_stmt 0 view .LVU58
 166 0044 446B     		ldr	r4, [r0, #52]
 167 0046 2360     		str	r3, [r4]
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* write timing configure, when extended mode is used */
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_setuptime = 0xFU;
 168              		.loc 1 146 5 is_stmt 1 view .LVU59
 169              		.loc 1 146 68 is_stmt 0 view .LVU60
 170 0048 846B     		ldr	r4, [r0, #56]
 171 004a A261     		str	r2, [r4, #24]
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 172              		.loc 1 147 5 is_stmt 1 view .LVU61
 173              		.loc 1 147 67 is_stmt 0 view .LVU62
 174 004c 846B     		ldr	r4, [r0, #56]
 175 004e 6261     		str	r2, [r4, #20]
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_data_setuptime = 0xFFU;
 176              		.loc 1 148 5 is_stmt 1 view .LVU63
 177              		.loc 1 148 65 is_stmt 0 view .LVU64
 178 0050 846B     		ldr	r4, [r0, #56]
 179 0052 2161     		str	r1, [r4, #16]
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 180              		.loc 1 149 5 is_stmt 1 view .LVU65
 181              		.loc 1 149 29 is_stmt 0 view .LVU66
 182 0054 816B     		ldr	r1, [r0, #56]
 183              		.loc 1 149 57 view .LVU67
 184 0056 CA60     		str	r2, [r1, #12]
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 185              		.loc 1 150 5 is_stmt 1 view .LVU68
 186              		.loc 1 150 29 is_stmt 0 view .LVU69
 187 0058 826B     		ldr	r2, [r0, #56]
 188              		.loc 1 150 62 view .LVU70
 189 005a 1360     		str	r3, [r2]
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 190              		.loc 1 151 1 view .LVU71
 191 005c 30BC     		pop	{r4, r5}
 192              	.LCFI1:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 7


 193              		.cfi_restore 5
 194              		.cfi_restore 4
 195              		.cfi_def_cfa_offset 0
 196 005e 7047     		bx	lr
 197              		.cfi_endproc
 198              	.LFE117:
 200              		.section	.text.exmc_norsram_init,"ax",%progbits
 201              		.align	1
 202              		.global	exmc_norsram_init
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv4-sp-d16
 208              	exmc_norsram_init:
 209              	.LVL2:
 210              	.LFB118:
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      initialize EXMC NOR/SRAM region
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx,x=0..3
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   write_mode: EXMC_ASYN_WRITE,EXMC_SYN_WRITE
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   extended_mode: ENABLE or DISABLE 
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   asyn_wait: ENABLE or DISABLE
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   nwait_signal: ENABLE or DISABLE
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   memory_write: ENABLE or DISABLE
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   nwait_config: EXMC_NWAIT_CONFIG_BEFORE,EXMC_NWAIT_CONFIG_DURING
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   wrap_burst_mode: ENABLE or DISABLE
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW,EXMC_NWAIT_POLARITY_HIGH
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   burst_mode: ENABLE or DISABLE
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B,EXMC_NOR_DATABUS_WIDTH_16B
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM,EXMC_MEMORY_TYPE_PSRAM,EXMC_MEMORY_TYPE_NOR
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   address_data_mux: ENABLE or DISABLE
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   read_write_timing: struct exmc_norsram_timing_parameter_struct set the time
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   write_timing: struct exmc_norsram_timing_parameter_struct set the time
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 211              		.loc 1 175 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 216              		.loc 1 175 1 is_stmt 0 view .LVU73
 217 0000 F0B4     		push	{r4, r5, r6, r7}
 218              	.LCFI2:
 219              		.cfi_def_cfa_offset 16
 220              		.cfi_offset 4, -16
 221              		.cfi_offset 5, -12
 222              		.cfi_offset 6, -8
 223              		.cfi_offset 7, -4
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     uint32_t snctl = 0x00000000U,sntcfg = 0x00000000U,snwtcfg = 0x00000000U;
 224              		.loc 1 176 5 is_stmt 1 view .LVU74
 225              	.LVL3:
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 8


 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* get the register value */
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
 226              		.loc 1 179 5 view .LVU75
 227              		.loc 1 179 13 is_stmt 0 view .LVU76
 228 0002 0168     		ldr	r1, [r0]
 229 0004 01F1A051 		add	r1, r1, #335544320
 230 0008 C900     		lsls	r1, r1, #3
 231              		.loc 1 179 11 view .LVU77
 232 000a 0B68     		ldr	r3, [r1]
 233              	.LVL4:
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* clear relative bits */
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NRMUX | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_SBRSTEN 
 234              		.loc 1 182 5 is_stmt 1 view .LVU78
 235              		.loc 1 182 11 is_stmt 0 view .LVU79
 236 000c 3A4D     		ldr	r5, .L13
 237 000e 1D40     		ands	r5, r5, r3
 238              	.LVL5:
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                           EXMC_SNCTL_NREN | EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRW
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                           EXMC_SNCTL_WREN | EXMC_SNCTL_NRWTEN | EXMC_SNCTL_EXMODEN | EXMC_SNCTL_ASY
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                           EXMC_SNCTL_SYNCWR ));
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 239              		.loc 1 187 5 is_stmt 1 view .LVU80
 240              		.loc 1 187 49 is_stmt 0 view .LVU81
 241 0010 026B     		ldr	r2, [r0, #48]
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 242              		.loc 1 188 49 view .LVU82
 243 0012 C46A     		ldr	r4, [r0, #44]
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 244              		.loc 1 187 91 view .LVU83
 245 0014 44EA4203 		orr	r3, r4, r2, lsl #1
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 246              		.loc 1 189 49 view .LVU84
 247 0018 826A     		ldr	r2, [r0, #40]
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 248              		.loc 1 188 63 view .LVU85
 249 001a 1343     		orrs	r3, r3, r2
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 250              		.loc 1 190 49 view .LVU86
 251 001c 426A     		ldr	r2, [r0, #36]
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 252              		.loc 1 189 65 view .LVU87
 253 001e 43EA0223 		orr	r3, r3, r2, lsl #8
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 254              		.loc 1 191 49 view .LVU88
 255 0022 026A     		ldr	r2, [r0, #32]
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 256              		.loc 1 190 87 view .LVU89
 257 0024 1343     		orrs	r3, r3, r2
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 258              		.loc 1 192 49 view .LVU90
 259 0026 C269     		ldr	r2, [r0, #28]
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 260              		.loc 1 191 66 view .LVU91
 261 0028 43EA8223 		orr	r3, r3, r2, lsl #10
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->nwait_config |
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 9


 262              		.loc 1 193 49 view .LVU92
 263 002c 8269     		ldr	r2, [r0, #24]
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 264              		.loc 1 192 91 view .LVU93
 265 002e 1343     		orrs	r3, r3, r2
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 266              		.loc 1 194 49 view .LVU94
 267 0030 4269     		ldr	r2, [r0, #20]
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->nwait_config |
 268              		.loc 1 193 64 view .LVU95
 269 0032 43EA0233 		orr	r3, r3, r2, lsl #12
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 270              		.loc 1 195 49 view .LVU96
 271 0036 0269     		ldr	r2, [r0, #16]
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 272              		.loc 1 194 86 view .LVU97
 273 0038 43EA4233 		orr	r3, r3, r2, lsl #13
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 274              		.loc 1 196 49 view .LVU98
 275 003c 8668     		ldr	r6, [r0, #8]
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 276              		.loc 1 195 88 view .LVU99
 277 003e 43EA8633 		orr	r3, r3, r6, lsl #14
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 278              		.loc 1 197 49 view .LVU100
 279 0042 C268     		ldr	r2, [r0, #12]
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 280              		.loc 1 196 90 view .LVU101
 281 0044 43EAC233 		orr	r3, r3, r2, lsl #15
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->write_mode;
 282              		.loc 1 198 49 view .LVU102
 283 0048 4268     		ldr	r2, [r0, #4]
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 284              		.loc 1 197 88 view .LVU103
 285 004a 1343     		orrs	r3, r3, r2
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 286              		.loc 1 187 11 view .LVU104
 287 004c 2B43     		orrs	r3, r3, r5
 288              	.LVL6:
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     sntcfg = (uint32_t)((exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime - 1U )
 289              		.loc 1 200 5 is_stmt 1 view .LVU105
 290              		.loc 1 200 50 is_stmt 0 view .LVU106
 291 004e 456B     		ldr	r5, [r0, #52]
 292              		.loc 1 200 69 view .LVU107
 293 0050 AA69     		ldr	r2, [r5, #24]
 294              		.loc 1 200 94 view .LVU108
 295 0052 013A     		subs	r2, r2, #1
 296              		.loc 1 200 14 view .LVU109
 297 0054 02F00F02 		and	r2, r2, #15
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 298              		.loc 1 201 94 view .LVU110
 299 0058 6F69     		ldr	r7, [r5, #20]
 300 005a 07F1FF3C 		add	ip, r7, #-1
 301              		.loc 1 201 101 view .LVU111
 302 005e 4FEA0C1C 		lsl	ip, ip, #4
 303              		.loc 1 201 125 view .LVU112
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 10


 304 0062 5FFA8CFC 		uxtb	ip, ip
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 305              		.loc 1 200 121 view .LVU113
 306 0066 42EA0C02 		orr	r2, r2, ip
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 307              		.loc 1 202 92 view .LVU114
 308 006a 2F69     		ldr	r7, [r5, #16]
 309 006c 07F1FF3C 		add	ip, r7, #-1
 310              		.loc 1 202 99 view .LVU115
 311 0070 4FEA0C2C 		lsl	ip, ip, #8
 312              		.loc 1 202 123 view .LVU116
 313 0074 1FFA8CFC 		uxth	ip, ip
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 314              		.loc 1 201 146 view .LVU117
 315 0078 42EA0C02 		orr	r2, r2, ip
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 316              		.loc 1 203 84 view .LVU118
 317 007c EF68     		ldr	r7, [r5, #12]
 318 007e 07F1FF3C 		add	ip, r7, #-1
 319              		.loc 1 203 91 view .LVU119
 320 0082 4FEA0C4C 		lsl	ip, ip, #16
 321              		.loc 1 203 117 view .LVU120
 322 0086 0CF4702C 		and	ip, ip, #983040
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 323              		.loc 1 202 144 view .LVU121
 324 008a 42EA0C02 		orr	r2, r2, ip
 325              		.loc 1 203 139 view .LVU122
 326 008e AF68     		ldr	r7, [r5, #8]
 327 0090 3A43     		orrs	r2, r2, r7
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 328              		.loc 1 204 86 view .LVU123
 329 0092 6F68     		ldr	r7, [r5, #4]
 330 0094 3A43     		orrs	r2, r2, r7
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->syn_data_latency |
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->asyn_access_mode;
 331              		.loc 1 206 67 view .LVU124
 332 0096 2D68     		ldr	r5, [r5]
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 333              		.loc 1 200 12 view .LVU125
 334 0098 2A43     		orrs	r2, r2, r5
 335              	.LVL7:
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* nor flash access enable */
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type){
 336              		.loc 1 209 5 is_stmt 1 view .LVU126
 337              		.loc 1 209 7 is_stmt 0 view .LVU127
 338 009a 082C     		cmp	r4, #8
 339 009c 11D0     		beq	.L11
 340              	.L7:
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* extended mode configure */
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     if(ENABLE == exmc_norsram_init_struct->extended_mode){
 341              		.loc 1 214 5 is_stmt 1 view .LVU128
 342              		.loc 1 214 7 is_stmt 0 view .LVU129
 343 009e 012E     		cmp	r6, #1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 11


 344 00a0 12D0     		beq	.L12
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         snwtcfg = (uint32_t)((exmc_norsram_init_struct->write_timing->asyn_address_setuptime - 1U) 
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime -1U ) << 
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->bus_latency - 1U ) << SNWTCFG
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                             exmc_norsram_init_struct->write_timing->asyn_access_mode;
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         snwtcfg = BANK0_SNWTCFG_RESET;
 345              		.loc 1 221 17 view .LVU130
 346 00a2 6FF07044 		mvn	r4, #-268435456
 347              	.LVL8:
 348              	.L8:
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the registers */
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 349              		.loc 1 225 5 is_stmt 1 view .LVU131
 350              		.loc 1 225 58 is_stmt 0 view .LVU132
 351 00a6 0B60     		str	r3, [r1]
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 352              		.loc 1 226 5 is_stmt 1 view .LVU133
 353 00a8 0368     		ldr	r3, [r0]
 354              	.LVL9:
 355              		.loc 1 226 5 is_stmt 0 view .LVU134
 356 00aa DB00     		lsls	r3, r3, #3
 357 00ac 03F12043 		add	r3, r3, #-1610612736
 358              		.loc 1 226 59 view .LVU135
 359 00b0 5A60     		str	r2, [r3, #4]
 360              	.LVL10:
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 361              		.loc 1 227 5 is_stmt 1 view .LVU136
 362 00b2 0368     		ldr	r3, [r0]
 363 00b4 DB00     		lsls	r3, r3, #3
 364 00b6 03F12043 		add	r3, r3, #-1610612736
 365              		.loc 1 227 60 is_stmt 0 view .LVU137
 366 00ba C3F80441 		str	r4, [r3, #260]
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 367              		.loc 1 228 1 view .LVU138
 368 00be F0BC     		pop	{r4, r5, r6, r7}
 369              	.LCFI3:
 370              		.cfi_remember_state
 371              		.cfi_restore 7
 372              		.cfi_restore 6
 373              		.cfi_restore 5
 374              		.cfi_restore 4
 375              		.cfi_def_cfa_offset 0
 376              	.LVL11:
 377              		.loc 1 228 1 view .LVU139
 378 00c0 7047     		bx	lr
 379              	.LVL12:
 380              	.L11:
 381              	.LCFI4:
 382              		.cfi_restore_state
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 383              		.loc 1 210 9 is_stmt 1 view .LVU140
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 384              		.loc 1 210 15 is_stmt 0 view .LVU141
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 12


 385 00c2 43F04003 		orr	r3, r3, #64
 386              	.LVL13:
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 387              		.loc 1 210 15 view .LVU142
 388 00c6 EAE7     		b	.L7
 389              	.L12:
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 390              		.loc 1 215 9 is_stmt 1 view .LVU143
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 391              		.loc 1 215 55 is_stmt 0 view .LVU144
 392 00c8 866B     		ldr	r6, [r0, #56]
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 393              		.loc 1 215 69 view .LVU145
 394 00ca B469     		ldr	r4, [r6, #24]
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 395              		.loc 1 215 94 view .LVU146
 396 00cc 013C     		subs	r4, r4, #1
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 397              		.loc 1 215 19 view .LVU147
 398 00ce 04F00F04 		and	r4, r4, #15
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime -1U ) << 
 399              		.loc 1 216 69 view .LVU148
 400 00d2 7569     		ldr	r5, [r6, #20]
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime -1U ) << 
 401              		.loc 1 216 93 view .LVU149
 402 00d4 013D     		subs	r5, r5, #1
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime -1U ) << 
 403              		.loc 1 216 99 view .LVU150
 404 00d6 2D01     		lsls	r5, r5, #4
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime -1U ) << 
 405              		.loc 1 216 125 view .LVU151
 406 00d8 EDB2     		uxtb	r5, r5
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 407              		.loc 1 215 123 view .LVU152
 408 00da 2C43     		orrs	r4, r4, r5
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->bus_latency - 1U ) << SNWTCFG
 409              		.loc 1 217 69 view .LVU153
 410 00dc 3569     		ldr	r5, [r6, #16]
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->bus_latency - 1U ) << SNWTCFG
 411              		.loc 1 217 91 view .LVU154
 412 00de 013D     		subs	r5, r5, #1
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->bus_latency - 1U ) << SNWTCFG
 413              		.loc 1 217 97 view .LVU155
 414 00e0 2D02     		lsls	r5, r5, #8
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->bus_latency - 1U ) << SNWTCFG
 415              		.loc 1 217 123 view .LVU156
 416 00e2 ADB2     		uxth	r5, r5
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime -1U ) << 
 417              		.loc 1 216 147 view .LVU157
 418 00e4 2C43     		orrs	r4, r4, r5
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                             exmc_norsram_init_struct->write_timing->asyn_access_mode;
 419              		.loc 1 218 69 view .LVU158
 420 00e6 F568     		ldr	r5, [r6, #12]
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                             exmc_norsram_init_struct->write_timing->asyn_access_mode;
 421              		.loc 1 218 83 view .LVU159
 422 00e8 013D     		subs	r5, r5, #1
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                             exmc_norsram_init_struct->write_timing->asyn_access_mode;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 13


 423              		.loc 1 218 90 view .LVU160
 424 00ea 2D04     		lsls	r5, r5, #16
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                             exmc_norsram_init_struct->write_timing->asyn_access_mode;
 425              		.loc 1 218 118 view .LVU161
 426 00ec 05F47025 		and	r5, r5, #983040
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->bus_latency - 1U ) << SNWTCFG
 427              		.loc 1 217 145 view .LVU162
 428 00f0 2C43     		orrs	r4, r4, r5
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 429              		.loc 1 219 67 view .LVU163
 430 00f2 3568     		ldr	r5, [r6]
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 431              		.loc 1 215 17 view .LVU164
 432 00f4 2C43     		orrs	r4, r4, r5
 433              	.LVL14:
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                            (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime -1U ) <
 434              		.loc 1 215 17 view .LVU165
 435 00f6 D6E7     		b	.L8
 436              	.L14:
 437              		.align	2
 438              	.L13:
 439 00f8 8100F7FF 		.word	-589695
 440              		.cfi_endproc
 441              	.LFE118:
 443              		.section	.text.exmc_norsram_enable,"ax",%progbits
 444              		.align	1
 445              		.global	exmc_norsram_enable
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 451              	exmc_norsram_enable:
 452              	.LVL15:
 453              	.LFB119:
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      enable EXMC NOR/PSRAM bank region
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_norsram_region: specifie the region of NOR/PSRAM bank
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_norsram_enable(uint32_t exmc_norsram_region)
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 454              		.loc 1 239 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 459              		.loc 1 240 5 view .LVU167
 460              		.loc 1 240 37 is_stmt 0 view .LVU168
 461 0000 00F1A050 		add	r0, r0, #335544320
 462              	.LVL16:
 463              		.loc 1 240 37 view .LVU169
 464 0004 C000     		lsls	r0, r0, #3
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 14


 465              	.LVL17:
 466              		.loc 1 240 37 view .LVU170
 467 0006 0368     		ldr	r3, [r0]
 468 0008 43F00103 		orr	r3, r3, #1
 469 000c 0360     		str	r3, [r0]
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 470              		.loc 1 241 1 view .LVU171
 471 000e 7047     		bx	lr
 472              		.cfi_endproc
 473              	.LFE119:
 475              		.section	.text.exmc_norsram_disable,"ax",%progbits
 476              		.align	1
 477              		.global	exmc_norsram_disable
 478              		.syntax unified
 479              		.thumb
 480              		.thumb_func
 481              		.fpu fpv4-sp-d16
 483              	exmc_norsram_disable:
 484              	.LVL18:
 485              	.LFB120:
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      disable EXMC NOR/PSRAM bank region
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_norsram_region: specifie the region of NOR/PSRAM Bank
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_norsram_disable(uint32_t exmc_norsram_region)
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 486              		.loc 1 252 1 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 491              		.loc 1 253 5 view .LVU173
 492              		.loc 1 253 37 is_stmt 0 view .LVU174
 493 0000 00F1A050 		add	r0, r0, #335544320
 494              	.LVL19:
 495              		.loc 1 253 37 view .LVU175
 496 0004 C000     		lsls	r0, r0, #3
 497              	.LVL20:
 498              		.loc 1 253 37 view .LVU176
 499 0006 0368     		ldr	r3, [r0]
 500 0008 23F00103 		bic	r3, r3, #1
 501 000c 0360     		str	r3, [r0]
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 502              		.loc 1 254 1 view .LVU177
 503 000e 7047     		bx	lr
 504              		.cfi_endproc
 505              	.LFE120:
 507              		.section	.text.exmc_nand_deinit,"ax",%progbits
 508              		.align	1
 509              		.global	exmc_nand_deinit
 510              		.syntax unified
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 15


 511              		.thumb
 512              		.thumb_func
 513              		.fpu fpv4-sp-d16
 515              	exmc_nand_deinit:
 516              	.LVL21:
 517              	.LFB121:
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      deinitialize EXMC NAND bank
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_nand_bank: select the bank of NAND
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1..2)
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_nand_deinit(uint32_t exmc_nand_bank)
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 518              		.loc 1 265 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		@ link register save eliminated.
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) = BANK1_2_NPCTL_RESET;
 523              		.loc 1 267 5 view .LVU179
 524 0000 00F1A063 		add	r3, r0, #83886080
 525 0004 0233     		adds	r3, r3, #2
 526 0006 5B01     		lsls	r3, r3, #5
 527              		.loc 1 267 32 is_stmt 0 view .LVU180
 528 0008 1822     		movs	r2, #24
 529 000a 1A60     		str	r2, [r3]
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 530              		.loc 1 268 5 is_stmt 1 view .LVU181
 531 000c 4001     		lsls	r0, r0, #5
 532              	.LVL22:
 533              		.loc 1 268 5 is_stmt 0 view .LVU182
 534 000e 00F12040 		add	r0, r0, #-1610612736
 535              		.loc 1 268 34 view .LVU183
 536 0012 4223     		movs	r3, #66
 537 0014 4364     		str	r3, [r0, #68]
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTCFG(exmc_nand_bank) = BANK1_2_NPCTCFG_RESET;
 538              		.loc 1 269 5 is_stmt 1 view .LVU184
 539              		.loc 1 269 34 is_stmt 0 view .LVU185
 540 0016 4FF0FC33 		mov	r3, #-50529028
 541 001a 8364     		str	r3, [r0, #72]
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPATCFG(exmc_nand_bank) = BANK1_2_NPATCFG_RESET;
 542              		.loc 1 270 5 is_stmt 1 view .LVU186
 543              		.loc 1 270 34 is_stmt 0 view .LVU187
 544 001c C364     		str	r3, [r0, #76]
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 545              		.loc 1 271 1 view .LVU188
 546 001e 7047     		bx	lr
 547              		.cfi_endproc
 548              	.LFE121:
 550              		.section	.text.exmc_nand_struct_para_init,"ax",%progbits
 551              		.align	1
 552              		.global	exmc_nand_struct_para_init
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 16


 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 556              		.fpu fpv4-sp-d16
 558              	exmc_nand_struct_para_init:
 559              	.LVL23:
 560              	.LFB122:
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  none
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] the initialized struct exmc_norsram_parameter_struct pointer
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_nand_struct_para_init(exmc_nand_parameter_struct* exmc_nand_init_struct)
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 561              		.loc 1 280 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the structure with default values */
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->nand_bank = EXMC_BANK1_NAND;
 566              		.loc 1 282 5 view .LVU190
 567              		.loc 1 282 38 is_stmt 0 view .LVU191
 568 0000 0123     		movs	r3, #1
 569 0002 0360     		str	r3, [r0]
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 570              		.loc 1 283 5 is_stmt 1 view .LVU192
 571              		.loc 1 283 41 is_stmt 0 view .LVU193
 572 0004 0023     		movs	r3, #0
 573 0006 8361     		str	r3, [r0, #24]
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->databus_width = EXMC_NAND_DATABUS_WIDTH_8B;
 574              		.loc 1 284 5 is_stmt 1 view .LVU194
 575              		.loc 1 284 42 is_stmt 0 view .LVU195
 576 0008 4361     		str	r3, [r0, #20]
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 577              		.loc 1 285 5 is_stmt 1 view .LVU196
 578              		.loc 1 285 38 is_stmt 0 view .LVU197
 579 000a 0361     		str	r3, [r0, #16]
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 580              		.loc 1 286 5 is_stmt 1 view .LVU198
 581              		.loc 1 286 37 is_stmt 0 view .LVU199
 582 000c 4360     		str	r3, [r0, #4]
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 583              		.loc 1 287 5 is_stmt 1 view .LVU200
 584              		.loc 1 287 40 is_stmt 0 view .LVU201
 585 000e C360     		str	r3, [r0, #12]
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 586              		.loc 1 288 5 is_stmt 1 view .LVU202
 587              		.loc 1 288 40 is_stmt 0 view .LVU203
 588 0010 8360     		str	r3, [r0, #8]
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 589              		.loc 1 289 5 is_stmt 1 view .LVU204
 590              		.loc 1 289 26 is_stmt 0 view .LVU205
 591 0012 C269     		ldr	r2, [r0, #28]
 592              		.loc 1 289 59 view .LVU206
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 17


 593 0014 FC23     		movs	r3, #252
 594 0016 D360     		str	r3, [r2, #12]
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 595              		.loc 1 290 5 is_stmt 1 view .LVU207
 596              		.loc 1 290 26 is_stmt 0 view .LVU208
 597 0018 C269     		ldr	r2, [r0, #28]
 598              		.loc 1 290 58 view .LVU209
 599 001a 9360     		str	r3, [r2, #8]
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 600              		.loc 1 291 5 is_stmt 1 view .LVU210
 601              		.loc 1 291 26 is_stmt 0 view .LVU211
 602 001c C269     		ldr	r2, [r0, #28]
 603              		.loc 1 291 58 view .LVU212
 604 001e 5360     		str	r3, [r2, #4]
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 605              		.loc 1 292 5 is_stmt 1 view .LVU213
 606              		.loc 1 292 26 is_stmt 0 view .LVU214
 607 0020 C269     		ldr	r2, [r0, #28]
 608              		.loc 1 292 65 view .LVU215
 609 0022 1360     		str	r3, [r2]
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 610              		.loc 1 293 5 is_stmt 1 view .LVU216
 611              		.loc 1 293 26 is_stmt 0 view .LVU217
 612 0024 026A     		ldr	r2, [r0, #32]
 613              		.loc 1 293 62 view .LVU218
 614 0026 D360     		str	r3, [r2, #12]
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 615              		.loc 1 294 5 is_stmt 1 view .LVU219
 616              		.loc 1 294 26 is_stmt 0 view .LVU220
 617 0028 026A     		ldr	r2, [r0, #32]
 618              		.loc 1 294 61 view .LVU221
 619 002a 9360     		str	r3, [r2, #8]
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->holdtime = 0xFCU;
 620              		.loc 1 295 5 is_stmt 1 view .LVU222
 621              		.loc 1 295 26 is_stmt 0 view .LVU223
 622 002c 026A     		ldr	r2, [r0, #32]
 623              		.loc 1 295 61 view .LVU224
 624 002e 5360     		str	r3, [r2, #4]
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 625              		.loc 1 296 5 is_stmt 1 view .LVU225
 626              		.loc 1 296 26 is_stmt 0 view .LVU226
 627 0030 026A     		ldr	r2, [r0, #32]
 628              		.loc 1 296 68 view .LVU227
 629 0032 1360     		str	r3, [r2]
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 630              		.loc 1 297 1 view .LVU228
 631 0034 7047     		bx	lr
 632              		.cfi_endproc
 633              	.LFE122:
 635              		.section	.text.exmc_nand_init,"ax",%progbits
 636              		.align	1
 637              		.global	exmc_nand_init
 638              		.syntax unified
 639              		.thumb
 640              		.thumb_func
 641              		.fpu fpv4-sp-d16
 643              	exmc_nand_init:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 18


 644              	.LVL24:
 645              	.LFB123:
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      initialize EXMC NAND bank
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_nand_parameter_struct: configure the EXMC NAND parameter
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   nand_bank: EXMC_BANK1_NAND,EXMC_BANK2_NAND
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   ecc_size: EXMC_ECC_SIZE_xBYTES,x=256,512,1024,2048,4096
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   ecc_logic: ENABLE or DISABLE
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   databus_width: EXMC_NAND_DATABUS_WIDTH_8B,EXMC_NAND_DATABUS_WIDTH_16B
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   wait_feature: ENABLE or DISABLE
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_nand_init(exmc_nand_parameter_struct* exmc_nand_init_struct)
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 646              		.loc 1 315 1 is_stmt 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 0
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 650              		@ link register save eliminated.
 651              		.loc 1 315 1 is_stmt 0 view .LVU230
 652 0000 30B4     		push	{r4, r5}
 653              	.LCFI5:
 654              		.cfi_def_cfa_offset 8
 655              		.cfi_offset 4, -8
 656              		.cfi_offset 5, -4
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 657              		.loc 1 316 5 is_stmt 1 view .LVU231
 658              	.LVL25:
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     npctl = (uint32_t)(exmc_nand_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET)|
 659              		.loc 1 318 5 view .LVU232
 660              		.loc 1 318 45 is_stmt 0 view .LVU233
 661 0002 8269     		ldr	r2, [r0, #24]
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        EXMC_NPCTL_NDTP |
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_nand_init_struct->databus_width |
 662              		.loc 1 320 45 view .LVU234
 663 0004 4369     		ldr	r3, [r0, #20]
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        EXMC_NPCTL_NDTP |
 664              		.loc 1 319 40 view .LVU235
 665 0006 43EA4202 		orr	r2, r3, r2, lsl #1
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 666              		.loc 1 321 45 view .LVU236
 667 000a 0369     		ldr	r3, [r0, #16]
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 668              		.loc 1 320 61 view .LVU237
 669 000c 42EA8312 		orr	r2, r2, r3, lsl #6
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_nand_init_struct->ecc_size |
 670              		.loc 1 322 45 view .LVU238
 671 0010 4368     		ldr	r3, [r0, #4]
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 672              		.loc 1 321 79 view .LVU239
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 19


 673 0012 1A43     		orrs	r2, r2, r3
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_nand_init_struct->ctr_latency |
 674              		.loc 1 323 45 view .LVU240
 675 0014 C368     		ldr	r3, [r0, #12]
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_nand_init_struct->ecc_size |
 676              		.loc 1 322 56 view .LVU241
 677 0016 1A43     		orrs	r2, r2, r3
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_nand_init_struct->atr_latency;
 678              		.loc 1 324 45 view .LVU242
 679 0018 8368     		ldr	r3, [r0, #8]
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        exmc_nand_init_struct->ctr_latency |
 680              		.loc 1 323 59 view .LVU243
 681 001a 1A43     		orrs	r2, r2, r3
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                        EXMC_NPCTL_NDTP |
 682              		.loc 1 318 11 view .LVU244
 683 001c 42F00802 		orr	r2, r2, #8
 684              	.LVL26:
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     npctcfg = (uint32_t)((exmc_nand_init_struct->common_space_timing->setuptime - 1U) & EXMC_NPCTCF
 685              		.loc 1 326 5 is_stmt 1 view .LVU245
 686              		.loc 1 326 48 is_stmt 0 view .LVU246
 687 0020 C469     		ldr	r4, [r0, #28]
 688              		.loc 1 326 69 view .LVU247
 689 0022 E368     		ldr	r3, [r4, #12]
 690              		.loc 1 326 81 view .LVU248
 691 0024 591E     		subs	r1, r3, #1
 692              		.loc 1 326 15 view .LVU249
 693 0026 C9B2     		uxtb	r1, r1
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 694              		.loc 1 327 70 view .LVU250
 695 0028 A368     		ldr	r3, [r4, #8]
 696              		.loc 1 327 81 view .LVU251
 697 002a 013B     		subs	r3, r3, #1
 698              		.loc 1 327 87 view .LVU252
 699 002c 1B02     		lsls	r3, r3, #8
 700              		.loc 1 327 114 view .LVU253
 701 002e 9BB2     		uxth	r3, r3
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 702              		.loc 1 326 111 view .LVU254
 703 0030 1943     		orrs	r1, r1, r3
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OF
 704              		.loc 1 328 69 view .LVU255
 705 0032 6368     		ldr	r3, [r4, #4]
 706              		.loc 1 328 80 view .LVU256
 707 0034 1B04     		lsls	r3, r3, #16
 708              		.loc 1 328 106 view .LVU257
 709 0036 03F47F03 		and	r3, r3, #16711680
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 710              		.loc 1 327 139 view .LVU258
 711 003a 1943     		orrs	r1, r1, r3
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPC
 712              		.loc 1 329 70 view .LVU259
 713 003c 2368     		ldr	r3, [r4]
 714              		.loc 1 329 88 view .LVU260
 715 003e 013B     		subs	r3, r3, #1
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 716              		.loc 1 326 13 view .LVU261
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 20


 717 0040 41EA0361 		orr	r1, r1, r3, lsl #24
 718              	.LVL27:
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     npatcfg = (uint32_t)((exmc_nand_init_struct->attribute_space_timing->setuptime - 1U) & EXMC_NPA
 719              		.loc 1 331 5 is_stmt 1 view .LVU262
 720              		.loc 1 331 48 is_stmt 0 view .LVU263
 721 0044 046A     		ldr	r4, [r0, #32]
 722              		.loc 1 331 72 view .LVU264
 723 0046 E368     		ldr	r3, [r4, #12]
 724              		.loc 1 331 84 view .LVU265
 725 0048 013B     		subs	r3, r3, #1
 726              		.loc 1 331 15 view .LVU266
 727 004a DBB2     		uxtb	r3, r3
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 728              		.loc 1 332 84 view .LVU267
 729 004c A568     		ldr	r5, [r4, #8]
 730 004e 05F1FF3C 		add	ip, r5, #-1
 731              		.loc 1 332 90 view .LVU268
 732 0052 4FEA0C2C 		lsl	ip, ip, #8
 733              		.loc 1 332 117 view .LVU269
 734 0056 1FFA8CFC 		uxth	ip, ip
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 735              		.loc 1 331 114 view .LVU270
 736 005a 43EA0C03 		orr	r3, r3, ip
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD
 737              		.loc 1 333 83 view .LVU271
 738 005e 6568     		ldr	r5, [r4, #4]
 739 0060 4FEA054C 		lsl	ip, r5, #16
 740              		.loc 1 333 109 view .LVU272
 741 0064 0CF47F0C 		and	ip, ip, #16711680
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 742              		.loc 1 332 142 view .LVU273
 743 0068 43EA0C03 		orr	r3, r3, ip
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->databus_hiztime -1U) << N
 744              		.loc 1 334 73 view .LVU274
 745 006c 2468     		ldr	r4, [r4]
 746              		.loc 1 334 91 view .LVU275
 747 006e 013C     		subs	r4, r4, #1
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 748              		.loc 1 331 13 view .LVU276
 749 0070 43EA0463 		orr	r3, r3, r4, lsl #24
 750              	.LVL28:
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND initialize */
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTL(exmc_nand_init_struct->nand_bank) = npctl;
 751              		.loc 1 337 5 is_stmt 1 view .LVU277
 752 0074 0468     		ldr	r4, [r0]
 753 0076 04F1A06C 		add	ip, r4, #83886080
 754 007a 0CF1020C 		add	ip, ip, #2
 755 007e 4FEA4C1C 		lsl	ip, ip, #5
 756              		.loc 1 337 50 is_stmt 0 view .LVU278
 757 0082 CCF80020 		str	r2, [ip]
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 758              		.loc 1 338 5 is_stmt 1 view .LVU279
 759 0086 0268     		ldr	r2, [r0]
 760              	.LVL29:
 761              		.loc 1 338 5 is_stmt 0 view .LVU280
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 21


 762 0088 5201     		lsls	r2, r2, #5
 763 008a 02F12042 		add	r2, r2, #-1610612736
 764              		.loc 1 338 52 view .LVU281
 765 008e 9164     		str	r1, [r2, #72]
 766              	.LVL30:
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 767              		.loc 1 339 5 is_stmt 1 view .LVU282
 768 0090 0268     		ldr	r2, [r0]
 769 0092 5201     		lsls	r2, r2, #5
 770 0094 02F12042 		add	r2, r2, #-1610612736
 771              		.loc 1 339 52 is_stmt 0 view .LVU283
 772 0098 D364     		str	r3, [r2, #76]
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 773              		.loc 1 340 1 view .LVU284
 774 009a 30BC     		pop	{r4, r5}
 775              	.LCFI6:
 776              		.cfi_restore 5
 777              		.cfi_restore 4
 778              		.cfi_def_cfa_offset 0
 779 009c 7047     		bx	lr
 780              		.cfi_endproc
 781              	.LFE123:
 783              		.section	.text.exmc_nand_enable,"ax",%progbits
 784              		.align	1
 785              		.global	exmc_nand_enable
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 789              		.fpu fpv4-sp-d16
 791              	exmc_nand_enable:
 792              	.LVL31:
 793              	.LFB124:
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      enable NAND bank
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_nand_bank: specifie the NAND bank
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_nand_enable(uint32_t exmc_nand_bank)
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 794              		.loc 1 351 1 is_stmt 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_NDBKEN;
 799              		.loc 1 352 5 view .LVU286
 800              		.loc 1 352 32 is_stmt 0 view .LVU287
 801 0000 00F1A060 		add	r0, r0, #83886080
 802              	.LVL32:
 803              		.loc 1 352 32 view .LVU288
 804 0004 0230     		adds	r0, r0, #2
 805              	.LVL33:
 806              		.loc 1 352 32 view .LVU289
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 22


 807 0006 4001     		lsls	r0, r0, #5
 808              	.LVL34:
 809              		.loc 1 352 32 view .LVU290
 810 0008 0368     		ldr	r3, [r0]
 811 000a 43F00403 		orr	r3, r3, #4
 812 000e 0360     		str	r3, [r0]
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 813              		.loc 1 353 1 view .LVU291
 814 0010 7047     		bx	lr
 815              		.cfi_endproc
 816              	.LFE124:
 818              		.section	.text.exmc_nand_disable,"ax",%progbits
 819              		.align	1
 820              		.global	exmc_nand_disable
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 824              		.fpu fpv4-sp-d16
 826              	exmc_nand_disable:
 827              	.LVL35:
 828              	.LFB125:
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      disable NAND bank
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_nand_bank: specifie the NAND bank
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_nand_disable(uint32_t exmc_nand_bank)
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 829              		.loc 1 364 1 is_stmt 1 view -0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) &= (~EXMC_NPCTL_NDBKEN);
 834              		.loc 1 365 5 view .LVU293
 835              		.loc 1 365 32 is_stmt 0 view .LVU294
 836 0000 00F1A060 		add	r0, r0, #83886080
 837              	.LVL36:
 838              		.loc 1 365 32 view .LVU295
 839 0004 0230     		adds	r0, r0, #2
 840              	.LVL37:
 841              		.loc 1 365 32 view .LVU296
 842 0006 4001     		lsls	r0, r0, #5
 843              	.LVL38:
 844              		.loc 1 365 32 view .LVU297
 845 0008 0368     		ldr	r3, [r0]
 846 000a 23F00403 		bic	r3, r3, #4
 847 000e 0360     		str	r3, [r0]
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 848              		.loc 1 366 1 view .LVU298
 849 0010 7047     		bx	lr
 850              		.cfi_endproc
 851              	.LFE125:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 23


 853              		.section	.text.exmc_pccard_deinit,"ax",%progbits
 854              		.align	1
 855              		.global	exmc_pccard_deinit
 856              		.syntax unified
 857              		.thumb
 858              		.thumb_func
 859              		.fpu fpv4-sp-d16
 861              	exmc_pccard_deinit:
 862              	.LFB126:
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      deinitialize EXMC PC card bank
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  none
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_pccard_deinit(void)
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 863              		.loc 1 375 1 is_stmt 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* EXMC_BANK3_PCCARD */
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTL3 = BANK3_NPCTL_RESET;
 868              		.loc 1 377 5 view .LVU300
 869              		.loc 1 377 17 is_stmt 0 view .LVU301
 870 0000 4FF02043 		mov	r3, #-1610612736
 871 0004 1822     		movs	r2, #24
 872 0006 C3F8A020 		str	r2, [r3, #160]
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 873              		.loc 1 378 5 is_stmt 1 view .LVU302
 874              		.loc 1 378 19 is_stmt 0 view .LVU303
 875 000a 4322     		movs	r2, #67
 876 000c C3F8A420 		str	r2, [r3, #164]
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTCFG3 = BANK3_NPCTCFG_RESET;
 877              		.loc 1 379 5 is_stmt 1 view .LVU304
 878              		.loc 1 379 19 is_stmt 0 view .LVU305
 879 0010 4FF0FC32 		mov	r2, #-50529028
 880 0014 C3F8A820 		str	r2, [r3, #168]
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPATCFG3 = BANK3_NPATCFG_RESET;
 881              		.loc 1 380 5 is_stmt 1 view .LVU306
 882              		.loc 1 380 19 is_stmt 0 view .LVU307
 883 0018 C3F8AC20 		str	r2, [r3, #172]
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_PIOTCFG3 = BANK3_PIOTCFG3_RESET;
 884              		.loc 1 381 5 is_stmt 1 view .LVU308
 885              		.loc 1 381 19 is_stmt 0 view .LVU309
 886 001c C3F8B020 		str	r2, [r3, #176]
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 887              		.loc 1 382 1 view .LVU310
 888 0020 7047     		bx	lr
 889              		.cfi_endproc
 890              	.LFE126:
 892              		.section	.text.exmc_pccard_struct_para_init,"ax",%progbits
 893              		.align	1
 894              		.global	exmc_pccard_struct_para_init
 895              		.syntax unified
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 24


 896              		.thumb
 897              		.thumb_func
 898              		.fpu fpv4-sp-d16
 900              	exmc_pccard_struct_para_init:
 901              	.LVL39:
 902              	.LFB127:
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      initialize exmc_pccard_parameter_struct parameter with the default values
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  none
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 903              		.loc 1 391 1 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the structure with default values */
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->wait_feature = DISABLE;
 908              		.loc 1 393 5 view .LVU312
 909              		.loc 1 393 43 is_stmt 0 view .LVU313
 910 0000 0023     		movs	r3, #0
 911 0002 8360     		str	r3, [r0, #8]
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 912              		.loc 1 394 5 is_stmt 1 view .LVU314
 913              		.loc 1 394 42 is_stmt 0 view .LVU315
 914 0004 4360     		str	r3, [r0, #4]
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 915              		.loc 1 395 5 is_stmt 1 view .LVU316
 916              		.loc 1 395 42 is_stmt 0 view .LVU317
 917 0006 0360     		str	r3, [r0]
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 918              		.loc 1 396 5 is_stmt 1 view .LVU318
 919              		.loc 1 396 28 is_stmt 0 view .LVU319
 920 0008 C268     		ldr	r2, [r0, #12]
 921              		.loc 1 396 61 view .LVU320
 922 000a FC23     		movs	r3, #252
 923 000c D360     		str	r3, [r2, #12]
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 924              		.loc 1 397 5 is_stmt 1 view .LVU321
 925              		.loc 1 397 28 is_stmt 0 view .LVU322
 926 000e C268     		ldr	r2, [r0, #12]
 927              		.loc 1 397 60 view .LVU323
 928 0010 9360     		str	r3, [r2, #8]
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 929              		.loc 1 398 5 is_stmt 1 view .LVU324
 930              		.loc 1 398 28 is_stmt 0 view .LVU325
 931 0012 C268     		ldr	r2, [r0, #12]
 932              		.loc 1 398 60 view .LVU326
 933 0014 5360     		str	r3, [r2, #4]
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 934              		.loc 1 399 5 is_stmt 1 view .LVU327
 935              		.loc 1 399 28 is_stmt 0 view .LVU328
 936 0016 C268     		ldr	r2, [r0, #12]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 25


 937              		.loc 1 399 67 view .LVU329
 938 0018 1360     		str	r3, [r2]
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 939              		.loc 1 400 5 is_stmt 1 view .LVU330
 940              		.loc 1 400 28 is_stmt 0 view .LVU331
 941 001a 0269     		ldr	r2, [r0, #16]
 942              		.loc 1 400 64 view .LVU332
 943 001c D360     		str	r3, [r2, #12]
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 944              		.loc 1 401 5 is_stmt 1 view .LVU333
 945              		.loc 1 401 28 is_stmt 0 view .LVU334
 946 001e 0269     		ldr	r2, [r0, #16]
 947              		.loc 1 401 63 view .LVU335
 948 0020 9360     		str	r3, [r2, #8]
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 949              		.loc 1 402 5 is_stmt 1 view .LVU336
 950              		.loc 1 402 28 is_stmt 0 view .LVU337
 951 0022 0269     		ldr	r2, [r0, #16]
 952              		.loc 1 402 63 view .LVU338
 953 0024 5360     		str	r3, [r2, #4]
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 954              		.loc 1 403 5 is_stmt 1 view .LVU339
 955              		.loc 1 403 28 is_stmt 0 view .LVU340
 956 0026 0269     		ldr	r2, [r0, #16]
 957              		.loc 1 403 70 view .LVU341
 958 0028 1360     		str	r3, [r2]
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 959              		.loc 1 404 5 is_stmt 1 view .LVU342
 960              		.loc 1 404 28 is_stmt 0 view .LVU343
 961 002a 4269     		ldr	r2, [r0, #20]
 962              		.loc 1 404 57 view .LVU344
 963 002c D360     		str	r3, [r2, #12]
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 964              		.loc 1 405 5 is_stmt 1 view .LVU345
 965              		.loc 1 405 28 is_stmt 0 view .LVU346
 966 002e 4269     		ldr	r2, [r0, #20]
 967              		.loc 1 405 56 view .LVU347
 968 0030 9360     		str	r3, [r2, #8]
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->holdtime = 0xFCU;
 969              		.loc 1 406 5 is_stmt 1 view .LVU348
 970              		.loc 1 406 28 is_stmt 0 view .LVU349
 971 0032 4269     		ldr	r2, [r0, #20]
 972              		.loc 1 406 56 view .LVU350
 973 0034 5360     		str	r3, [r2, #4]
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 974              		.loc 1 407 5 is_stmt 1 view .LVU351
 975              		.loc 1 407 28 is_stmt 0 view .LVU352
 976 0036 4269     		ldr	r2, [r0, #20]
 977              		.loc 1 407 63 view .LVU353
 978 0038 1360     		str	r3, [r2]
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 979              		.loc 1 408 1 view .LVU354
 980 003a 7047     		bx	lr
 981              		.cfi_endproc
 982              	.LFE127:
 984              		.section	.text.exmc_pccard_init,"ax",%progbits
 985              		.align	1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 26


 986              		.global	exmc_pccard_init
 987              		.syntax unified
 988              		.thumb
 989              		.thumb_func
 990              		.fpu fpv4-sp-d16
 992              	exmc_pccard_init:
 993              	.LVL40:
 994              	.LFB128:
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      initialize EXMC PC card bank
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_pccard_parameter_struct: configure the EXMC NAND parameter
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   wait_feature: ENABLE or DISABLE
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                   io_space_timing: exmc_nand_pccard_timing_parameter_struct set the time
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_pccard_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 995              		.loc 1 423 1 is_stmt 1 view -0
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 0
 998              		@ frame_needed = 0, uses_anonymous_args = 0
 999              		@ link register save eliminated.
 1000              		.loc 1 423 1 is_stmt 0 view .LVU356
 1001 0000 10B4     		push	{r4}
 1002              	.LCFI7:
 1003              		.cfi_def_cfa_offset 4
 1004              		.cfi_offset 4, -4
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTL3 = (uint32_t)(exmc_pccard_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 1005              		.loc 1 425 5 is_stmt 1 view .LVU357
 1006              		.loc 1 425 53 is_stmt 0 view .LVU358
 1007 0002 8268     		ldr	r2, [r0, #8]
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                              exmc_pccard_init_struct->ctr_latency |
 1008              		.loc 1 427 53 view .LVU359
 1009 0004 4368     		ldr	r3, [r0, #4]
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 1010              		.loc 1 426 58 view .LVU360
 1011 0006 43EA4203 		orr	r3, r3, r2, lsl #1
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                              exmc_pccard_init_struct->atr_latency ;
 1012              		.loc 1 428 53 view .LVU361
 1013 000a 0268     		ldr	r2, [r0]
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                              exmc_pccard_init_struct->atr_latency ;
 1014              		.loc 1 427 67 view .LVU362
 1015 000c 1343     		orrs	r3, r3, r2
 1016 000e 43F01003 		orr	r3, r3, #16
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 1017              		.loc 1 425 17 view .LVU363
 1018 0012 4FF02042 		mov	r2, #-1610612736
 1019 0016 C2F8A030 		str	r3, [r2, #160]
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 27


 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the EXMC bank3 PC card common space timing configuration register */
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTCFG3 = (uint32_t)((exmc_pccard_init_struct->common_space_timing->setuptime - 1U)& EXMC
 1020              		.loc 1 431 5 is_stmt 1 view .LVU364
 1021              		.loc 1 431 56 is_stmt 0 view .LVU365
 1022 001a C468     		ldr	r4, [r0, #12]
 1023              		.loc 1 431 77 view .LVU366
 1024 001c E368     		ldr	r3, [r4, #12]
 1025              		.loc 1 431 89 view .LVU367
 1026 001e 013B     		subs	r3, r3, #1
 1027              		.loc 1 431 21 view .LVU368
 1028 0020 DBB2     		uxtb	r3, r3
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1029              		.loc 1 432 78 view .LVU369
 1030 0022 A168     		ldr	r1, [r4, #8]
 1031              		.loc 1 432 89 view .LVU370
 1032 0024 0139     		subs	r1, r1, #1
 1033              		.loc 1 432 95 view .LVU371
 1034 0026 0902     		lsls	r1, r1, #8
 1035              		.loc 1 432 122 view .LVU372
 1036 0028 89B2     		uxth	r1, r1
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1037              		.loc 1 431 118 view .LVU373
 1038 002a 0B43     		orrs	r3, r3, r1
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_C
 1039              		.loc 1 433 77 view .LVU374
 1040 002c 6168     		ldr	r1, [r4, #4]
 1041              		.loc 1 433 88 view .LVU375
 1042 002e 0904     		lsls	r1, r1, #16
 1043              		.loc 1 433 114 view .LVU376
 1044 0030 01F47F01 		and	r1, r1, #16711680
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1045              		.loc 1 432 147 view .LVU377
 1046 0034 0B43     		orrs	r3, r3, r1
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U
 1047              		.loc 1 434 78 view .LVU378
 1048 0036 2168     		ldr	r1, [r4]
 1049              		.loc 1 434 96 view .LVU379
 1050 0038 0139     		subs	r1, r1, #1
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_C
 1051              		.loc 1 433 138 view .LVU380
 1052 003a 43EA0163 		orr	r3, r3, r1, lsl #24
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1053              		.loc 1 431 19 view .LVU381
 1054 003e C2F8A830 		str	r3, [r2, #168]
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the EXMC bank3 PC card attribute space timing configuration register */
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPATCFG3 = (uint32_t)((exmc_pccard_init_struct->attribute_space_timing->setuptime - 1U) & 
 1055              		.loc 1 437 5 is_stmt 1 view .LVU382
 1056              		.loc 1 437 56 is_stmt 0 view .LVU383
 1057 0042 0469     		ldr	r4, [r0, #16]
 1058              		.loc 1 437 80 view .LVU384
 1059 0044 E368     		ldr	r3, [r4, #12]
 1060              		.loc 1 437 92 view .LVU385
 1061 0046 013B     		subs	r3, r3, #1
 1062              		.loc 1 437 21 view .LVU386
 1063 0048 DBB2     		uxtb	r3, r3
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 28


 1064              		.loc 1 438 81 view .LVU387
 1065 004a A168     		ldr	r1, [r4, #8]
 1066              		.loc 1 438 92 view .LVU388
 1067 004c 0139     		subs	r1, r1, #1
 1068              		.loc 1 438 98 view .LVU389
 1069 004e 0902     		lsls	r1, r1, #8
 1070              		.loc 1 438 125 view .LVU390
 1071 0050 89B2     		uxth	r1, r1
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1072              		.loc 1 437 122 view .LVU391
 1073 0052 0B43     		orrs	r3, r3, r1
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCF
 1074              		.loc 1 439 80 view .LVU392
 1075 0054 6168     		ldr	r1, [r4, #4]
 1076              		.loc 1 439 91 view .LVU393
 1077 0056 0904     		lsls	r1, r1, #16
 1078              		.loc 1 439 117 view .LVU394
 1079 0058 01F47F01 		and	r1, r1, #16711680
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1080              		.loc 1 438 150 view .LVU395
 1081 005c 0B43     		orrs	r3, r3, r1
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime -
 1082              		.loc 1 440 81 view .LVU396
 1083 005e 2168     		ldr	r1, [r4]
 1084              		.loc 1 440 99 view .LVU397
 1085 0060 0139     		subs	r1, r1, #1
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCF
 1086              		.loc 1 439 140 view .LVU398
 1087 0062 43EA0163 		orr	r3, r3, r1, lsl #24
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1088              		.loc 1 437 19 view .LVU399
 1089 0066 C2F8AC30 		str	r3, [r2, #172]
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* configure the EXMC bank3 PC card io space timing configuration register */
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_PIOTCFG3 = (uint32_t)((exmc_pccard_init_struct->io_space_timing->setuptime - 1U) & EXMC_PI
 1090              		.loc 1 443 5 is_stmt 1 view .LVU400
 1091              		.loc 1 443 56 is_stmt 0 view .LVU401
 1092 006a 4069     		ldr	r0, [r0, #20]
 1093              	.LVL41:
 1094              		.loc 1 443 73 view .LVU402
 1095 006c C368     		ldr	r3, [r0, #12]
 1096              		.loc 1 443 85 view .LVU403
 1097 006e 013B     		subs	r3, r3, #1
 1098              		.loc 1 443 21 view .LVU404
 1099 0070 DBB2     		uxtb	r3, r3
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1100              		.loc 1 444 74 view .LVU405
 1101 0072 8168     		ldr	r1, [r0, #8]
 1102              		.loc 1 444 85 view .LVU406
 1103 0074 0139     		subs	r1, r1, #1
 1104              		.loc 1 444 91 view .LVU407
 1105 0076 0902     		lsls	r1, r1, #8
 1106              		.loc 1 444 117 view .LVU408
 1107 0078 89B2     		uxth	r1, r1
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1108              		.loc 1 443 115 view .LVU409
 1109 007a 0B43     		orrs	r3, r3, r1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 29


 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD
 1110              		.loc 1 445 73 view .LVU410
 1111 007c 4168     		ldr	r1, [r0, #4]
 1112              		.loc 1 445 84 view .LVU411
 1113 007e 0904     		lsls	r1, r1, #16
 1114              		.loc 1 445 109 view .LVU412
 1115 0080 01F47F01 		and	r1, r1, #16711680
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1116              		.loc 1 444 142 view .LVU413
 1117 0084 0B43     		orrs	r3, r3, r1
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCF
 1118              		.loc 1 446 73 view .LVU414
 1119 0086 0168     		ldr	r1, [r0]
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD
 1120              		.loc 1 445 132 view .LVU415
 1121 0088 43EA0163 		orr	r3, r3, r1, lsl #24
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1122              		.loc 1 443 19 view .LVU416
 1123 008c C2F8B030 		str	r3, [r2, #176]
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1124              		.loc 1 447 1 view .LVU417
 1125 0090 5DF8044B 		ldr	r4, [sp], #4
 1126              	.LCFI8:
 1127              		.cfi_restore 4
 1128              		.cfi_def_cfa_offset 0
 1129 0094 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE128:
 1133              		.section	.text.exmc_pccard_enable,"ax",%progbits
 1134              		.align	1
 1135              		.global	exmc_pccard_enable
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1139              		.fpu fpv4-sp-d16
 1141              	exmc_pccard_enable:
 1142              	.LFB129:
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      enable PC Card Bank
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  none
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_pccard_enable(void)
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1143              		.loc 1 456 1 is_stmt 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPCTL3 |= EXMC_NPCTL_NDBKEN;
 1148              		.loc 1 457 5 view .LVU419
 1149              		.loc 1 457 17 is_stmt 0 view .LVU420
 1150 0000 4FF02042 		mov	r2, #-1610612736
 1151 0004 D2F8A030 		ldr	r3, [r2, #160]
 1152 0008 43F00403 		orr	r3, r3, #4
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 30


 1153 000c C2F8A030 		str	r3, [r2, #160]
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1154              		.loc 1 458 1 view .LVU421
 1155 0010 7047     		bx	lr
 1156              		.cfi_endproc
 1157              	.LFE129:
 1159              		.section	.text.exmc_pccard_disable,"ax",%progbits
 1160              		.align	1
 1161              		.global	exmc_pccard_disable
 1162              		.syntax unified
 1163              		.thumb
 1164              		.thumb_func
 1165              		.fpu fpv4-sp-d16
 1167              	exmc_pccard_disable:
 1168              	.LFB130:
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      disable PC Card Bank
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  none
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_pccard_disable(void)
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1169              		.loc 1 467 1 is_stmt 1 view -0
 1170              		.cfi_startproc
 1171              		@ args = 0, pretend = 0, frame = 0
 1172              		@ frame_needed = 0, uses_anonymous_args = 0
 1173              		@ link register save eliminated.
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****    EXMC_NPCTL3 &= (~EXMC_NPCTL_NDBKEN);
 1174              		.loc 1 468 4 view .LVU423
 1175              		.loc 1 468 16 is_stmt 0 view .LVU424
 1176 0000 4FF02042 		mov	r2, #-1610612736
 1177 0004 D2F8A030 		ldr	r3, [r2, #160]
 1178 0008 23F00403 		bic	r3, r3, #4
 1179 000c C2F8A030 		str	r3, [r2, #160]
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1180              		.loc 1 469 1 view .LVU425
 1181 0010 7047     		bx	lr
 1182              		.cfi_endproc
 1183              	.LFE130:
 1185              		.section	.text.exmc_norsram_page_size_config,"ax",%progbits
 1186              		.align	1
 1187              		.global	exmc_norsram_page_size_config
 1188              		.syntax unified
 1189              		.thumb
 1190              		.thumb_func
 1191              		.fpu fpv4-sp-d16
 1193              	exmc_norsram_page_size_config:
 1194              	.LVL42:
 1195              	.LFB131:
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      configure CRAM page size
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_norsram_region: specifie the region of NOR/PSRAM bank
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 31


 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  page_size: CRAM page size
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_CRAM_AUTO_SPLIT: the clock is generated only during synchronous access
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_128_BYTES: page size is 128 bytes
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_256_BYTES: page size is 256 bytes
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_512_BYTES: page size is 512 bytes
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_1024_BYTES: page size is 1024 bytes
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_norsram_page_size_config(uint32_t exmc_norsram_region, uint32_t page_size)
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1196              		.loc 1 487 1 is_stmt 1 view -0
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 0
 1199              		@ frame_needed = 0, uses_anonymous_args = 0
 1200              		@ link register save eliminated.
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* reset the bits */
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~EXMC_SNCTL_CPS;
 1201              		.loc 1 489 5 view .LVU427
 1202              		.loc 1 489 37 is_stmt 0 view .LVU428
 1203 0000 00F1A050 		add	r0, r0, #335544320
 1204              	.LVL43:
 1205              		.loc 1 489 37 view .LVU429
 1206 0004 C000     		lsls	r0, r0, #3
 1207              	.LVL44:
 1208              		.loc 1 489 37 view .LVU430
 1209 0006 0268     		ldr	r2, [r0]
 1210 0008 22F4E022 		bic	r2, r2, #458752
 1211 000c 0260     		str	r2, [r0]
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* set the CPS bits */
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= page_size;
 1212              		.loc 1 492 5 is_stmt 1 view .LVU431
 1213              		.loc 1 492 37 is_stmt 0 view .LVU432
 1214 000e 0368     		ldr	r3, [r0]
 1215 0010 0B43     		orrs	r3, r3, r1
 1216 0012 0360     		str	r3, [r0]
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1217              		.loc 1 493 1 view .LVU433
 1218 0014 7047     		bx	lr
 1219              		.cfi_endproc
 1220              	.LFE131:
 1222              		.section	.text.exmc_nand_ecc_config,"ax",%progbits
 1223              		.align	1
 1224              		.global	exmc_nand_ecc_config
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1228              		.fpu fpv4-sp-d16
 1230              	exmc_nand_ecc_config:
 1231              	.LVL45:
 1232              	.LFB132:
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      enable or disable the EXMC NAND ECC function
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_nand_bank: specifie the NAND bank
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 32


 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_nand_ecc_config(uint32_t exmc_nand_bank, ControlStatus newvalue)
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1233              		.loc 1 505 1 is_stmt 1 view -0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
 1237              		@ link register save eliminated.
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     if (ENABLE == newvalue){
 1238              		.loc 1 506 5 view .LVU435
 1239              		.loc 1 506 8 is_stmt 0 view .LVU436
 1240 0000 0129     		cmp	r1, #1
 1241 0002 08D0     		beq	.L33
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         /* enable the selected NAND bank ECC function */
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_ECCEN;
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         /* disable the selected NAND bank ECC function */
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) &= (~EXMC_NPCTL_ECCEN);
 1242              		.loc 1 511 9 is_stmt 1 view .LVU437
 1243              		.loc 1 511 36 is_stmt 0 view .LVU438
 1244 0004 00F1A060 		add	r0, r0, #83886080
 1245              	.LVL46:
 1246              		.loc 1 511 36 view .LVU439
 1247 0008 0230     		adds	r0, r0, #2
 1248              	.LVL47:
 1249              		.loc 1 511 36 view .LVU440
 1250 000a 4001     		lsls	r0, r0, #5
 1251              	.LVL48:
 1252              		.loc 1 511 36 view .LVU441
 1253 000c 0368     		ldr	r3, [r0]
 1254 000e 23F04003 		bic	r3, r3, #64
 1255 0012 0360     		str	r3, [r0]
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1256              		.loc 1 513 1 view .LVU442
 1257 0014 7047     		bx	lr
 1258              	.LVL49:
 1259              	.L33:
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 1260              		.loc 1 508 9 is_stmt 1 view .LVU443
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 1261              		.loc 1 508 36 is_stmt 0 view .LVU444
 1262 0016 00F1A060 		add	r0, r0, #83886080
 1263              	.LVL50:
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 1264              		.loc 1 508 36 view .LVU445
 1265 001a 0230     		adds	r0, r0, #2
 1266              	.LVL51:
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 1267              		.loc 1 508 36 view .LVU446
 1268 001c 4001     		lsls	r0, r0, #5
 1269              	.LVL52:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 33


 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 1270              		.loc 1 508 36 view .LVU447
 1271 001e 0368     		ldr	r3, [r0]
 1272 0020 43F04003 		orr	r3, r3, #64
 1273 0024 0360     		str	r3, [r0]
 1274 0026 7047     		bx	lr
 1275              		.cfi_endproc
 1276              	.LFE132:
 1278              		.section	.text.exmc_ecc_get,"ax",%progbits
 1279              		.align	1
 1280              		.global	exmc_ecc_get
 1281              		.syntax unified
 1282              		.thumb
 1283              		.thumb_func
 1284              		.fpu fpv4-sp-d16
 1286              	exmc_ecc_get:
 1287              	.LVL53:
 1288              	.LFB133:
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      get the EXMC ECC value
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_nand_bank: specifie the NAND bank
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     the error correction code(ECC) value
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** uint32_t exmc_ecc_get(uint32_t exmc_nand_bank)
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1289              		.loc 1 524 1 is_stmt 1 view -0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 0
 1292              		@ frame_needed = 0, uses_anonymous_args = 0
 1293              		@ link register save eliminated.
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     return (EXMC_NECC(exmc_nand_bank));
 1294              		.loc 1 525 5 view .LVU449
 1295              		.loc 1 525 13 is_stmt 0 view .LVU450
 1296 0000 4001     		lsls	r0, r0, #5
 1297              	.LVL54:
 1298              		.loc 1 525 13 view .LVU451
 1299 0002 00F12040 		add	r0, r0, #-1610612736
 1300 0006 406D     		ldr	r0, [r0, #84]
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1301              		.loc 1 526 1 view .LVU452
 1302 0008 7047     		bx	lr
 1303              		.cfi_endproc
 1304              	.LFE133:
 1306              		.section	.text.exmc_interrupt_enable,"ax",%progbits
 1307              		.align	1
 1308              		.global	exmc_interrupt_enable
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1312              		.fpu fpv4-sp-d16
 1314              	exmc_interrupt_enable:
 1315              	.LVL55:
 1316              	.LFB134:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 34


 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      enable EXMC interrupt
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_bank: specifies the NAND bank,PC card bank
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which are shown as below:
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_interrupt_enable(uint32_t exmc_bank,uint32_t interrupt)
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1317              		.loc 1 544 1 is_stmt 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPINTEN(exmc_bank) |= interrupt;
 1322              		.loc 1 546 5 view .LVU454
 1323              		.loc 1 546 29 is_stmt 0 view .LVU455
 1324 0000 4001     		lsls	r0, r0, #5
 1325              	.LVL56:
 1326              		.loc 1 546 29 view .LVU456
 1327 0002 00F12040 		add	r0, r0, #-1610612736
 1328 0006 436C     		ldr	r3, [r0, #68]
 1329 0008 0B43     		orrs	r3, r3, r1
 1330 000a 4364     		str	r3, [r0, #68]
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1331              		.loc 1 547 1 view .LVU457
 1332 000c 7047     		bx	lr
 1333              		.cfi_endproc
 1334              	.LFE134:
 1336              		.section	.text.exmc_interrupt_disable,"ax",%progbits
 1337              		.align	1
 1338              		.global	exmc_interrupt_disable
 1339              		.syntax unified
 1340              		.thumb
 1341              		.thumb_func
 1342              		.fpu fpv4-sp-d16
 1344              	exmc_interrupt_disable:
 1345              	.LVL57:
 1346              	.LFB135:
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      disable EXMC interrupt
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_bank: specifies the NAND bank , PC card bank
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 35


 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which are shown as below:
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_interrupt_disable(uint32_t exmc_bank,uint32_t interrupt)
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1347              		.loc 1 565 1 is_stmt 1 view -0
 1348              		.cfi_startproc
 1349              		@ args = 0, pretend = 0, frame = 0
 1350              		@ frame_needed = 0, uses_anonymous_args = 0
 1351              		@ link register save eliminated.
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPINTEN(exmc_bank) &= (~interrupt);
 1352              		.loc 1 567 5 view .LVU459
 1353              		.loc 1 567 29 is_stmt 0 view .LVU460
 1354 0000 4001     		lsls	r0, r0, #5
 1355              	.LVL58:
 1356              		.loc 1 567 29 view .LVU461
 1357 0002 00F12040 		add	r0, r0, #-1610612736
 1358 0006 436C     		ldr	r3, [r0, #68]
 1359 0008 23EA0103 		bic	r3, r3, r1
 1360 000c 4364     		str	r3, [r0, #68]
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1361              		.loc 1 568 1 view .LVU462
 1362 000e 7047     		bx	lr
 1363              		.cfi_endproc
 1364              	.LFE135:
 1366              		.section	.text.exmc_flag_get,"ax",%progbits
 1367              		.align	1
 1368              		.global	exmc_flag_get
 1369              		.syntax unified
 1370              		.thumb
 1371              		.thumb_func
 1372              		.fpu fpv4-sp-d16
 1374              	exmc_flag_get:
 1375              	.LVL59:
 1376              	.LFB136:
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      get EXMC flag status
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_bank: specifies the NAND bank , PC card bank
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC Card bank
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  flag: EXMC status and flag
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which are shown as below:
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     FlagStatus: SET or RESET
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 36


 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** FlagStatus exmc_flag_get(uint32_t exmc_bank,uint32_t flag)
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1377              		.loc 1 587 1 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 0
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              		@ link register save eliminated.
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     uint32_t status = 0x00000000U;
 1382              		.loc 1 588 5 view .LVU464
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     status = EXMC_NPINTEN(exmc_bank);
 1383              		.loc 1 591 5 view .LVU465
 1384              		.loc 1 591 14 is_stmt 0 view .LVU466
 1385 0000 4001     		lsls	r0, r0, #5
 1386              	.LVL60:
 1387              		.loc 1 591 14 view .LVU467
 1388 0002 00F12040 		add	r0, r0, #-1610612736
 1389              		.loc 1 591 12 view .LVU468
 1390 0006 436C     		ldr	r3, [r0, #68]
 1391              	.LVL61:
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     if ((status & flag) != (uint32_t)flag ){
 1392              		.loc 1 593 5 is_stmt 1 view .LVU469
 1393              		.loc 1 593 8 is_stmt 0 view .LVU470
 1394 0008 31EA0303 		bics	r3, r1, r3
 1395              	.LVL62:
 1396              		.loc 1 593 8 view .LVU471
 1397 000c 01D0     		beq	.L39
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         /* flag is reset */
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         return RESET;
 1398              		.loc 1 595 16 view .LVU472
 1399 000e 0020     		movs	r0, #0
 1400 0010 7047     		bx	lr
 1401              	.L39:
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         /* flag is set */
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         return SET;
 1402              		.loc 1 598 16 view .LVU473
 1403 0012 0120     		movs	r0, #1
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1404              		.loc 1 600 1 view .LVU474
 1405 0014 7047     		bx	lr
 1406              		.cfi_endproc
 1407              	.LFE136:
 1409              		.section	.text.exmc_flag_clear,"ax",%progbits
 1410              		.align	1
 1411              		.global	exmc_flag_clear
 1412              		.syntax unified
 1413              		.thumb
 1414              		.thumb_func
 1415              		.fpu fpv4-sp-d16
 1417              	exmc_flag_clear:
 1418              	.LVL63:
 1419              	.LFB137:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 37


 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      clear EXMC flag status
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_bank: specifie the NAND bank , PCCARD bank
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  flag: EXMC status and flag
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which are shown as below:
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_flag_clear(uint32_t exmc_bank,uint32_t flag)
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1420              		.loc 1 619 1 is_stmt 1 view -0
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 0
 1423              		@ frame_needed = 0, uses_anonymous_args = 0
 1424              		@ link register save eliminated.
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPINTEN(exmc_bank) &= (~flag);
 1425              		.loc 1 621 5 view .LVU476
 1426              		.loc 1 621 29 is_stmt 0 view .LVU477
 1427 0000 4001     		lsls	r0, r0, #5
 1428              	.LVL64:
 1429              		.loc 1 621 29 view .LVU478
 1430 0002 00F12040 		add	r0, r0, #-1610612736
 1431 0006 436C     		ldr	r3, [r0, #68]
 1432 0008 23EA0103 		bic	r3, r3, r1
 1433 000c 4364     		str	r3, [r0, #68]
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1434              		.loc 1 622 1 view .LVU479
 1435 000e 7047     		bx	lr
 1436              		.cfi_endproc
 1437              	.LFE137:
 1439              		.section	.text.exmc_interrupt_flag_get,"ax",%progbits
 1440              		.align	1
 1441              		.global	exmc_interrupt_flag_get
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu fpv4-sp-d16
 1447              	exmc_interrupt_flag_get:
 1448              	.LVL65:
 1449              	.LFB138:
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      get EXMC interrupt flag
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_bank: specifies the NAND bank , PC card bank
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 38


 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which are shown as below:
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     FlagStatus: SET or RESET
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** FlagStatus exmc_interrupt_flag_get(uint32_t exmc_bank,uint32_t interrupt)
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1450              		.loc 1 640 1 is_stmt 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 0
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454              		@ link register save eliminated.
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     uint32_t status = 0x00000000U,interrupt_enable = 0x00000000U,interrupt_state = 0x00000000U;
 1455              		.loc 1 641 5 view .LVU481
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     status = EXMC_NPINTEN(exmc_bank);
 1456              		.loc 1 644 5 view .LVU482
 1457              		.loc 1 644 14 is_stmt 0 view .LVU483
 1458 0000 4001     		lsls	r0, r0, #5
 1459              	.LVL66:
 1460              		.loc 1 644 14 view .LVU484
 1461 0002 00F12040 		add	r0, r0, #-1610612736
 1462              		.loc 1 644 12 view .LVU485
 1463 0006 436C     		ldr	r3, [r0, #68]
 1464              	.LVL67:
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 1465              		.loc 1 645 5 is_stmt 1 view .LVU486
 1466              		.loc 1 645 21 is_stmt 0 view .LVU487
 1467 0008 03EAD102 		and	r2, r3, r1, lsr #3
 1468              	.LVL68:
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     interrupt_enable = (status & interrupt);
 1469              		.loc 1 647 5 is_stmt 1 view .LVU488
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     if ((interrupt_enable) && (interrupt_state)){
 1470              		.loc 1 649 5 view .LVU489
 1471              		.loc 1 649 8 is_stmt 0 view .LVU490
 1472 000c 0B42     		tst	r3, r1
 1473 000e 02D0     		beq	.L43
 1474              		.loc 1 649 28 discriminator 1 view .LVU491
 1475 0010 1AB9     		cbnz	r2, .L44
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         /* interrupt flag is set */
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         return SET;
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         /* interrupt flag is reset */
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****         return RESET;
 1476              		.loc 1 654 16 view .LVU492
 1477 0012 0020     		movs	r0, #0
 1478 0014 7047     		bx	lr
 1479              	.L43:
 1480 0016 0020     		movs	r0, #0
 1481 0018 7047     		bx	lr
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 39


 1482              	.L44:
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }else{
 1483              		.loc 1 651 16 view .LVU493
 1484 001a 0120     		movs	r0, #1
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     }
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1485              		.loc 1 656 1 view .LVU494
 1486 001c 7047     		bx	lr
 1487              		.cfi_endproc
 1488              	.LFE138:
 1490              		.section	.text.exmc_interrupt_flag_clear,"ax",%progbits
 1491              		.align	1
 1492              		.global	exmc_interrupt_flag_clear
 1493              		.syntax unified
 1494              		.thumb
 1495              		.thumb_func
 1496              		.fpu fpv4-sp-d16
 1498              	exmc_interrupt_flag_clear:
 1499              	.LVL69:
 1500              	.LFB139:
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** 
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** /*!
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \brief      clear EXMC interrupt flag
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  exmc_bank: specifies the NAND bank , PC card bank
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which is shown as below:
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****                 only one parameter can be selected which are shown as below:
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \param[out] none
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     \retval     none
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** */
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** void exmc_interrupt_flag_clear(uint32_t exmc_bank,uint32_t interrupt)
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** {
 1501              		.loc 1 674 1 is_stmt 1 view -0
 1502              		.cfi_startproc
 1503              		@ args = 0, pretend = 0, frame = 0
 1504              		@ frame_needed = 0, uses_anonymous_args = 0
 1505              		@ link register save eliminated.
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c ****     EXMC_NPINTEN(exmc_bank) &= ~(interrupt >> INTEN_INTS_OFFSET);
 1506              		.loc 1 676 5 view .LVU496
 1507              		.loc 1 676 29 is_stmt 0 view .LVU497
 1508 0000 4001     		lsls	r0, r0, #5
 1509              	.LVL70:
 1510              		.loc 1 676 29 view .LVU498
 1511 0002 00F12040 		add	r0, r0, #-1610612736
 1512 0006 436C     		ldr	r3, [r0, #68]
 1513 0008 23EAD103 		bic	r3, r3, r1, lsr #3
 1514 000c 4364     		str	r3, [r0, #68]
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_exmc.c **** }
 1515              		.loc 1 677 1 view .LVU499
 1516 000e 7047     		bx	lr
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 40


 1517              		.cfi_endproc
 1518              	.LFE139:
 1520              		.text
 1521              	.Letext0:
 1522              		.file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1523              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1524              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1525              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_exmc.h"
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_exmc.c
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:18     .text.exmc_norsram_deinit:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:26     .text.exmc_norsram_deinit:00000000 exmc_norsram_deinit
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:69     .text.exmc_norsram_struct_para_init:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:76     .text.exmc_norsram_struct_para_init:00000000 exmc_norsram_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:201    .text.exmc_norsram_init:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:208    .text.exmc_norsram_init:00000000 exmc_norsram_init
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:439    .text.exmc_norsram_init:000000f8 $d
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:444    .text.exmc_norsram_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:451    .text.exmc_norsram_enable:00000000 exmc_norsram_enable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:476    .text.exmc_norsram_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:483    .text.exmc_norsram_disable:00000000 exmc_norsram_disable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:508    .text.exmc_nand_deinit:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:515    .text.exmc_nand_deinit:00000000 exmc_nand_deinit
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:551    .text.exmc_nand_struct_para_init:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:558    .text.exmc_nand_struct_para_init:00000000 exmc_nand_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:636    .text.exmc_nand_init:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:643    .text.exmc_nand_init:00000000 exmc_nand_init
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:784    .text.exmc_nand_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:791    .text.exmc_nand_enable:00000000 exmc_nand_enable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:819    .text.exmc_nand_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:826    .text.exmc_nand_disable:00000000 exmc_nand_disable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:854    .text.exmc_pccard_deinit:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:861    .text.exmc_pccard_deinit:00000000 exmc_pccard_deinit
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:893    .text.exmc_pccard_struct_para_init:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:900    .text.exmc_pccard_struct_para_init:00000000 exmc_pccard_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:985    .text.exmc_pccard_init:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:992    .text.exmc_pccard_init:00000000 exmc_pccard_init
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1134   .text.exmc_pccard_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1141   .text.exmc_pccard_enable:00000000 exmc_pccard_enable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1160   .text.exmc_pccard_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1167   .text.exmc_pccard_disable:00000000 exmc_pccard_disable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1186   .text.exmc_norsram_page_size_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1193   .text.exmc_norsram_page_size_config:00000000 exmc_norsram_page_size_config
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1223   .text.exmc_nand_ecc_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1230   .text.exmc_nand_ecc_config:00000000 exmc_nand_ecc_config
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1279   .text.exmc_ecc_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1286   .text.exmc_ecc_get:00000000 exmc_ecc_get
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1307   .text.exmc_interrupt_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1314   .text.exmc_interrupt_enable:00000000 exmc_interrupt_enable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1337   .text.exmc_interrupt_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1344   .text.exmc_interrupt_disable:00000000 exmc_interrupt_disable
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1367   .text.exmc_flag_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1374   .text.exmc_flag_get:00000000 exmc_flag_get
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1410   .text.exmc_flag_clear:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1417   .text.exmc_flag_clear:00000000 exmc_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1440   .text.exmc_interrupt_flag_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1447   .text.exmc_interrupt_flag_get:00000000 exmc_interrupt_flag_get
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1491   .text.exmc_interrupt_flag_clear:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccdoO2fM.s:1498   .text.exmc_interrupt_flag_clear:00000000 exmc_interrupt_flag_clear

NO UNDEFINED SYMBOLS
