$date
	Mon Apr 04 20:51:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rstn $end
$var integer 32 % loop [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rstn $end
$var reg 3 & cur_state [2:0] $end
$var reg 3 ' next_state [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
b1 %
0$
1#
0"
x!
$end
#25
b1 '
0!
b0 &
1"
#50
b0 '
0"
0#
#75
1"
#100
b1 '
0"
1#
1$
#125
b10 '
b1 &
1"
#150
0"
#175
b10 &
1"
#200
0"
#225
1"
#250
0"
#275
1"
#300
b11 '
0"
0#
#325
b100 '
b11 &
1"
#350
b1 '
0"
1#
#375
b10 '
b1 &
1"
#400
b0 '
0"
0#
#425
b0 &
1"
#450
b1 '
0"
1#
#475
b10 '
b1 &
1"
#500
0"
#525
b10 &
1"
#550
b11 '
0"
0#
#575
b100 '
b11 &
1"
#600
0"
#625
b0 '
1!
b100 &
1"
#650
b1 '
0"
1#
#675
b10 '
0!
b1 &
1"
#700
0"
#725
b10 &
1"
#750
b11 '
0"
0#
#775
b100 '
b11 &
1"
#800
0"
#825
b0 '
1!
b100 &
1"
#850
0"
#875
0!
b0 &
1"
#900
b1 '
0"
1#
#925
b10 '
b1 &
1"
#950
0"
#975
b10 &
1"
#1000
0"
#1025
1"
#1050
0"
#1075
1"
#1100
b11 '
0"
0#
#1125
b100 '
b11 &
1"
#1150
b1 '
0"
1#
#1175
b10 '
b1 &
1"
#1200
b0 '
0"
0#
#1225
b0 &
1"
#1250
b1 '
0"
1#
#1275
b10 '
b1 &
1"
#1300
0"
#1325
b10 &
1"
#1350
b11 '
0"
0#
#1375
b100 '
b11 &
1"
#1400
0"
#1425
b0 '
1!
b100 &
1"
#1450
b1 '
0"
1#
#1475
b10 '
0!
b1 &
1"
#1500
0"
#1525
b10 &
1"
#1550
b11 '
0"
0#
#1575
b100 '
b11 &
1"
#1600
0"
#1625
b0 '
1!
b100 &
1"
#1650
0"
