// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module StdFreeList_3(
  input        clock,
  input        reset,
  input        io_redirect,
  input        io_walk,
  input        io_allocateReq_0,
  input        io_allocateReq_1,
  input        io_allocateReq_2,
  input        io_allocateReq_3,
  input        io_allocateReq_4,
  input        io_allocateReq_5,
  input        io_walkReq_0,
  input        io_walkReq_1,
  input        io_walkReq_2,
  input        io_walkReq_3,
  input        io_walkReq_4,
  input        io_walkReq_5,
  output [7:0] io_allocatePhyReg_0,
  output [7:0] io_allocatePhyReg_1,
  output [7:0] io_allocatePhyReg_2,
  output [7:0] io_allocatePhyReg_3,
  output [7:0] io_allocatePhyReg_4,
  output [7:0] io_allocatePhyReg_5,
  output       io_canAllocate,
  input        io_doAllocate,
  input        io_freeReq_0,
  input        io_freeReq_1,
  input        io_freeReq_2,
  input        io_freeReq_3,
  input        io_freeReq_4,
  input        io_freeReq_5,
  input  [7:0] io_freePhyReg_0,
  input  [7:0] io_freePhyReg_1,
  input  [7:0] io_freePhyReg_2,
  input  [7:0] io_freePhyReg_3,
  input  [7:0] io_freePhyReg_4,
  input  [7:0] io_freePhyReg_5,
  input        io_commit_isCommit,
  input        io_commit_commitValid_0,
  input        io_commit_commitValid_1,
  input        io_commit_commitValid_2,
  input        io_commit_commitValid_3,
  input        io_commit_commitValid_4,
  input        io_commit_commitValid_5,
  input        io_commit_info_0_vlWen,
  input        io_commit_info_1_vlWen,
  input        io_commit_info_2_vlWen,
  input        io_commit_info_3_vlWen,
  input        io_commit_info_4_vlWen,
  input        io_commit_info_5_vlWen,
  input        io_snpt_snptEnq,
  input        io_snpt_snptDeq,
  input        io_snpt_useSnpt,
  input  [1:0] io_snpt_snptSelect,
  input        io_snpt_flushVec_0,
  input        io_snpt_flushVec_1,
  input        io_snpt_flushVec_2,
  input        io_snpt_flushVec_3,
  output [5:0] io_perf_0_value,
  output [5:0] io_perf_1_value,
  output [5:0] io_perf_2_value,
  output [5:0] io_perf_3_value
);

  wire             _snapshots_snapshotGen_io_snapshots_0_flag;
  wire [4:0]       _snapshots_snapshotGen_io_snapshots_0_value;
  wire             _snapshots_snapshotGen_io_snapshots_1_flag;
  wire [4:0]       _snapshots_snapshotGen_io_snapshots_1_value;
  wire             _snapshots_snapshotGen_io_snapshots_2_flag;
  wire [4:0]       _snapshots_snapshotGen_io_snapshots_2_value;
  wire             _snapshots_snapshotGen_io_snapshots_3_flag;
  wire [4:0]       _snapshots_snapshotGen_io_snapshots_3_value;
  reg              lastCycleRedirect_REG;
  reg              lastCycleRedirect;
  reg              lastCycleSnpt_REG_useSnpt;
  reg  [1:0]       lastCycleSnpt_REG_snptSelect;
  reg              lastCycleSnpt_useSnpt;
  reg  [1:0]       lastCycleSnpt_snptSelect;
  reg              headPtr_flag;
  reg  [4:0]       shiftAmount;
  reg  [30:0]      headPtrOH;
  reg              archHeadPtr_flag;
  reg  [4:0]       archHeadPtr_value;
  wire [1:0]       _freeRegCnt_T_11 = 2'({1'h0, io_walkReq_1} + {1'h0, io_walkReq_2});
  wire [1:0]       _GEN = {1'h0, io_walkReq_0};
  wire [1:0]       _freeRegCnt_T_15 = 2'({1'h0, io_walkReq_4} + {1'h0, io_walkReq_5});
  wire [1:0]       _GEN_0 = {1'h0, io_walkReq_3};
  reg  [7:0]       freeList_0;
  reg  [7:0]       freeList_1;
  reg  [7:0]       freeList_2;
  reg  [7:0]       freeList_3;
  reg  [7:0]       freeList_4;
  reg  [7:0]       freeList_5;
  reg  [7:0]       freeList_6;
  reg  [7:0]       freeList_7;
  reg  [7:0]       freeList_8;
  reg  [7:0]       freeList_9;
  reg  [7:0]       freeList_10;
  reg  [7:0]       freeList_11;
  reg  [7:0]       freeList_12;
  reg  [7:0]       freeList_13;
  reg  [7:0]       freeList_14;
  reg  [7:0]       freeList_15;
  reg  [7:0]       freeList_16;
  reg  [7:0]       freeList_17;
  reg  [7:0]       freeList_18;
  reg  [7:0]       freeList_19;
  reg  [7:0]       freeList_20;
  reg  [7:0]       freeList_21;
  reg  [7:0]       freeList_22;
  reg  [7:0]       freeList_23;
  reg  [7:0]       freeList_24;
  reg  [7:0]       freeList_25;
  reg  [7:0]       freeList_26;
  reg  [7:0]       freeList_27;
  reg  [7:0]       freeList_28;
  reg  [7:0]       freeList_29;
  reg  [7:0]       freeList_30;
  reg              lastTailPtr_flag;
  reg  [4:0]       lastTailPtr_value;
  wire [5:0]       _GEN_1 = {1'h0, lastTailPtr_value};
  wire [1:0]       _GEN_2 = {1'h0, io_freeReq_0};
  wire [1:0]       _GEN_3 = {1'h0, io_freeReq_1};
  wire [1:0]       _GEN_4 = {1'h0, io_freeReq_2};
  wire [1:0]       _tailPtr_T_1 = 2'(_GEN_3 + _GEN_4);
  wire [1:0]       _GEN_5 = {1'h0, io_freeReq_3};
  wire [1:0]       _GEN_6 = {1'h0, io_freeReq_4};
  wire [5:0]       tailPtr_new_value =
    6'(_GEN_1
       + {3'h0,
          3'({1'h0, 2'(_GEN_2 + _tailPtr_T_1)}
             + {1'h0, 2'(_GEN_5 + 2'(_GEN_6 + {1'h0, io_freeReq_5}))})});
  wire [6:0]       _tailPtr_diff_T_4 = 7'({1'h0, tailPtr_new_value} - 7'h1F);
  wire             tailPtr_reverse_flag = $signed(_tailPtr_diff_T_4) > -7'sh1;
  wire             tailPtr_new_ptr_flag = tailPtr_reverse_flag ^ lastTailPtr_flag;
  wire [4:0]       _tailPtr_new_ptr_value_T_1 =
    tailPtr_reverse_flag ? _tailPtr_diff_T_4[4:0] : tailPtr_new_value[4:0];
  reg              io_canAllocate_last_REG;
  wire [7:0]       phyRegCandidates_0 =
    (headPtrOH[0] ? freeList_0 : 8'h0) | (headPtrOH[1] ? freeList_1 : 8'h0)
    | (headPtrOH[2] ? freeList_2 : 8'h0) | (headPtrOH[3] ? freeList_3 : 8'h0)
    | (headPtrOH[4] ? freeList_4 : 8'h0) | (headPtrOH[5] ? freeList_5 : 8'h0)
    | (headPtrOH[6] ? freeList_6 : 8'h0) | (headPtrOH[7] ? freeList_7 : 8'h0)
    | (headPtrOH[8] ? freeList_8 : 8'h0) | (headPtrOH[9] ? freeList_9 : 8'h0)
    | (headPtrOH[10] ? freeList_10 : 8'h0) | (headPtrOH[11] ? freeList_11 : 8'h0)
    | (headPtrOH[12] ? freeList_12 : 8'h0) | (headPtrOH[13] ? freeList_13 : 8'h0)
    | (headPtrOH[14] ? freeList_14 : 8'h0) | (headPtrOH[15] ? freeList_15 : 8'h0)
    | (headPtrOH[16] ? freeList_16 : 8'h0) | (headPtrOH[17] ? freeList_17 : 8'h0)
    | (headPtrOH[18] ? freeList_18 : 8'h0) | (headPtrOH[19] ? freeList_19 : 8'h0)
    | (headPtrOH[20] ? freeList_20 : 8'h0) | (headPtrOH[21] ? freeList_21 : 8'h0)
    | (headPtrOH[22] ? freeList_22 : 8'h0) | (headPtrOH[23] ? freeList_23 : 8'h0)
    | (headPtrOH[24] ? freeList_24 : 8'h0) | (headPtrOH[25] ? freeList_25 : 8'h0)
    | (headPtrOH[26] ? freeList_26 : 8'h0) | (headPtrOH[27] ? freeList_27 : 8'h0)
    | (headPtrOH[28] ? freeList_28 : 8'h0) | (headPtrOH[29] ? freeList_29 : 8'h0)
    | (headPtrOH[30] ? freeList_30 : 8'h0);
  wire [7:0][7:0]  _GEN_7 =
    {{phyRegCandidates_0},
     {(headPtrOH[25] ? freeList_0 : 8'h0) | (headPtrOH[26] ? freeList_1 : 8'h0)
        | (headPtrOH[27] ? freeList_2 : 8'h0) | (headPtrOH[28] ? freeList_3 : 8'h0)
        | (headPtrOH[29] ? freeList_4 : 8'h0) | (headPtrOH[30] ? freeList_5 : 8'h0)
        | (headPtrOH[0] ? freeList_6 : 8'h0) | (headPtrOH[1] ? freeList_7 : 8'h0)
        | (headPtrOH[2] ? freeList_8 : 8'h0) | (headPtrOH[3] ? freeList_9 : 8'h0)
        | (headPtrOH[4] ? freeList_10 : 8'h0) | (headPtrOH[5] ? freeList_11 : 8'h0)
        | (headPtrOH[6] ? freeList_12 : 8'h0) | (headPtrOH[7] ? freeList_13 : 8'h0)
        | (headPtrOH[8] ? freeList_14 : 8'h0) | (headPtrOH[9] ? freeList_15 : 8'h0)
        | (headPtrOH[10] ? freeList_16 : 8'h0) | (headPtrOH[11] ? freeList_17 : 8'h0)
        | (headPtrOH[12] ? freeList_18 : 8'h0) | (headPtrOH[13] ? freeList_19 : 8'h0)
        | (headPtrOH[14] ? freeList_20 : 8'h0) | (headPtrOH[15] ? freeList_21 : 8'h0)
        | (headPtrOH[16] ? freeList_22 : 8'h0) | (headPtrOH[17] ? freeList_23 : 8'h0)
        | (headPtrOH[18] ? freeList_24 : 8'h0) | (headPtrOH[19] ? freeList_25 : 8'h0)
        | (headPtrOH[20] ? freeList_26 : 8'h0) | (headPtrOH[21] ? freeList_27 : 8'h0)
        | (headPtrOH[22] ? freeList_28 : 8'h0) | (headPtrOH[23] ? freeList_29 : 8'h0)
        | (headPtrOH[24] ? freeList_30 : 8'h0)},
     {(headPtrOH[26] ? freeList_0 : 8'h0) | (headPtrOH[27] ? freeList_1 : 8'h0)
        | (headPtrOH[28] ? freeList_2 : 8'h0) | (headPtrOH[29] ? freeList_3 : 8'h0)
        | (headPtrOH[30] ? freeList_4 : 8'h0) | (headPtrOH[0] ? freeList_5 : 8'h0)
        | (headPtrOH[1] ? freeList_6 : 8'h0) | (headPtrOH[2] ? freeList_7 : 8'h0)
        | (headPtrOH[3] ? freeList_8 : 8'h0) | (headPtrOH[4] ? freeList_9 : 8'h0)
        | (headPtrOH[5] ? freeList_10 : 8'h0) | (headPtrOH[6] ? freeList_11 : 8'h0)
        | (headPtrOH[7] ? freeList_12 : 8'h0) | (headPtrOH[8] ? freeList_13 : 8'h0)
        | (headPtrOH[9] ? freeList_14 : 8'h0) | (headPtrOH[10] ? freeList_15 : 8'h0)
        | (headPtrOH[11] ? freeList_16 : 8'h0) | (headPtrOH[12] ? freeList_17 : 8'h0)
        | (headPtrOH[13] ? freeList_18 : 8'h0) | (headPtrOH[14] ? freeList_19 : 8'h0)
        | (headPtrOH[15] ? freeList_20 : 8'h0) | (headPtrOH[16] ? freeList_21 : 8'h0)
        | (headPtrOH[17] ? freeList_22 : 8'h0) | (headPtrOH[18] ? freeList_23 : 8'h0)
        | (headPtrOH[19] ? freeList_24 : 8'h0) | (headPtrOH[20] ? freeList_25 : 8'h0)
        | (headPtrOH[21] ? freeList_26 : 8'h0) | (headPtrOH[22] ? freeList_27 : 8'h0)
        | (headPtrOH[23] ? freeList_28 : 8'h0) | (headPtrOH[24] ? freeList_29 : 8'h0)
        | (headPtrOH[25] ? freeList_30 : 8'h0)},
     {(headPtrOH[27] ? freeList_0 : 8'h0) | (headPtrOH[28] ? freeList_1 : 8'h0)
        | (headPtrOH[29] ? freeList_2 : 8'h0) | (headPtrOH[30] ? freeList_3 : 8'h0)
        | (headPtrOH[0] ? freeList_4 : 8'h0) | (headPtrOH[1] ? freeList_5 : 8'h0)
        | (headPtrOH[2] ? freeList_6 : 8'h0) | (headPtrOH[3] ? freeList_7 : 8'h0)
        | (headPtrOH[4] ? freeList_8 : 8'h0) | (headPtrOH[5] ? freeList_9 : 8'h0)
        | (headPtrOH[6] ? freeList_10 : 8'h0) | (headPtrOH[7] ? freeList_11 : 8'h0)
        | (headPtrOH[8] ? freeList_12 : 8'h0) | (headPtrOH[9] ? freeList_13 : 8'h0)
        | (headPtrOH[10] ? freeList_14 : 8'h0) | (headPtrOH[11] ? freeList_15 : 8'h0)
        | (headPtrOH[12] ? freeList_16 : 8'h0) | (headPtrOH[13] ? freeList_17 : 8'h0)
        | (headPtrOH[14] ? freeList_18 : 8'h0) | (headPtrOH[15] ? freeList_19 : 8'h0)
        | (headPtrOH[16] ? freeList_20 : 8'h0) | (headPtrOH[17] ? freeList_21 : 8'h0)
        | (headPtrOH[18] ? freeList_22 : 8'h0) | (headPtrOH[19] ? freeList_23 : 8'h0)
        | (headPtrOH[20] ? freeList_24 : 8'h0) | (headPtrOH[21] ? freeList_25 : 8'h0)
        | (headPtrOH[22] ? freeList_26 : 8'h0) | (headPtrOH[23] ? freeList_27 : 8'h0)
        | (headPtrOH[24] ? freeList_28 : 8'h0) | (headPtrOH[25] ? freeList_29 : 8'h0)
        | (headPtrOH[26] ? freeList_30 : 8'h0)},
     {(headPtrOH[28] ? freeList_0 : 8'h0) | (headPtrOH[29] ? freeList_1 : 8'h0)
        | (headPtrOH[30] ? freeList_2 : 8'h0) | (headPtrOH[0] ? freeList_3 : 8'h0)
        | (headPtrOH[1] ? freeList_4 : 8'h0) | (headPtrOH[2] ? freeList_5 : 8'h0)
        | (headPtrOH[3] ? freeList_6 : 8'h0) | (headPtrOH[4] ? freeList_7 : 8'h0)
        | (headPtrOH[5] ? freeList_8 : 8'h0) | (headPtrOH[6] ? freeList_9 : 8'h0)
        | (headPtrOH[7] ? freeList_10 : 8'h0) | (headPtrOH[8] ? freeList_11 : 8'h0)
        | (headPtrOH[9] ? freeList_12 : 8'h0) | (headPtrOH[10] ? freeList_13 : 8'h0)
        | (headPtrOH[11] ? freeList_14 : 8'h0) | (headPtrOH[12] ? freeList_15 : 8'h0)
        | (headPtrOH[13] ? freeList_16 : 8'h0) | (headPtrOH[14] ? freeList_17 : 8'h0)
        | (headPtrOH[15] ? freeList_18 : 8'h0) | (headPtrOH[16] ? freeList_19 : 8'h0)
        | (headPtrOH[17] ? freeList_20 : 8'h0) | (headPtrOH[18] ? freeList_21 : 8'h0)
        | (headPtrOH[19] ? freeList_22 : 8'h0) | (headPtrOH[20] ? freeList_23 : 8'h0)
        | (headPtrOH[21] ? freeList_24 : 8'h0) | (headPtrOH[22] ? freeList_25 : 8'h0)
        | (headPtrOH[23] ? freeList_26 : 8'h0) | (headPtrOH[24] ? freeList_27 : 8'h0)
        | (headPtrOH[25] ? freeList_28 : 8'h0) | (headPtrOH[26] ? freeList_29 : 8'h0)
        | (headPtrOH[27] ? freeList_30 : 8'h0)},
     {(headPtrOH[29] ? freeList_0 : 8'h0) | (headPtrOH[30] ? freeList_1 : 8'h0)
        | (headPtrOH[0] ? freeList_2 : 8'h0) | (headPtrOH[1] ? freeList_3 : 8'h0)
        | (headPtrOH[2] ? freeList_4 : 8'h0) | (headPtrOH[3] ? freeList_5 : 8'h0)
        | (headPtrOH[4] ? freeList_6 : 8'h0) | (headPtrOH[5] ? freeList_7 : 8'h0)
        | (headPtrOH[6] ? freeList_8 : 8'h0) | (headPtrOH[7] ? freeList_9 : 8'h0)
        | (headPtrOH[8] ? freeList_10 : 8'h0) | (headPtrOH[9] ? freeList_11 : 8'h0)
        | (headPtrOH[10] ? freeList_12 : 8'h0) | (headPtrOH[11] ? freeList_13 : 8'h0)
        | (headPtrOH[12] ? freeList_14 : 8'h0) | (headPtrOH[13] ? freeList_15 : 8'h0)
        | (headPtrOH[14] ? freeList_16 : 8'h0) | (headPtrOH[15] ? freeList_17 : 8'h0)
        | (headPtrOH[16] ? freeList_18 : 8'h0) | (headPtrOH[17] ? freeList_19 : 8'h0)
        | (headPtrOH[18] ? freeList_20 : 8'h0) | (headPtrOH[19] ? freeList_21 : 8'h0)
        | (headPtrOH[20] ? freeList_22 : 8'h0) | (headPtrOH[21] ? freeList_23 : 8'h0)
        | (headPtrOH[22] ? freeList_24 : 8'h0) | (headPtrOH[23] ? freeList_25 : 8'h0)
        | (headPtrOH[24] ? freeList_26 : 8'h0) | (headPtrOH[25] ? freeList_27 : 8'h0)
        | (headPtrOH[26] ? freeList_28 : 8'h0) | (headPtrOH[27] ? freeList_29 : 8'h0)
        | (headPtrOH[28] ? freeList_30 : 8'h0)},
     {(headPtrOH[30] ? freeList_0 : 8'h0) | (headPtrOH[0] ? freeList_1 : 8'h0)
        | (headPtrOH[1] ? freeList_2 : 8'h0) | (headPtrOH[2] ? freeList_3 : 8'h0)
        | (headPtrOH[3] ? freeList_4 : 8'h0) | (headPtrOH[4] ? freeList_5 : 8'h0)
        | (headPtrOH[5] ? freeList_6 : 8'h0) | (headPtrOH[6] ? freeList_7 : 8'h0)
        | (headPtrOH[7] ? freeList_8 : 8'h0) | (headPtrOH[8] ? freeList_9 : 8'h0)
        | (headPtrOH[9] ? freeList_10 : 8'h0) | (headPtrOH[10] ? freeList_11 : 8'h0)
        | (headPtrOH[11] ? freeList_12 : 8'h0) | (headPtrOH[12] ? freeList_13 : 8'h0)
        | (headPtrOH[13] ? freeList_14 : 8'h0) | (headPtrOH[14] ? freeList_15 : 8'h0)
        | (headPtrOH[15] ? freeList_16 : 8'h0) | (headPtrOH[16] ? freeList_17 : 8'h0)
        | (headPtrOH[17] ? freeList_18 : 8'h0) | (headPtrOH[18] ? freeList_19 : 8'h0)
        | (headPtrOH[19] ? freeList_20 : 8'h0) | (headPtrOH[20] ? freeList_21 : 8'h0)
        | (headPtrOH[21] ? freeList_22 : 8'h0) | (headPtrOH[22] ? freeList_23 : 8'h0)
        | (headPtrOH[23] ? freeList_24 : 8'h0) | (headPtrOH[24] ? freeList_25 : 8'h0)
        | (headPtrOH[25] ? freeList_26 : 8'h0) | (headPtrOH[26] ? freeList_27 : 8'h0)
        | (headPtrOH[27] ? freeList_28 : 8'h0) | (headPtrOH[28] ? freeList_29 : 8'h0)
        | (headPtrOH[29] ? freeList_30 : 8'h0)},
     {phyRegCandidates_0}};
  wire [1:0]       _GEN_8 = {1'h0, io_allocateReq_0};
  wire [1:0]       _GEN_9 = {1'h0, io_allocateReq_1};
  wire [2:0]       _GEN_10 = {1'h0, 2'(_GEN_8 + _GEN_9)};
  wire [1:0]       _GEN_11 = {1'h0, io_allocateReq_2};
  wire [1:0]       _freeRegCnt_T_31 = 2'(_GEN_9 + _GEN_11);
  wire [1:0]       _GEN_12 = {1'h0, io_allocateReq_3};
  wire [1:0]       _GEN_13 = {1'h0, io_allocateReq_4};
  wire             isWalkAlloc = io_walk & io_doAllocate;
  wire             isNormalAlloc = io_canAllocate_last_REG & io_doAllocate;
  wire [1:0]       _freeRegCnt_T_35 = 2'(_GEN_13 + {1'h0, io_allocateReq_5});
  wire             _freeRegCnt_T_42 = tailPtr_new_ptr_flag == headPtr_flag;
  wire [4:0]       _freeRegCnt_T_43 = 5'(_tailPtr_new_ptr_value_T_1 - shiftAmount);
  wire [4:0]       _freeRegCnt_T_45 = 5'(_tailPtr_new_ptr_value_T_1 - 5'h1);
  wire [4:0]       freeRegCnt =
    isWalkAlloc & ~lastCycleRedirect
      ? 5'((_freeRegCnt_T_42 ? _freeRegCnt_T_43 : 5'(_freeRegCnt_T_45 - shiftAmount))
           - {2'h0,
              3'({1'h0, 2'(_GEN + _freeRegCnt_T_11)}
                 + {1'h0, 2'(_GEN_0 + _freeRegCnt_T_15)})})
      : isNormalAlloc
          ? 5'((_freeRegCnt_T_42 ? _freeRegCnt_T_43 : 5'(_freeRegCnt_T_45 - shiftAmount))
               - {2'h0,
                  3'({1'h0, 2'(_GEN_8 + _freeRegCnt_T_31)}
                     + {1'h0, 2'(_GEN_12 + _freeRegCnt_T_35)})})
          : _freeRegCnt_T_42 ? _freeRegCnt_T_43 : 5'(_freeRegCnt_T_45 - shiftAmount);
  reg  [4:0]       freeRegCntReg;
  reg              io_perf_0_value_REG;
  reg              io_perf_0_value_REG_1;
  reg              io_perf_1_value_REG;
  reg              io_perf_1_value_REG_1;
  reg              io_perf_2_value_REG;
  reg              io_perf_2_value_REG_1;
  reg              io_perf_3_value_REG;
  reg              io_perf_3_value_REG_1;
  always @(posedge clock) begin
    lastCycleRedirect_REG <= io_redirect;
    lastCycleRedirect <= lastCycleRedirect_REG;
    lastCycleSnpt_useSnpt <= lastCycleSnpt_REG_useSnpt;
    lastCycleSnpt_snptSelect <= lastCycleSnpt_REG_snptSelect;
    freeRegCntReg <= freeRegCnt;
    io_perf_0_value_REG <= freeRegCntReg < 5'h7;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= freeRegCntReg > 5'h6 & freeRegCntReg < 5'hF;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= freeRegCntReg > 5'hE & freeRegCntReg < 5'h17;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= freeRegCntReg > 5'h16;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
  end // always @(posedge)
  wire [3:0][4:0]  _GEN_14 =
    {{_snapshots_snapshotGen_io_snapshots_3_value},
     {_snapshots_snapshotGen_io_snapshots_2_value},
     {_snapshots_snapshotGen_io_snapshots_1_value},
     {_snapshots_snapshotGen_io_snapshots_0_value}};
  wire [5:0]       _GEN_15 = {1'h0, _GEN_14[lastCycleSnpt_snptSelect]};
  wire [5:0]       redirectedHeadPtr_new_value =
    6'(_GEN_15
       + {3'h0,
          3'({1'h0, 2'(_GEN + _freeRegCnt_T_11)}
             + {1'h0, 2'(_GEN_0 + _freeRegCnt_T_15)})});
  wire [6:0]       _redirectedHeadPtr_diff_T_4 =
    7'({1'h0, redirectedHeadPtr_new_value} - 7'h1F);
  wire             redirectedHeadPtr_reverse_flag =
    $signed(_redirectedHeadPtr_diff_T_4) > -7'sh1;
  wire [5:0]       redirectedHeadPtrOH_new_value =
    6'(_GEN_15
       + {3'h0,
          3'({1'h0, 2'(_GEN + _freeRegCnt_T_11)}
             + {1'h0, 2'(_GEN_0 + _freeRegCnt_T_15)})});
  wire [6:0]       _redirectedHeadPtrOH_diff_T_4 =
    7'({1'h0, redirectedHeadPtrOH_new_value} - 7'h1F);
  wire [3:0]       _GEN_16 =
    {{_snapshots_snapshotGen_io_snapshots_3_flag},
     {_snapshots_snapshotGen_io_snapshots_2_flag},
     {_snapshots_snapshotGen_io_snapshots_1_flag},
     {_snapshots_snapshotGen_io_snapshots_0_flag}};
  wire [31:0]      _redirectedHeadPtrOH_T_10 =
    32'h1
    << ($signed(_redirectedHeadPtrOH_diff_T_4) > -7'sh1
          ? _redirectedHeadPtrOH_diff_T_4[4:0]
          : redirectedHeadPtrOH_new_value[4:0]);
  wire [2:0]       numAllocate =
    io_walk
      ? 3'({1'h0, 2'(_GEN + _freeRegCnt_T_11)} + {1'h0, 2'(_GEN_0 + _freeRegCnt_T_15)})
      : 3'({1'h0, 2'(_GEN_8 + _freeRegCnt_T_31)}
           + {1'h0, 2'(_GEN_12 + _freeRegCnt_T_35)});
  wire [5:0]       headPtrAllocate_new_value =
    6'({1'h0, shiftAmount} + {3'h0, numAllocate});
  wire [6:0]       _headPtrAllocate_diff_T_4 =
    7'({1'h0, headPtrAllocate_new_value} - 7'h1F);
  wire             headPtrAllocate_reverse_flag =
    $signed(_headPtrAllocate_diff_T_4) > -7'sh1;
  wire [7:0][30:0] _GEN_17 =
    {{headPtrOH},
     {{headPtrOH[24:0], headPtrOH[30:25]}},
     {{headPtrOH[25:0], headPtrOH[30:26]}},
     {{headPtrOH[26:0], headPtrOH[30:27]}},
     {{headPtrOH[27:0], headPtrOH[30:28]}},
     {{headPtrOH[28:0], headPtrOH[30:29]}},
     {{headPtrOH[29:0], headPtrOH[30]}},
     {headPtrOH}};
  wire [5:0]       _GEN_18 = {1'h0, archHeadPtr_value};
  wire [6:0]       _enqPtr_diff_T_4 = 7'({2'h0, lastTailPtr_value} - 7'h1F);
  wire [4:0]       _enqPtr_new_ptr_value_T_1 =
    $signed(_enqPtr_diff_T_4) > -7'sh1 ? _enqPtr_diff_T_4[4:0] : lastTailPtr_value;
  wire [5:0]       enqPtr_new_value_1 = 6'(_GEN_1 + {5'h0, io_freeReq_0});
  wire [6:0]       _enqPtr_diff_T_10 = 7'({1'h0, enqPtr_new_value_1} - 7'h1F);
  wire [4:0]       _enqPtr_new_ptr_value_T_3 =
    $signed(_enqPtr_diff_T_10) > -7'sh1
      ? _enqPtr_diff_T_10[4:0]
      : enqPtr_new_value_1[4:0];
  wire [1:0]       offset = 2'(_GEN_2 + _GEN_3);
  wire [5:0]       enqPtr_new_value_2 = 6'(_GEN_1 + {4'h0, offset});
  wire [6:0]       _enqPtr_diff_T_16 = 7'({1'h0, enqPtr_new_value_2} - 7'h1F);
  wire [4:0]       _enqPtr_new_ptr_value_T_5 =
    $signed(_enqPtr_diff_T_16) > -7'sh1
      ? _enqPtr_diff_T_16[4:0]
      : enqPtr_new_value_2[4:0];
  wire [5:0]       enqPtr_new_value_3 = 6'(_GEN_1 + {4'h0, 2'(_GEN_2 + _tailPtr_T_1)});
  wire [6:0]       _enqPtr_diff_T_22 = 7'({1'h0, enqPtr_new_value_3} - 7'h1F);
  wire [4:0]       _enqPtr_new_ptr_value_T_7 =
    $signed(_enqPtr_diff_T_22) > -7'sh1
      ? _enqPtr_diff_T_22[4:0]
      : enqPtr_new_value_3[4:0];
  wire [2:0]       _GEN_19 = {1'h0, offset};
  wire [5:0]       enqPtr_new_value_4 =
    6'(_GEN_1 + {3'h0, 3'(_GEN_19 + {1'h0, 2'(_GEN_4 + _GEN_5)})});
  wire [6:0]       _enqPtr_diff_T_28 = 7'({1'h0, enqPtr_new_value_4} - 7'h1F);
  wire [4:0]       _enqPtr_new_ptr_value_T_9 =
    $signed(_enqPtr_diff_T_28) > -7'sh1
      ? _enqPtr_diff_T_28[4:0]
      : enqPtr_new_value_4[4:0];
  wire [5:0]       enqPtr_new_value_5 =
    6'(_GEN_1 + {3'h0, 3'(_GEN_19 + {1'h0, 2'(_GEN_4 + 2'(_GEN_5 + _GEN_6))})});
  wire [6:0]       _enqPtr_diff_T_34 = 7'({1'h0, enqPtr_new_value_5} - 7'h1F);
  wire [4:0]       _enqPtr_new_ptr_value_T_11 =
    $signed(_enqPtr_diff_T_34) > -7'sh1
      ? _enqPtr_diff_T_34[4:0]
      : enqPtr_new_value_5[4:0];
  wire [5:0]       archHeadPtrNew_new_value =
    6'(_GEN_18
       + {3'h0,
          3'({1'h0,
              2'({1'h0, io_commit_commitValid_0 & io_commit_info_0_vlWen}
                 + 2'({1'h0, io_commit_commitValid_1 & io_commit_info_1_vlWen}
                      + {1'h0, io_commit_commitValid_2 & io_commit_info_2_vlWen}))}
             + {1'h0,
                2'({1'h0, io_commit_commitValid_3 & io_commit_info_3_vlWen}
                   + 2'({1'h0, io_commit_commitValid_4 & io_commit_info_4_vlWen}
                        + {1'h0, io_commit_commitValid_5 & io_commit_info_5_vlWen}))})});
  wire [6:0]       _archHeadPtrNew_diff_T_4 =
    7'({1'h0, archHeadPtrNew_new_value} - 7'h1F);
  wire             archHeadPtrNew_reverse_flag =
    $signed(_archHeadPtrNew_diff_T_4) > -7'sh1;
  wire [5:0]       redirectedHeadPtr_new_value_1 =
    6'(_GEN_18
       + {3'h0,
          3'({1'h0, 2'(_GEN + _freeRegCnt_T_11)}
             + {1'h0, 2'(_GEN_0 + _freeRegCnt_T_15)})});
  wire [6:0]       _redirectedHeadPtr_diff_T_10 =
    7'({1'h0, redirectedHeadPtr_new_value_1} - 7'h1F);
  wire             redirectedHeadPtr_reverse_flag_1 =
    $signed(_redirectedHeadPtr_diff_T_10) > -7'sh1;
  wire [5:0]       redirectedHeadPtrOH_new_value_1 =
    6'(_GEN_18
       + {3'h0,
          3'({1'h0, 2'(_GEN + _freeRegCnt_T_11)}
             + {1'h0, 2'(_GEN_0 + _freeRegCnt_T_15)})});
  wire [6:0]       _redirectedHeadPtrOH_diff_T_10 =
    7'({1'h0, redirectedHeadPtrOH_new_value_1} - 7'h1F);
  wire [31:0]      _redirectedHeadPtrOH_T_22 =
    32'h1
    << ($signed(_redirectedHeadPtrOH_diff_T_10) > -7'sh1
          ? _redirectedHeadPtrOH_diff_T_10[4:0]
          : redirectedHeadPtrOH_new_value_1[4:0]);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      lastCycleSnpt_REG_useSnpt <= 1'h0;
      lastCycleSnpt_REG_snptSelect <= 2'h0;
      headPtr_flag <= 1'h0;
      shiftAmount <= 5'h0;
      headPtrOH <= 31'h1;
      archHeadPtr_flag <= 1'h0;
      archHeadPtr_value <= 5'h0;
      freeList_0 <= 8'h1;
      freeList_1 <= 8'h2;
      freeList_2 <= 8'h3;
      freeList_3 <= 8'h4;
      freeList_4 <= 8'h5;
      freeList_5 <= 8'h6;
      freeList_6 <= 8'h7;
      freeList_7 <= 8'h8;
      freeList_8 <= 8'h9;
      freeList_9 <= 8'hA;
      freeList_10 <= 8'hB;
      freeList_11 <= 8'hC;
      freeList_12 <= 8'hD;
      freeList_13 <= 8'hE;
      freeList_14 <= 8'hF;
      freeList_15 <= 8'h10;
      freeList_16 <= 8'h11;
      freeList_17 <= 8'h12;
      freeList_18 <= 8'h13;
      freeList_19 <= 8'h14;
      freeList_20 <= 8'h15;
      freeList_21 <= 8'h16;
      freeList_22 <= 8'h17;
      freeList_23 <= 8'h18;
      freeList_24 <= 8'h19;
      freeList_25 <= 8'h1A;
      freeList_26 <= 8'h1B;
      freeList_27 <= 8'h1C;
      freeList_28 <= 8'h1D;
      freeList_29 <= 8'h1E;
      freeList_30 <= 8'h1F;
      lastTailPtr_flag <= 1'h1;
      lastTailPtr_value <= 5'h0;
      io_canAllocate_last_REG <= 1'h0;
    end
    else begin
      lastCycleSnpt_REG_useSnpt <= io_snpt_useSnpt;
      lastCycleSnpt_REG_snptSelect <= io_snpt_snptSelect;
      if (~io_redirect & (isWalkAlloc | isNormalAlloc)) begin
        if (lastCycleRedirect) begin
          headPtr_flag <=
            lastCycleSnpt_useSnpt
              ? redirectedHeadPtr_reverse_flag ^ _GEN_16[lastCycleSnpt_snptSelect]
              : redirectedHeadPtr_reverse_flag_1 ^ archHeadPtr_flag;
          shiftAmount <=
            lastCycleSnpt_useSnpt
              ? (redirectedHeadPtr_reverse_flag
                   ? _redirectedHeadPtr_diff_T_4[4:0]
                   : redirectedHeadPtr_new_value[4:0])
              : redirectedHeadPtr_reverse_flag_1
                  ? _redirectedHeadPtr_diff_T_10[4:0]
                  : redirectedHeadPtr_new_value_1[4:0];
          headPtrOH <=
            lastCycleSnpt_useSnpt
              ? _redirectedHeadPtrOH_T_10[30:0]
              : _redirectedHeadPtrOH_T_22[30:0];
        end
        else begin
          headPtr_flag <= headPtrAllocate_reverse_flag ^ headPtr_flag;
          shiftAmount <=
            headPtrAllocate_reverse_flag
              ? _headPtrAllocate_diff_T_4[4:0]
              : headPtrAllocate_new_value[4:0];
          headPtrOH <= _GEN_17[numAllocate];
        end
      end
      archHeadPtr_flag <=
        io_commit_isCommit & archHeadPtrNew_reverse_flag ^ archHeadPtr_flag;
      if (io_commit_isCommit)
        archHeadPtr_value <=
          archHeadPtrNew_reverse_flag
            ? _archHeadPtrNew_diff_T_4[4:0]
            : archHeadPtrNew_new_value[4:0];
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h0)
        freeList_0 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h0)
        freeList_0 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h0)
        freeList_0 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h0)
        freeList_0 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h0)
        freeList_0 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h0)
        freeList_0 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h1)
        freeList_1 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h1)
        freeList_1 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h1)
        freeList_1 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h1)
        freeList_1 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h1)
        freeList_1 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h1)
        freeList_1 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h2)
        freeList_2 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h2)
        freeList_2 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h2)
        freeList_2 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h2)
        freeList_2 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h2)
        freeList_2 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h2)
        freeList_2 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h3)
        freeList_3 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h3)
        freeList_3 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h3)
        freeList_3 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h3)
        freeList_3 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h3)
        freeList_3 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h3)
        freeList_3 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h4)
        freeList_4 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h4)
        freeList_4 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h4)
        freeList_4 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h4)
        freeList_4 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h4)
        freeList_4 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h4)
        freeList_4 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h5)
        freeList_5 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h5)
        freeList_5 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h5)
        freeList_5 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h5)
        freeList_5 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h5)
        freeList_5 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h5)
        freeList_5 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h6)
        freeList_6 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h6)
        freeList_6 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h6)
        freeList_6 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h6)
        freeList_6 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h6)
        freeList_6 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h6)
        freeList_6 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h7)
        freeList_7 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h7)
        freeList_7 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h7)
        freeList_7 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h7)
        freeList_7 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h7)
        freeList_7 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h7)
        freeList_7 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h8)
        freeList_8 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h8)
        freeList_8 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h8)
        freeList_8 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h8)
        freeList_8 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h8)
        freeList_8 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h8)
        freeList_8 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h9)
        freeList_9 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h9)
        freeList_9 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h9)
        freeList_9 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h9)
        freeList_9 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h9)
        freeList_9 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h9)
        freeList_9 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'hA)
        freeList_10 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'hA)
        freeList_10 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'hA)
        freeList_10 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'hA)
        freeList_10 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'hA)
        freeList_10 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'hA)
        freeList_10 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'hB)
        freeList_11 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'hB)
        freeList_11 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'hB)
        freeList_11 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'hB)
        freeList_11 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'hB)
        freeList_11 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'hB)
        freeList_11 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'hC)
        freeList_12 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'hC)
        freeList_12 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'hC)
        freeList_12 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'hC)
        freeList_12 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'hC)
        freeList_12 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'hC)
        freeList_12 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'hD)
        freeList_13 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'hD)
        freeList_13 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'hD)
        freeList_13 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'hD)
        freeList_13 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'hD)
        freeList_13 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'hD)
        freeList_13 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'hE)
        freeList_14 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'hE)
        freeList_14 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'hE)
        freeList_14 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'hE)
        freeList_14 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'hE)
        freeList_14 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'hE)
        freeList_14 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'hF)
        freeList_15 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'hF)
        freeList_15 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'hF)
        freeList_15 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'hF)
        freeList_15 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'hF)
        freeList_15 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'hF)
        freeList_15 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h10)
        freeList_16 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h10)
        freeList_16 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h10)
        freeList_16 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h10)
        freeList_16 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h10)
        freeList_16 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h10)
        freeList_16 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h11)
        freeList_17 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h11)
        freeList_17 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h11)
        freeList_17 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h11)
        freeList_17 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h11)
        freeList_17 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h11)
        freeList_17 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h12)
        freeList_18 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h12)
        freeList_18 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h12)
        freeList_18 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h12)
        freeList_18 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h12)
        freeList_18 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h12)
        freeList_18 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h13)
        freeList_19 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h13)
        freeList_19 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h13)
        freeList_19 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h13)
        freeList_19 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h13)
        freeList_19 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h13)
        freeList_19 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h14)
        freeList_20 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h14)
        freeList_20 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h14)
        freeList_20 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h14)
        freeList_20 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h14)
        freeList_20 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h14)
        freeList_20 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h15)
        freeList_21 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h15)
        freeList_21 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h15)
        freeList_21 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h15)
        freeList_21 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h15)
        freeList_21 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h15)
        freeList_21 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h16)
        freeList_22 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h16)
        freeList_22 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h16)
        freeList_22 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h16)
        freeList_22 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h16)
        freeList_22 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h16)
        freeList_22 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h17)
        freeList_23 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h17)
        freeList_23 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h17)
        freeList_23 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h17)
        freeList_23 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h17)
        freeList_23 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h17)
        freeList_23 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h18)
        freeList_24 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h18)
        freeList_24 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h18)
        freeList_24 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h18)
        freeList_24 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h18)
        freeList_24 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h18)
        freeList_24 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h19)
        freeList_25 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h19)
        freeList_25 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h19)
        freeList_25 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h19)
        freeList_25 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h19)
        freeList_25 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h19)
        freeList_25 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h1A)
        freeList_26 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h1A)
        freeList_26 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h1A)
        freeList_26 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h1A)
        freeList_26 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h1A)
        freeList_26 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h1A)
        freeList_26 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h1B)
        freeList_27 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h1B)
        freeList_27 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h1B)
        freeList_27 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h1B)
        freeList_27 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h1B)
        freeList_27 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h1B)
        freeList_27 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h1C)
        freeList_28 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h1C)
        freeList_28 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h1C)
        freeList_28 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h1C)
        freeList_28 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h1C)
        freeList_28 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h1C)
        freeList_28 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h1D)
        freeList_29 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h1D)
        freeList_29 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h1D)
        freeList_29 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h1D)
        freeList_29 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h1D)
        freeList_29 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h1D)
        freeList_29 <= io_freePhyReg_0;
      if (io_freeReq_5 & _enqPtr_new_ptr_value_T_11 == 5'h1E)
        freeList_30 <= io_freePhyReg_5;
      else if (io_freeReq_4 & _enqPtr_new_ptr_value_T_9 == 5'h1E)
        freeList_30 <= io_freePhyReg_4;
      else if (io_freeReq_3 & _enqPtr_new_ptr_value_T_7 == 5'h1E)
        freeList_30 <= io_freePhyReg_3;
      else if (io_freeReq_2 & _enqPtr_new_ptr_value_T_5 == 5'h1E)
        freeList_30 <= io_freePhyReg_2;
      else if (io_freeReq_1 & _enqPtr_new_ptr_value_T_3 == 5'h1E)
        freeList_30 <= io_freePhyReg_1;
      else if (io_freeReq_0 & _enqPtr_new_ptr_value_T_1 == 5'h1E)
        freeList_30 <= io_freePhyReg_0;
      lastTailPtr_flag <= tailPtr_new_ptr_flag;
      lastTailPtr_value <= _tailPtr_new_ptr_value_T_1;
      io_canAllocate_last_REG <= freeRegCnt > 5'h5;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        lastCycleRedirect_REG = _RANDOM[4'h0][0];
        lastCycleRedirect = _RANDOM[4'h0][1];
        lastCycleSnpt_REG_useSnpt = _RANDOM[4'h0][4];
        lastCycleSnpt_REG_snptSelect = _RANDOM[4'h0][6:5];
        lastCycleSnpt_useSnpt = _RANDOM[4'h0][13];
        lastCycleSnpt_snptSelect = _RANDOM[4'h0][15:14];
        headPtr_flag = _RANDOM[4'h0][20];
        shiftAmount = _RANDOM[4'h0][25:21];
        headPtrOH = {_RANDOM[4'h0][31:26], _RANDOM[4'h1][24:0]};
        archHeadPtr_flag = _RANDOM[4'h1][25];
        archHeadPtr_value = _RANDOM[4'h1][30:26];
        freeList_0 = {_RANDOM[4'h1][31], _RANDOM[4'h2][6:0]};
        freeList_1 = _RANDOM[4'h2][14:7];
        freeList_2 = _RANDOM[4'h2][22:15];
        freeList_3 = _RANDOM[4'h2][30:23];
        freeList_4 = {_RANDOM[4'h2][31], _RANDOM[4'h3][6:0]};
        freeList_5 = _RANDOM[4'h3][14:7];
        freeList_6 = _RANDOM[4'h3][22:15];
        freeList_7 = _RANDOM[4'h3][30:23];
        freeList_8 = {_RANDOM[4'h3][31], _RANDOM[4'h4][6:0]};
        freeList_9 = _RANDOM[4'h4][14:7];
        freeList_10 = _RANDOM[4'h4][22:15];
        freeList_11 = _RANDOM[4'h4][30:23];
        freeList_12 = {_RANDOM[4'h4][31], _RANDOM[4'h5][6:0]};
        freeList_13 = _RANDOM[4'h5][14:7];
        freeList_14 = _RANDOM[4'h5][22:15];
        freeList_15 = _RANDOM[4'h5][30:23];
        freeList_16 = {_RANDOM[4'h5][31], _RANDOM[4'h6][6:0]};
        freeList_17 = _RANDOM[4'h6][14:7];
        freeList_18 = _RANDOM[4'h6][22:15];
        freeList_19 = _RANDOM[4'h6][30:23];
        freeList_20 = {_RANDOM[4'h6][31], _RANDOM[4'h7][6:0]};
        freeList_21 = _RANDOM[4'h7][14:7];
        freeList_22 = _RANDOM[4'h7][22:15];
        freeList_23 = _RANDOM[4'h7][30:23];
        freeList_24 = {_RANDOM[4'h7][31], _RANDOM[4'h8][6:0]};
        freeList_25 = _RANDOM[4'h8][14:7];
        freeList_26 = _RANDOM[4'h8][22:15];
        freeList_27 = _RANDOM[4'h8][30:23];
        freeList_28 = {_RANDOM[4'h8][31], _RANDOM[4'h9][6:0]};
        freeList_29 = _RANDOM[4'h9][14:7];
        freeList_30 = _RANDOM[4'h9][22:15];
        lastTailPtr_flag = _RANDOM[4'h9][23];
        lastTailPtr_value = _RANDOM[4'h9][28:24];
        io_canAllocate_last_REG = _RANDOM[4'hA][28];
        freeRegCntReg = {_RANDOM[4'hA][31:29], _RANDOM[4'hB][1:0]};
        io_perf_0_value_REG = _RANDOM[4'hB][2];
        io_perf_0_value_REG_1 = _RANDOM[4'hB][3];
        io_perf_1_value_REG = _RANDOM[4'hB][4];
        io_perf_1_value_REG_1 = _RANDOM[4'hB][5];
        io_perf_2_value_REG = _RANDOM[4'hB][6];
        io_perf_2_value_REG_1 = _RANDOM[4'hB][7];
        io_perf_3_value_REG = _RANDOM[4'hB][8];
        io_perf_3_value_REG_1 = _RANDOM[4'hB][9];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        lastCycleSnpt_REG_useSnpt = 1'h0;
        lastCycleSnpt_REG_snptSelect = 2'h0;
        headPtr_flag = 1'h0;
        shiftAmount = 5'h0;
        headPtrOH = 31'h1;
        archHeadPtr_flag = 1'h0;
        archHeadPtr_value = 5'h0;
        freeList_0 = 8'h1;
        freeList_1 = 8'h2;
        freeList_2 = 8'h3;
        freeList_3 = 8'h4;
        freeList_4 = 8'h5;
        freeList_5 = 8'h6;
        freeList_6 = 8'h7;
        freeList_7 = 8'h8;
        freeList_8 = 8'h9;
        freeList_9 = 8'hA;
        freeList_10 = 8'hB;
        freeList_11 = 8'hC;
        freeList_12 = 8'hD;
        freeList_13 = 8'hE;
        freeList_14 = 8'hF;
        freeList_15 = 8'h10;
        freeList_16 = 8'h11;
        freeList_17 = 8'h12;
        freeList_18 = 8'h13;
        freeList_19 = 8'h14;
        freeList_20 = 8'h15;
        freeList_21 = 8'h16;
        freeList_22 = 8'h17;
        freeList_23 = 8'h18;
        freeList_24 = 8'h19;
        freeList_25 = 8'h1A;
        freeList_26 = 8'h1B;
        freeList_27 = 8'h1C;
        freeList_28 = 8'h1D;
        freeList_29 = 8'h1E;
        freeList_30 = 8'h1F;
        lastTailPtr_flag = 1'h1;
        lastTailPtr_value = 5'h0;
        io_canAllocate_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SnapshotGenerator_12 snapshots_snapshotGen (
    .clock                (clock),
    .reset                (reset),
    .io_enq               (io_snpt_snptEnq),
    .io_enqData_flag      (headPtr_flag),
    .io_enqData_value     (shiftAmount),
    .io_deq               (io_snpt_snptDeq),
    .io_redirect          (io_redirect),
    .io_flushVec_0        (io_snpt_flushVec_0),
    .io_flushVec_1        (io_snpt_flushVec_1),
    .io_flushVec_2        (io_snpt_flushVec_2),
    .io_flushVec_3        (io_snpt_flushVec_3),
    .io_snapshots_0_flag  (_snapshots_snapshotGen_io_snapshots_0_flag),
    .io_snapshots_0_value (_snapshots_snapshotGen_io_snapshots_0_value),
    .io_snapshots_1_flag  (_snapshots_snapshotGen_io_snapshots_1_flag),
    .io_snapshots_1_value (_snapshots_snapshotGen_io_snapshots_1_value),
    .io_snapshots_2_flag  (_snapshots_snapshotGen_io_snapshots_2_flag),
    .io_snapshots_2_value (_snapshots_snapshotGen_io_snapshots_2_value),
    .io_snapshots_3_flag  (_snapshots_snapshotGen_io_snapshots_3_flag),
    .io_snapshots_3_value (_snapshots_snapshotGen_io_snapshots_3_value)
  );
  assign io_allocatePhyReg_0 = phyRegCandidates_0;
  assign io_allocatePhyReg_1 = _GEN_7[{2'h0, io_allocateReq_0}];
  assign io_allocatePhyReg_2 = _GEN_7[_GEN_10];
  assign io_allocatePhyReg_3 = _GEN_7[{1'h0, 2'(_GEN_8 + _freeRegCnt_T_31)}];
  assign io_allocatePhyReg_4 = _GEN_7[3'(_GEN_10 + {1'h0, 2'(_GEN_11 + _GEN_12)})];
  assign io_allocatePhyReg_5 =
    _GEN_7[3'(_GEN_10 + {1'h0, 2'(_GEN_11 + 2'(_GEN_12 + _GEN_13))})];
  assign io_canAllocate = io_canAllocate_last_REG;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {5'h0, io_perf_3_value_REG_1};
endmodule

