// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _flatten_HH_
#define _flatten_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct flatten : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<1> > input_r_q0;
    sc_out< sc_lv<9> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<1> > output_r_d0;


    // Module declarations
    flatten(sc_module_name name);
    SC_HAS_PROCESS(flatten);

    ~flatten();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > zext_ln112_fu_96_p1;
    sc_signal< sc_lv<9> > zext_ln112_reg_217;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > c_fu_106_p2;
    sc_signal< sc_lv<6> > c_reg_225;
    sc_signal< sc_lv<9> > zext_ln113_fu_120_p1;
    sc_signal< sc_lv<9> > zext_ln113_reg_230;
    sc_signal< sc_lv<1> > icmp_ln112_fu_100_p2;
    sc_signal< sc_lv<3> > y_fu_130_p2;
    sc_signal< sc_lv<3> > y_reg_238;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > tmp_21_cast_fu_145_p3;
    sc_signal< sc_lv<11> > tmp_21_cast_reg_243;
    sc_signal< sc_lv<1> > icmp_ln113_fu_124_p2;
    sc_signal< sc_lv<4> > shl_ln_fu_157_p3;
    sc_signal< sc_lv<4> > shl_ln_reg_248;
    sc_signal< sc_lv<3> > x_fu_171_p2;
    sc_signal< sc_lv<3> > x_reg_256;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<9> > o_index_fu_194_p2;
    sc_signal< sc_lv<9> > o_index_reg_261;
    sc_signal< sc_lv<1> > icmp_ln114_fu_165_p2;
    sc_signal< sc_lv<6> > c_0_reg_63;
    sc_signal< sc_lv<3> > y_0_reg_74;
    sc_signal< sc_lv<3> > x_0_reg_85;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > zext_ln116_2_fu_208_p1;
    sc_signal< sc_lv<64> > zext_ln116_3_fu_213_p1;
    sc_signal< sc_lv<8> > tmp_fu_112_p3;
    sc_signal< sc_lv<9> > zext_ln116_fu_136_p1;
    sc_signal< sc_lv<9> > add_ln116_fu_140_p2;
    sc_signal< sc_lv<2> > trunc_ln115_fu_153_p1;
    sc_signal< sc_lv<4> > zext_ln115_fu_177_p1;
    sc_signal< sc_lv<4> > add_ln115_fu_181_p2;
    sc_signal< sc_lv<9> > shl_ln115_1_fu_186_p3;
    sc_signal< sc_lv<11> > zext_ln116_1_fu_199_p1;
    sc_signal< sc_lv<11> > add_ln116_1_fu_203_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln115_fu_181_p2();
    void thread_add_ln116_1_fu_203_p2();
    void thread_add_ln116_fu_140_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_c_fu_106_p2();
    void thread_icmp_ln112_fu_100_p2();
    void thread_icmp_ln113_fu_124_p2();
    void thread_icmp_ln114_fu_165_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_o_index_fu_194_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_shl_ln115_1_fu_186_p3();
    void thread_shl_ln_fu_157_p3();
    void thread_tmp_21_cast_fu_145_p3();
    void thread_tmp_fu_112_p3();
    void thread_trunc_ln115_fu_153_p1();
    void thread_x_fu_171_p2();
    void thread_y_fu_130_p2();
    void thread_zext_ln112_fu_96_p1();
    void thread_zext_ln113_fu_120_p1();
    void thread_zext_ln115_fu_177_p1();
    void thread_zext_ln116_1_fu_199_p1();
    void thread_zext_ln116_2_fu_208_p1();
    void thread_zext_ln116_3_fu_213_p1();
    void thread_zext_ln116_fu_136_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
