;; DFA-based pipeline description for P6600.

;; Copyright (C) 2007-2015 Free Software Foundation, Inc.

;; This file is part of GCC.

;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 3, or (at your
;; option) any later version.

;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
;; License for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; <http://www.gnu.org/licenses/>.

(define_automaton "p6600_int_pipe, p6600_mdu_pipe, p6600_fpu_short_pipe,
    p6600_fpu_long_pipe")

(define_cpu_unit "p6600_gpmuldiv" "p6600_mdu_pipe")

(define_cpu_unit "p6600_agq, p6600_ctu, p6600_lsu, p6600_alu0" "p6600_int_pipe")

(define_cpu_unit "p6600_alq, p6600_alu1" "p6600_int_pipe")

;; The floating-point-unit queue (FPQ) has short and long pipes

;; Short FPU pipeline.
(define_cpu_unit "p6600_fpu_short, p6600_fpu_intadd, p6600_fpu_logic,
		  p6600_fpu_div, p6600_fpu_cmp, p6600_fpu_float,
		  p6600_fpu_store" "p6600_fpu_short_pipe")

;; Long FPU pipeline.
(define_cpu_unit "p6600_fpu_long, p6600_fpu_logic_l, p6600_fpu_float_l,
		  p6600_fpu_mult, p6600_fpu_apu" "p6600_fpu_long_pipe")

(define_reservation "p6600_agq_ctu" "p6600_agq, p6600_ctu")
(define_reservation "p6600_agq_alu0" "p6600_agq, p6600_alu0")
(define_reservation "p6600_agq_lsu" "p6600_agq, p6600_lsu")
(define_reservation "p6600_alq_alu1" "p6600_alq, p6600_alu1")

;;
;; FPU-MSA pipe
;;

;; Short pipe

;; addv, subv
(define_insn_reservation "p6600_msa_add_d" 1
  (and (eq_attr "cpu" "p6600")
       (and (eq_attr "mode" "!V2DI")
	    (eq_attr "alu_type" "simd_add")))
  "p6600_fpu_short, p6600_fpu_intadd")

;; add, hadd, sub, hsub, average, min, max, compare
(define_insn_reservation "p6600_msa_int_add" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_int_arith"))
  "p6600_fpu_short, p6600_fpu_intadd")

;; sat, pcnt
(define_insn_reservation "p6600_msa_short_logic3" 3
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_sat,simd_pcnt"))
  "p6600_fpu_short, p6600_fpu_logic")

;; shifts, nloc, nlzc, bneg, bclr, shf
(define_insn_reservation "p6600_msa_short_logic2" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_shift,simd_shf,simd_bit"))
  "p6600_fpu_short, p6600_fpu_logic")

;; and, or, xor, ilv, pck, fill, splat
(define_insn_reservation "p6600_msa_short_logic" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_permute,simd_logic,simd_splat,simd_fill"))
  "p6600_fpu_short, p6600_fpu_logic")

;; move.v, ldi
(define_insn_reservation "p6600_msa_move" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_move"))
  "p6600_fpu_short, p6600_fpu_logic")

;; Float compare New: CMP.cond.fmt
(define_insn_reservation "p6600_msa_cmp" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_fcmp"))
  "p6600_fpu_short, p6600_fpu_cmp")

;; Float min, max, class
(define_insn_reservation "p6600_msa_short_float2" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_fminmax,simd_fclass"))
  "p6600_fpu_short, p6600_fpu_float")

;; div.d, mod.d (non-pipelined)
(define_insn_reservation "p6600_msa_div_d" 36
  (and (eq_attr "cpu" "p6600")
       (and (eq_attr "mode" "V2DI")
	    (eq_attr "type" "simd_div")))
  "p6600_fpu_short+p6600_fpu_div*36")

;; div.w, mod.w (non-pipelined)
(define_insn_reservation "p6600_msa_div_w" 20
  (and (eq_attr "cpu" "p6600")
       (and (eq_attr "mode" "V4SI")
	    (eq_attr "type" "simd_div")))
  "p6600_fpu_short+p6600_fpu_div*20")

;; div.h, mod.h (non-pipelined)
(define_insn_reservation "p6600_msa_div_h" 12
  (and (eq_attr "cpu" "p6600")
       (and (eq_attr "mode" "V8HI")
	    (eq_attr "type" "simd_div")))
  "p6600_fpu_short+p6600_fpu_div*12")

;; div.b, mod.b (non-pipelined)
(define_insn_reservation "p6600_msa_div_b" 8
  (and (eq_attr "cpu" "p6600")
       (and (eq_attr "mode" "V16QI")
	    (eq_attr "type" "simd_div")))
  "p6600_fpu_short+p6600_fpu_div*8")

;; Vector copy
(define_insn_reservation "p6600_msa_copy" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_copy"))
  "p6600_fpu_short, p6600_fpu_store")

;; Vector bz, bnz
(define_insn_reservation "p6600_msa_branch" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_branch"))
  "p6600_agq_ctu")

;; Vector store
(define_insn_reservation "p6600_msa_store" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_store"))
  "p6600_agq_lsu")

;; Vector load
(define_insn_reservation "p6600_msa_load" 3
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_load"))
  "p6600_agq_lsu")

;; cfcmsa, ctcmsa
(define_insn_reservation "p6600_fpu_msa_move" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_cmsa"))
  "p6600_alq_alu1")

;; Long pipe

;; bmz, bmnz, bsel, insert, insve
(define_insn_reservation "p6600_msa_long_logic1" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_bitmov,simd_insert"))
  "p6600_fpu_long, p6600_fpu_logic_l")

;; binsl, binsr, vshf, sld
(define_insn_reservation "p6600_msa_long_logic2" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_bitins,simd_sld"))
  "p6600_fpu_long, p6600_fpu_logic_l")

;; Vector mul, dotp, madd, msub
(define_insn_reservation "p6600_msa_mult" 5
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_mul"))
  "p6600_fpu_long, p6600_fpu_mult")

;; Float flog2
(define_insn_reservation "p6600_msa_long_float2" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_flog2"))
  "p6600_fpu_long, p6600_fpu_float_l")

;; fadd, fsub
(define_insn_reservation "p6600_msa_long_float4" 4
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_fadd,simd_fcvt"))
  "p6600_fpu_long, p6600_fpu_float_l")

;; fmul, fexp2
(define_insn_reservation "p6600_msa_long_float5" 5
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_fmul,simd_fexp2"))
  "p6600_fpu_long, p6600_fpu_float_l")

;; fmadd, fmsub
(define_insn_reservation "p6600_msa_long_float8" 8
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_fmadd"))
  "p6600_fpu_long, p6600_fpu_float_l")

;; fdiv.d
(define_insn_reservation "p6600_msa_fdiv_df" 30
  (and (eq_attr "cpu" "p6600")
       (and (eq_attr "mode" "V2DF")
	    (eq_attr "type" "simd_fdiv")))
  "p6600_fpu_long+p6600_fpu_float_l*30")

;; fdiv.w
(define_insn_reservation "p6600_msa_fdiv_sf" 22
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "simd_fdiv"))
  "p6600_fpu_long+p6600_fpu_float_l*22")

;;
;; FPU pipe
;;

;; fabs, fneg
(define_insn_reservation "p6600_fpu_fabs" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fabs,fneg,fmove"))
  "p6600_fpu_short, p6600_fpu_apu")

;; fcmp
(define_insn_reservation "p6600_fpu_fcmp" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fcmp"))
  "p6600_fpu_short, p6600_fpu_apu")

;; fload
(define_insn_reservation "p6600_fpu_load" 4
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fpload"))
  "p6600_agq_lsu")

;; fstore
(define_insn_reservation "p6600_fpu_store" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fpstore"))
  "p6600_agq_lsu")

;; mfc, mtc
(define_insn_reservation "p6600_fpu_move" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "move_type" "mfc, mtc"))
  "p6600_alq_alu1 | p6600_agq_alu0")

;; fadd, fsub, fcvt
(define_insn_reservation "p6600_fpu_fadd" 4
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fadd, fcvt"))
  "p6600_fpu_long, p6600_fpu_apu")

;; fmul
(define_insn_reservation "p6600_fpu_fmul" 5
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fmul"))
  "p6600_fpu_long, p6600_fpu_apu")

;; fmadd
(define_insn_reservation "p6600_fpu_fmadd" 8
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fmadd"))
  "p6600_fpu_long, p6600_fpu_apu")

;; div, sqrt (Double Precision)
(define_insn_reservation "p6600_fpu_div_df" 30
  (and (eq_attr "cpu" "p6600")
       (and (eq_attr "mode" "DF")
	    (eq_attr "type" "fdiv,frdiv,fsqrt,frsqrt")))
  "p6600_fpu_long+p6600_fpu_apu*30")

;; div, sqrt (Single Precision)
(define_insn_reservation "p6600_fpu_div_sf" 22
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "fdiv,frdiv,fsqrt,frsqrt"))
  "p6600_fpu_long+p6600_fpu_apu*22")

;;
;; Integer pipe
;;

;; and, lui, shifts, seb, seh
(define_insn_reservation "p6600_int_logical" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "move_type" "logical,const,andi,sll0,signext"))
  "p6600_alq_alu1 | p6600_agq_alu0")

;; addi, addiu, ori, xori, add, addu, sub, nor
(define_insn_reservation "p6600_int_add" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "alu_type" "add,sub,or,xor,nor,not"))
  "p6600_alq_alu1 | p6600_agq_alu0")

;; shifts, clo, clz, cond move, arith
(define_insn_reservation "p6600_int_arith" 2
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "logical,shift,slt,move,clz,condmove,arith"))
  "p6600_alq_alu1")

;; nop
(define_insn_reservation "p6600_int_nop" 0
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "nop"))
  "nothing")

;; mult, multu, mul
(define_insn_reservation "p6600_int_mult" 3
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "imul3,imul"))
  "p6600_gpmuldiv")

;; divide
(define_insn_reservation "p6600_int_div" 32
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "idiv"))
  "p6600_gpmuldiv*32")

;; Load lb, lbu, lh, lhu, lq, lw, lw_i2f, lwxs
(define_insn_reservation "p6600_int_load" 4
  (and (eq_attr "cpu" "p6600")
       (eq_attr "move_type" "load"))
  "p6600_agq_lsu")

;; store
(define_insn_reservation "p6600_int_store" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "move_type" "store"))
  "p6600_agq_lsu")

;; prefetch
(define_insn_reservation "p6600_int_prefetch" 4
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "prefetch"))
  "p6600_agq_lsu")

;; branch and jump
(define_insn_reservation "p6600_int_branch" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "type" "branch,jump"))
  "p6600_agq_ctu")

;; call
(define_insn_reservation "p6600_int_call" 1
  (and (eq_attr "cpu" "p6600")
       (eq_attr "jal" "indirect,direct"))
  "p6600_agq_ctu")
