 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 18:03:09 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  0.67%

  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_203_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_203_2/U1_2/S (FA1D0BWP)                  0.06 *     0.35 r
  add_0_root_add_203_2/U1_2/S (FA1D1BWP)                  0.09 *     0.44 r
  U14482/ZN (CKND2D0BWP)                                  0.07 *     0.50 f
  U347/ZN (CKND0BWP)                                      0.06 *     0.57 r
  U14484/ZN (CKND2D0BWP)                                  0.04 *     0.61 f
  U1428/Z (XOR2D0BWP)                                     0.06 *     0.66 r
  node1/mult_49_4/S2_2_1/CO (FA1D0BWP)                    0.04 *     0.70 r
  node1/mult_49_4/S2_3_1/CO (FA1D0BWP)                    0.07 *     0.77 r
  node1/mult_49_4/S4_1/S (FA1D0BWP)                       0.08 *     0.85 f
  U3786/Z (XOR2D0BWP)                                     0.05 *     0.90 r
  U36/Z (AO21D0BWP)                                       0.03 *     0.92 r
  U38/Z (CKAN2D0BWP)                                      0.04 *     0.97 r
  node1/add_1_root_add_0_root_add_49_3/U1_5/S (FA1D0BWP)
                                                          0.09 *     1.06 f
  node1/add_0_root_add_0_root_add_49_3/U1_5/CO (FA1D0BWP)
                                                          0.07 *     1.13 f
  node1/add_0_root_add_0_root_add_49_3/U1_6/CO (FA1D0BWP)
                                                          0.04 *     1.17 f
  node1/add_0_root_add_0_root_add_49_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.21 f
  node1/add_0_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.05 *     1.26 f
  node1/add_0_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.05 *     1.31 f
  node1/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.36 f
  node1/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.05 *     1.40 f
  node1/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D2BWP)
                                                          0.04 *     1.44 f
  U1270/ZN (ND2D1BWP)                                     0.01 *     1.45 r
  U1271/ZN (ND3D1BWP)                                     0.02 *     1.48 f
  node1/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D2BWP)
                                                          0.03 *     1.51 f
  node1/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.55 f
  node1/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.59 f
  node1/add_0_root_add_0_root_add_49_3/U1_17/CO (FA1D2BWP)
                                                          0.03 *     1.62 f
  node1/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.66 f
  node1/add_0_root_add_0_root_add_49_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.69 f
  U10736/ZN (XNR3D1BWP)                                   0.04 *     1.74 r
  U911/ZN (CKND2D2BWP)                                    0.01 *     1.75 f
  U912/ZN (CKND2D2BWP)                                    0.01 *     1.76 r
  node1/mul2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul2_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.03       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: y6_node0_p4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  y6_node0_p4_reg[1]/CP (DFQD1BWP)                        0.00       0.06 r
  y6_node0_p4_reg[1]/Q (DFQD1BWP)                         0.09       0.15 f
  r314/U1_1/CO (FA1D0BWP)                                 0.07 *     0.22 f
  r314/U1_2/CO (FA1D0BWP)                                 0.04 *     0.26 f
  r314/U1_3/CO (FA1D0BWP)                                 0.04 *     0.30 f
  r314/U1_4/CO (FA1D0BWP)                                 0.04 *     0.34 f
  r314/U1_5/CO (FA1D0BWP)                                 0.04 *     0.38 f
  r314/U1_6/CO (FA1D0BWP)                                 0.04 *     0.42 f
  r314/U1_7/CO (FA1D0BWP)                                 0.04 *     0.46 f
  r314/U1_8/CO (FA1D0BWP)                                 0.04 *     0.50 f
  r314/U1_9/CO (FA1D0BWP)                                 0.04 *     0.54 f
  r314/U1_10/S (FA1D0BWP)                                 0.06 *     0.60 r
  add_0_root_add_192_2/U1_10/S (FA1D0BWP)                 0.08 *     0.68 f
  U14500/ZN (CKND2D1BWP)                                  0.04 *     0.71 r
  U562/ZN (CKND1BWP)                                      0.03 *     0.74 f
  U18197/ZN (CKND2D0BWP)                                  0.03 *     0.77 r
  U5966/Z (XOR2D0BWP)                                     0.04 *     0.81 f
  node0/mult_49_3/S2_2_8/S (FA1D0BWP)                     0.05 *     0.86 r
  node0/mult_49_3/S2_3_7/S (FA1D0BWP)                     0.05 *     0.91 f
  node0/mult_49_3/S4_6/S (FA1D0BWP)                       0.06 *     0.97 r
  U8315/Z (XOR2D0BWP)                                     0.05 *     1.02 f
  U12046/ZN (CKND2D0BWP)                                  0.03 *     1.04 r
  U12026/ZN (OAI21D0BWP)                                  0.03 *     1.07 f
  U8312/Z (CKXOR2D1BWP)                                   0.07 *     1.15 r
  node0/add_2_root_add_0_root_add_49_3/U1_10/S (FA1D0BWP)
                                                          0.09 *     1.23 f
  node0/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.08 *     1.31 f
  node0/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.36 f
  node0/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.05 *     1.40 f
  U905/ZN (ND2D1BWP)                                      0.02 *     1.42 r
  U909/ZN (ND3D1BWP)                                      0.02 *     1.44 f
  node0/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.48 f
  node0/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.52 f
  node0/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D2BWP)
                                                          0.04 *     1.56 f
  U198/ZN (CKND2D1BWP)                                    0.02 *     1.58 r
  U206/ZN (ND3D2BWP)                                      0.02 *     1.60 f
  node0/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.64 f
  node0/add_0_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.69 r
  U12751/ZN (IOA21D1BWP)                                  0.06 *     1.75 r
  node0/mul2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul2_reg[19]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_208_2/U1_2/CO (FA1D1BWP)                 0.03 *     0.33 f
  add_1_root_add_208_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.37 f
  add_1_root_add_208_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.41 f
  add_1_root_add_208_2/U1_5/S (FA1D0BWP)                  0.07 *     0.48 r
  add_0_root_add_208_2/U1_5/S (FA1D1BWP)                  0.07 *     0.55 r
  U376/Z (BUFFD2BWP)                                      0.03 *     0.58 r
  U14216/ZN (CKND2D1BWP)                                  0.04 *     0.62 f
  U446/ZN (CKND1BWP)                                      0.04 *     0.66 r
  U18116/ZN (CKND2D0BWP)                                  0.02 *     0.68 f
  U490/Z (XOR2D0BWP)                                      0.04 *     0.72 r
  node1/mult_51_4/S2_2_3/CO (FA1D0BWP)                    0.04 *     0.77 r
  node1/mult_51_4/S2_3_3/S (FA1D0BWP)                     0.07 *     0.84 f
  node1/mult_51_4/S4_2/S (FA1D0BWP)                       0.06 *     0.90 r
  U2995/Z (XOR2D0BWP)                                     0.04 *     0.94 f
  U11844/ZN (CKND2D0BWP)                                  0.02 *     0.97 r
  U15886/ZN (IND2D1BWP)                                   0.02 *     0.98 f
  U1062/ZN (CKND0BWP)                                     0.01 *     1.00 r
  U1060/ZN (CKND2D1BWP)                                   0.01 *     1.01 f
  U1061/ZN (CKND2D1BWP)                                   0.03 *     1.04 r
  node1/add_1_root_add_0_root_add_51_3/U1_6/S (FA1D0BWP)
                                                          0.09 *     1.12 f
  node1/add_0_root_add_0_root_add_51_3/U1_6/CO (FA1D0BWP)
                                                          0.06 *     1.19 f
  node1/add_0_root_add_0_root_add_51_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.23 f
  node1/add_0_root_add_0_root_add_51_3/U1_8/CO (FA1D2BWP)
                                                          0.03 *     1.26 f
  node1/add_0_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04 *     1.31 f
  node1/add_0_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.35 f
  node1/add_0_root_add_0_root_add_51_3/U1_11/CO (FA1D2BWP)
                                                          0.03 *     1.38 f
  node1/add_0_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.42 f
  node1/add_0_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.46 f
  node1/add_0_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node1/add_0_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.58 f
  node1/add_0_root_add_0_root_add_51_3/U1_17/CO (FA1D1BWP)
                                                          0.03 *     1.61 f
  node1/add_0_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node1/add_0_root_add_0_root_add_51_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.69 f
  U10735/ZN (XNR3D1BWP)                                   0.04 *     1.73 r
  U951/ZN (CKND2D1BWP)                                    0.01 *     1.74 f
  U952/ZN (ND2D1BWP)                                      0.02 *     1.76 r
  node1/mul4_reg[20]/D (EDFQD1BWP)                        0.00 *     1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul4_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: y6_node0_p4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  y6_node0_p4_reg[1]/CP (DFQD1BWP)                        0.00       0.06 r
  y6_node0_p4_reg[1]/Q (DFQD1BWP)                         0.09       0.15 f
  r314/U1_1/CO (FA1D0BWP)                                 0.07 *     0.22 f
  r314/U1_2/CO (FA1D0BWP)                                 0.04 *     0.26 f
  r314/U1_3/CO (FA1D0BWP)                                 0.04 *     0.30 f
  r314/U1_4/CO (FA1D0BWP)                                 0.04 *     0.34 f
  r314/U1_5/CO (FA1D0BWP)                                 0.04 *     0.38 f
  r314/U1_6/CO (FA1D0BWP)                                 0.04 *     0.42 f
  r314/U1_7/CO (FA1D0BWP)                                 0.04 *     0.46 f
  r314/U1_8/CO (FA1D0BWP)                                 0.04 *     0.50 f
  r314/U1_9/CO (FA1D0BWP)                                 0.04 *     0.54 f
  r314/U1_10/S (FA1D0BWP)                                 0.06 *     0.60 r
  add_0_root_add_192_2/U1_10/S (FA1D0BWP)                 0.08 *     0.68 f
  U14500/ZN (CKND2D1BWP)                                  0.04 *     0.71 r
  U562/ZN (CKND1BWP)                                      0.03 *     0.74 f
  U18197/ZN (CKND2D0BWP)                                  0.03 *     0.77 r
  U5966/Z (XOR2D0BWP)                                     0.04 *     0.81 f
  node0/mult_49_3/S2_2_8/S (FA1D0BWP)                     0.05 *     0.86 r
  node0/mult_49_3/S2_3_7/S (FA1D0BWP)                     0.05 *     0.91 f
  node0/mult_49_3/S4_6/S (FA1D0BWP)                       0.06 *     0.97 r
  U8315/Z (XOR2D0BWP)                                     0.05 *     1.02 f
  U12046/ZN (CKND2D0BWP)                                  0.03 *     1.04 r
  U12026/ZN (OAI21D0BWP)                                  0.03 *     1.07 f
  U8312/Z (CKXOR2D1BWP)                                   0.07 *     1.15 r
  node0/add_2_root_add_0_root_add_49_3/U1_10/S (FA1D0BWP)
                                                          0.09 *     1.23 f
  node0/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.08 *     1.31 f
  node0/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.36 f
  node0/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.05 *     1.40 f
  U905/ZN (ND2D1BWP)                                      0.02 *     1.42 r
  U909/ZN (ND3D1BWP)                                      0.02 *     1.44 f
  node0/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.48 f
  node0/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.52 f
  node0/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D2BWP)
                                                          0.04 *     1.56 f
  U198/ZN (CKND2D1BWP)                                    0.02 *     1.58 r
  U206/ZN (ND3D2BWP)                                      0.02 *     1.60 f
  node0/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.64 f
  node0/add_0_root_add_0_root_add_49_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.68 f
  node0/add_0_root_add_0_root_add_49_3/U1_20/Z (XOR3D1BWP)
                                                          0.04 *     1.72 r
  U1144/ZN (CKND2D2BWP)                                   0.01 *     1.73 f
  U1146/ZN (ND2D4BWP)                                     0.02 *     1.75 r
  node0/mul2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul2_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.03       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_208_2/U1_2/CO (FA1D1BWP)                 0.03 *     0.33 f
  add_1_root_add_208_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.37 f
  add_1_root_add_208_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.41 f
  add_1_root_add_208_2/U1_5/S (FA1D0BWP)                  0.07 *     0.48 r
  add_0_root_add_208_2/U1_5/S (FA1D1BWP)                  0.07 *     0.55 r
  U376/Z (BUFFD2BWP)                                      0.03 *     0.58 r
  U14216/ZN (CKND2D1BWP)                                  0.04 *     0.62 f
  U446/ZN (CKND1BWP)                                      0.04 *     0.66 r
  U18111/ZN (CKND2D0BWP)                                  0.03 *     0.68 f
  U1014/Z (XOR2D0BWP)                                     0.05 *     0.73 r
  node1/mult_50_4/S2_2_3/CO (FA1D0BWP)                    0.04 *     0.77 r
  node1/mult_50_4/S2_3_3/S (FA1D0BWP)                     0.07 *     0.84 f
  node1/mult_50_4/S4_2/S (FA1D0BWP)                       0.05 *     0.90 r
  U3400/Z (XOR2D0BWP)                                     0.04 *     0.94 f
  U11834/ZN (CKND2D0BWP)                                  0.03 *     0.96 r
  U15871/ZN (IND2D0BWP)                                   0.02 *     0.99 f
  U942/ZN (CKND0BWP)                                      0.02 *     1.00 r
  U940/ZN (CKND2D0BWP)                                    0.02 *     1.02 f
  U941/ZN (CKND2D1BWP)                                    0.02 *     1.04 r
  node1/add_1_root_add_0_root_add_50_3/U1_6/CO (FA1D0BWP)
                                                          0.07 *     1.11 r
  node1/add_1_root_add_0_root_add_50_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.15 r
  node1/add_1_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.04 *     1.19 r
  node1/add_1_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.05 *     1.24 r
  U1137/Z (CKXOR2D1BWP)                                   0.05 *     1.28 f
  node1/add_0_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.06 *     1.35 f
  node1/add_0_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.39 f
  node1/add_0_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.43 f
  node1/add_0_root_add_0_root_add_50_3/U1_13/CO (FA1D2BWP)
                                                          0.03 *     1.46 f
  node1/add_0_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_50_3/U1_15/CO (FA1D2BWP)
                                                          0.03 *     1.53 f
  node1/add_0_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.57 f
  node1/add_0_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.61 f
  node1/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node1/add_0_root_add_0_root_add_50_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.68 f
  U10738/ZN (XNR3D1BWP)                                   0.04 *     1.72 r
  U13194/ZN (IOA21D1BWP)                                  0.03 *     1.75 r
  node1/mul3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul3_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.03       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.14 r
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 r
  U17998/ZN (INR2XD4BWP)                                  0.03 *     0.20 r
  U10428/Z (AN2D8BWP)                                     0.04 *     0.23 r
  add_1_root_add_200_2/U1_1/S (FA1D0BWP)                  0.09 *     0.32 f
  add_0_root_add_200_2/U1_1/CO (FA1D4BWP)                 0.07 *     0.39 f
  U1274/ZN (ND2D1BWP)                                     0.01 *     0.40 r
  U1276/ZN (ND3D1BWP)                                     0.03 *     0.43 f
  add_0_root_add_200_2/U1_3/CO (FA1D2BWP)                 0.03 *     0.46 f
  add_0_root_add_200_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.50 f
  add_0_root_add_200_2/U1_5/S (FA1D0BWP)                  0.05 *     0.55 r
  U14164/ZN (CKND2D1BWP)                                  0.03 *     0.58 f
  U471/ZN (CKND1BWP)                                      0.03 *     0.62 r
  U18091/ZN (CKND2D0BWP)                                  0.03 *     0.64 f
  U2099/Z (XOR2D0BWP)                                     0.05 *     0.69 r
  node1/mult_48/S2_2_3/CO (FA1D0BWP)                      0.05 *     0.74 r
  node1/mult_48/S2_3_3/S (FA1D0BWP)                       0.08 *     0.81 f
  node1/mult_48/S4_2/S (FA1D0BWP)                         0.06 *     0.87 r
  U4481/Z (XOR2D0BWP)                                     0.05 *     0.92 f
  U11789/ZN (CKND2D0BWP)                                  0.03 *     0.95 r
  U11323/ZN (IND2D0BWP)                                   0.02 *     0.97 f
  U4476/Z (XOR2D0BWP)                                     0.06 *     1.04 r
  node1/add_2_root_add_0_root_add_48_3/U1_6/CO (FA1D1BWP)
                                                          0.08 *     1.11 r
  node1/add_2_root_add_0_root_add_48_3/U1_7/CO (FA1D1BWP)
                                                          0.03 *     1.14 r
  node1/add_2_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.04 *     1.18 r
  node1/add_2_root_add_0_root_add_48_3/U1_9/S (FA1D0BWP)
                                                          0.06 *     1.23 f
  node1/add_0_root_add_0_root_add_48_3/U1_9/CO (FA1D1BWP)
                                                          0.08 *     1.32 f
  node1/add_0_root_add_0_root_add_48_3/U1_10/CO (FA1D1BWP)
                                                          0.04 *     1.35 f
  node1/add_0_root_add_0_root_add_48_3/U1_11/CO (FA1D1BWP)
                                                          0.03 *     1.39 f
  node1/add_0_root_add_0_root_add_48_3/U1_12/CO (FA1D2BWP)
                                                          0.03 *     1.42 f
  node1/add_0_root_add_0_root_add_48_3/U1_13/CO (FA1D1BWP)
                                                          0.04 *     1.46 f
  node1/add_0_root_add_0_root_add_48_3/U1_14/CO (FA1D1BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node1/add_0_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.58 f
  node1/add_0_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.62 f
  node1/add_0_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node1/add_0_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.69 f
  U10733/ZN (XNR3D1BWP)                                   0.04 *     1.73 r
  U1163/ZN (CKND2D2BWP)                                   0.01 *     1.74 f
  U1164/ZN (ND2D2BWP)                                     0.01 *     1.76 r
  node1/mul1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul1_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.03       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y5_node0_p4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  y5_node0_p4_reg[1]/CP (DFQD1BWP)                        0.00       0.06 r
  y5_node0_p4_reg[1]/Q (DFQD1BWP)                         0.09       0.14 f
  r312/U1_1/CO (FA1D0BWP)                                 0.07 *     0.22 f
  r312/U1_2/CO (FA1D0BWP)                                 0.04 *     0.26 f
  r312/U1_3/CO (FA1D0BWP)                                 0.04 *     0.29 f
  r312/U1_4/CO (FA1D0BWP)                                 0.04 *     0.33 f
  r312/U1_5/CO (FA1D0BWP)                                 0.04 *     0.37 f
  r312/U1_6/CO (FA1D1BWP)                                 0.03 *     0.41 f
  r312/U1_7/CO (FA1D0BWP)                                 0.04 *     0.44 f
  r312/U1_8/CO (FA1D0BWP)                                 0.04 *     0.48 f
  r312/U1_9/CO (FA1D0BWP)                                 0.04 *     0.52 f
  r312/U1_10/S (FA1D0BWP)                                 0.06 *     0.59 r
  add_0_root_add_191_2/U1_10/S (FA1D2BWP)                 0.09 *     0.68 f
  U42/ZN (CKND2D1BWP)                                     0.05 *     0.72 r
  U1361/ZN (CKND1BWP)                                     0.04 *     0.76 f
  U18208/ZN (CKND2D0BWP)                                  0.03 *     0.79 r
  U6445/Z (XOR2D0BWP)                                     0.05 *     0.84 f
  node0/mult_48_2/S2_2_8/S (FA1D0BWP)                     0.05 *     0.89 r
  node0/mult_48_2/S2_3_7/S (FA1D0BWP)                     0.05 *     0.94 f
  node0/mult_48_2/S4_6/S (FA1D0BWP)                       0.06 *     0.99 r
  U8824/Z (XOR2D0BWP)                                     0.05 *     1.04 f
  U12059/ZN (CKND2D0BWP)                                  0.03 *     1.07 r
  U12061/ZN (OAI21D0BWP)                                  0.03 *     1.09 f
  U8821/Z (XOR2D0BWP)                                     0.07 *     1.16 r
  node0/add_1_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.08 *     1.24 r
  node0/add_1_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.29 r
  node0/add_1_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.33 r
  node0/add_1_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.37 r
  node0/add_1_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.40 r
  node0/add_1_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.44 r
  node0/add_1_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.48 r
  node0/add_1_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.52 r
  node0/add_1_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.56 r
  node0/add_1_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.60 r
  node0/add_1_root_add_0_root_add_48_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     1.65 f
  node0/add_0_root_add_0_root_add_48_3/U1_20/Z (XOR3D0BWP)
                                                          0.07 *     1.73 r
  U13488/ZN (IOA21D1BWP)                                  0.03 *     1.76 r
  node0/mul1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul1_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.03       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node1/out_comp_ready_reg/CP (DFCNQD4BWP)                0.00       0.06 r
  node1/out_comp_ready_reg/Q (DFCNQD4BWP)                 0.09       0.15 r
  U18202/ZN (INR2D4BWP)                                   0.04 *     0.19 r
  U10430/Z (CKAN2D0BWP)                                   0.06 *     0.25 r
  add_0_root_add_197_2/U1_1/CO (FA1D0BWP)                 0.09 *     0.33 r
  add_0_root_add_197_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.37 r
  add_0_root_add_197_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.41 r
  add_0_root_add_197_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.46 r
  add_0_root_add_197_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.49 r
  add_0_root_add_197_2/U1_6/S (FA1D0BWP)                  0.04 *     0.53 r
  U14694/ZN (CKND2D1BWP)                                  0.05 *     0.58 f
  U442/ZN (CKND0BWP)                                      0.05 *     0.64 r
  U18330/ZN (CKND2D0BWP)                                  0.03 *     0.67 f
  U5581/Z (XOR2D0BWP)                                     0.05 *     0.71 r
  node0/mult_50_3/S2_2_4/S (FA1D0BWP)                     0.04 *     0.76 f
  node0/mult_50_3/S2_3_3/S (FA1D0BWP)                     0.05 *     0.81 r
  node0/mult_50_3/S4_2/S (FA1D0BWP)                       0.05 *     0.86 f
  U7966/Z (XOR2D0BWP)                                     0.04 *     0.90 r
  U12208/ZN (NR2D0BWP)                                    0.02 *     0.91 f
  U16311/ZN (IND2D0BWP)                                   0.03 *     0.94 f
  U7961/Z (XOR2D0BWP)                                     0.05 *     0.99 r
  node0/add_2_root_add_0_root_add_50_3/U1_6/S (FA1D0BWP)
                                                          0.09 *     1.08 f
  node0/add_0_root_add_0_root_add_50_3/U1_6/CO (FA1D0BWP)
                                                          0.08 *     1.17 f
  node0/add_0_root_add_0_root_add_50_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.20 f
  node0/add_0_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.04 *     1.24 f
  node0/add_0_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04 *     1.28 f
  node0/add_0_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.33 f
  node0/add_0_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.37 f
  node0/add_0_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.41 f
  node0/add_0_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.45 f
  node0/add_0_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.49 f
  node0/add_0_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.53 f
  node0/add_0_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.57 f
  node0/add_0_root_add_0_root_add_50_3/U1_17/CO (FA1D1BWP)
                                                          0.03 *     1.60 f
  node0/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.64 f
  node0/add_0_root_add_0_root_add_50_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.67 f
  node0/add_0_root_add_0_root_add_50_3/U1_20/Z (XOR3D1BWP)
                                                          0.04 *     1.72 r
  U13489/ZN (IOA21D0BWP)                                  0.03 *     1.74 r
  node0/mul3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul3_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.03       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.14 r
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 r
  U17998/ZN (INR2XD4BWP)                                  0.03 *     0.20 r
  U10428/Z (AN2D8BWP)                                     0.04 *     0.23 r
  add_1_root_add_200_2/U1_1/S (FA1D0BWP)                  0.09 *     0.32 f
  add_0_root_add_200_2/U1_1/CO (FA1D4BWP)                 0.07 *     0.39 f
  U1274/ZN (ND2D1BWP)                                     0.01 *     0.40 r
  U1276/ZN (ND3D1BWP)                                     0.03 *     0.43 f
  add_0_root_add_200_2/U1_3/CO (FA1D2BWP)                 0.03 *     0.46 f
  add_0_root_add_200_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.50 f
  add_0_root_add_200_2/U1_5/S (FA1D0BWP)                  0.05 *     0.55 r
  U14164/ZN (CKND2D1BWP)                                  0.03 *     0.58 f
  U471/ZN (CKND1BWP)                                      0.03 *     0.62 r
  U18091/ZN (CKND2D0BWP)                                  0.03 *     0.64 f
  U2099/Z (XOR2D0BWP)                                     0.05 *     0.69 r
  node1/mult_48/S2_2_3/CO (FA1D0BWP)                      0.05 *     0.74 r
  node1/mult_48/S2_3_3/S (FA1D0BWP)                       0.08 *     0.81 f
  node1/mult_48/S4_2/S (FA1D0BWP)                         0.06 *     0.87 r
  U4481/Z (XOR2D0BWP)                                     0.05 *     0.92 f
  U11789/ZN (CKND2D0BWP)                                  0.03 *     0.95 r
  U11323/ZN (IND2D0BWP)                                   0.02 *     0.97 f
  U4476/Z (XOR2D0BWP)                                     0.06 *     1.04 r
  node1/add_2_root_add_0_root_add_48_3/U1_6/CO (FA1D1BWP)
                                                          0.08 *     1.11 r
  node1/add_2_root_add_0_root_add_48_3/U1_7/CO (FA1D1BWP)
                                                          0.03 *     1.14 r
  node1/add_2_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.04 *     1.18 r
  node1/add_2_root_add_0_root_add_48_3/U1_9/S (FA1D0BWP)
                                                          0.06 *     1.23 f
  node1/add_0_root_add_0_root_add_48_3/U1_9/CO (FA1D1BWP)
                                                          0.08 *     1.32 f
  node1/add_0_root_add_0_root_add_48_3/U1_10/CO (FA1D1BWP)
                                                          0.04 *     1.35 f
  node1/add_0_root_add_0_root_add_48_3/U1_11/CO (FA1D1BWP)
                                                          0.03 *     1.39 f
  node1/add_0_root_add_0_root_add_48_3/U1_12/CO (FA1D2BWP)
                                                          0.03 *     1.42 f
  node1/add_0_root_add_0_root_add_48_3/U1_13/CO (FA1D1BWP)
                                                          0.04 *     1.46 f
  node1/add_0_root_add_0_root_add_48_3/U1_14/CO (FA1D1BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node1/add_0_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.58 f
  node1/add_0_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.62 f
  node1/add_0_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node1/add_0_root_add_0_root_add_48_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.70 r
  U12498/ZN (IOA21D0BWP)                                  0.04 *     1.74 r
  node1/mul1_reg[19]/D (EDFQD1BWP)                        0.00 *     1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul1_reg[19]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_203_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_203_2/U1_2/S (FA1D0BWP)                  0.06 *     0.35 r
  add_0_root_add_203_2/U1_2/S (FA1D1BWP)                  0.09 *     0.44 r
  U14482/ZN (CKND2D0BWP)                                  0.07 *     0.50 f
  U347/ZN (CKND0BWP)                                      0.06 *     0.57 r
  U14484/ZN (CKND2D0BWP)                                  0.04 *     0.61 f
  U1428/Z (XOR2D0BWP)                                     0.06 *     0.66 r
  node1/mult_49_4/S2_2_1/CO (FA1D0BWP)                    0.04 *     0.70 r
  node1/mult_49_4/S2_3_1/CO (FA1D0BWP)                    0.07 *     0.77 r
  node1/mult_49_4/S4_1/S (FA1D0BWP)                       0.08 *     0.85 f
  U3786/Z (XOR2D0BWP)                                     0.05 *     0.90 r
  U36/Z (AO21D0BWP)                                       0.03 *     0.92 r
  U38/Z (CKAN2D0BWP)                                      0.04 *     0.97 r
  node1/add_1_root_add_0_root_add_49_3/U1_5/S (FA1D0BWP)
                                                          0.09 *     1.06 f
  node1/add_0_root_add_0_root_add_49_3/U1_5/CO (FA1D0BWP)
                                                          0.07 *     1.13 f
  node1/add_0_root_add_0_root_add_49_3/U1_6/CO (FA1D0BWP)
                                                          0.04 *     1.17 f
  node1/add_0_root_add_0_root_add_49_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.21 f
  node1/add_0_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.05 *     1.26 f
  node1/add_0_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.05 *     1.31 f
  node1/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.36 f
  node1/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.05 *     1.40 f
  node1/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D2BWP)
                                                          0.04 *     1.44 f
  U1270/ZN (ND2D1BWP)                                     0.01 *     1.45 r
  U1271/ZN (ND3D1BWP)                                     0.02 *     1.48 f
  node1/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D2BWP)
                                                          0.03 *     1.51 f
  node1/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.55 f
  node1/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.59 f
  node1/add_0_root_add_0_root_add_49_3/U1_17/CO (FA1D2BWP)
                                                          0.03 *     1.62 f
  node1/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.66 f
  node1/add_0_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.71 r
  U12497/ZN (IOA21D0BWP)                                  0.04 *     1.74 r
  node1/mul2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul2_reg[19]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_208_2/U1_2/CO (FA1D1BWP)                 0.03 *     0.33 f
  add_1_root_add_208_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.37 f
  add_1_root_add_208_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.41 f
  add_1_root_add_208_2/U1_5/S (FA1D0BWP)                  0.07 *     0.48 r
  add_0_root_add_208_2/U1_5/S (FA1D1BWP)                  0.07 *     0.55 r
  U376/Z (BUFFD2BWP)                                      0.03 *     0.58 r
  U14216/ZN (CKND2D1BWP)                                  0.04 *     0.62 f
  U446/ZN (CKND1BWP)                                      0.04 *     0.66 r
  U18111/ZN (CKND2D0BWP)                                  0.03 *     0.68 f
  U1014/Z (XOR2D0BWP)                                     0.05 *     0.73 r
  node1/mult_50_4/S2_2_3/CO (FA1D0BWP)                    0.04 *     0.77 r
  node1/mult_50_4/S2_3_3/S (FA1D0BWP)                     0.07 *     0.84 f
  node1/mult_50_4/S4_2/S (FA1D0BWP)                       0.05 *     0.90 r
  U3400/Z (XOR2D0BWP)                                     0.04 *     0.94 f
  U11834/ZN (CKND2D0BWP)                                  0.03 *     0.96 r
  U15871/ZN (IND2D0BWP)                                   0.02 *     0.99 f
  U942/ZN (CKND0BWP)                                      0.02 *     1.00 r
  U940/ZN (CKND2D0BWP)                                    0.02 *     1.02 f
  U941/ZN (CKND2D1BWP)                                    0.02 *     1.04 r
  node1/add_1_root_add_0_root_add_50_3/U1_6/CO (FA1D0BWP)
                                                          0.07 *     1.11 r
  node1/add_1_root_add_0_root_add_50_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.15 r
  node1/add_1_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.04 *     1.19 r
  node1/add_1_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.05 *     1.24 r
  U1137/Z (CKXOR2D1BWP)                                   0.05 *     1.28 f
  node1/add_0_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.06 *     1.35 f
  node1/add_0_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.39 f
  node1/add_0_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.43 f
  node1/add_0_root_add_0_root_add_50_3/U1_13/CO (FA1D2BWP)
                                                          0.03 *     1.46 f
  node1/add_0_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_50_3/U1_15/CO (FA1D2BWP)
                                                          0.03 *     1.53 f
  node1/add_0_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.57 f
  node1/add_0_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.61 f
  node1/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node1/add_0_root_add_0_root_add_50_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.69 r
  U12499/ZN (IOA21D0BWP)                                  0.04 *     1.73 r
  node1/mul3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.73 r
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul3_reg[19]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_208_2/U1_2/CO (FA1D1BWP)                 0.03 *     0.33 f
  add_1_root_add_208_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.37 f
  add_1_root_add_208_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.41 f
  add_1_root_add_208_2/U1_5/S (FA1D0BWP)                  0.07 *     0.48 r
  add_0_root_add_208_2/U1_5/S (FA1D1BWP)                  0.07 *     0.55 r
  U376/Z (BUFFD2BWP)                                      0.03 *     0.58 r
  U14216/ZN (CKND2D1BWP)                                  0.04 *     0.62 f
  U446/ZN (CKND1BWP)                                      0.04 *     0.66 r
  U18116/ZN (CKND2D0BWP)                                  0.02 *     0.68 f
  U490/Z (XOR2D0BWP)                                      0.04 *     0.72 r
  node1/mult_51_4/S2_2_3/CO (FA1D0BWP)                    0.04 *     0.77 r
  node1/mult_51_4/S2_3_3/S (FA1D0BWP)                     0.07 *     0.84 f
  node1/mult_51_4/S4_2/S (FA1D0BWP)                       0.06 *     0.90 r
  U2995/Z (XOR2D0BWP)                                     0.04 *     0.94 f
  U11844/ZN (CKND2D0BWP)                                  0.02 *     0.97 r
  U15886/ZN (IND2D1BWP)                                   0.02 *     0.98 f
  U1062/ZN (CKND0BWP)                                     0.01 *     1.00 r
  U1060/ZN (CKND2D1BWP)                                   0.01 *     1.01 f
  U1061/ZN (CKND2D1BWP)                                   0.03 *     1.04 r
  node1/add_1_root_add_0_root_add_51_3/U1_6/S (FA1D0BWP)
                                                          0.09 *     1.12 f
  node1/add_0_root_add_0_root_add_51_3/U1_6/CO (FA1D0BWP)
                                                          0.06 *     1.19 f
  node1/add_0_root_add_0_root_add_51_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.23 f
  node1/add_0_root_add_0_root_add_51_3/U1_8/CO (FA1D2BWP)
                                                          0.03 *     1.26 f
  node1/add_0_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04 *     1.31 f
  node1/add_0_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.35 f
  node1/add_0_root_add_0_root_add_51_3/U1_11/CO (FA1D2BWP)
                                                          0.03 *     1.38 f
  node1/add_0_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.42 f
  node1/add_0_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.46 f
  node1/add_0_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node1/add_0_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.58 f
  node1/add_0_root_add_0_root_add_51_3/U1_17/CO (FA1D1BWP)
                                                          0.03 *     1.61 f
  node1/add_0_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node1/add_0_root_add_0_root_add_51_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.70 r
  U12500/ZN (IOA21D0BWP)                                  0.04 *     1.73 r
  node1/mul4_reg[19]/D (EDFQD1BWP)                        0.00 *     1.73 r
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul4_reg[19]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y6_node0_p4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  y6_node0_p4_reg[1]/CP (DFQD1BWP)                        0.00       0.06 r
  y6_node0_p4_reg[1]/Q (DFQD1BWP)                         0.09       0.15 f
  r314/U1_1/CO (FA1D0BWP)                                 0.07 *     0.22 f
  r314/U1_2/CO (FA1D0BWP)                                 0.04 *     0.26 f
  r314/U1_3/CO (FA1D0BWP)                                 0.04 *     0.30 f
  r314/U1_4/CO (FA1D0BWP)                                 0.04 *     0.34 f
  r314/U1_5/CO (FA1D0BWP)                                 0.04 *     0.38 f
  r314/U1_6/CO (FA1D0BWP)                                 0.04 *     0.42 f
  r314/U1_7/CO (FA1D0BWP)                                 0.04 *     0.46 f
  r314/U1_8/CO (FA1D0BWP)                                 0.04 *     0.50 f
  r314/U1_9/CO (FA1D0BWP)                                 0.04 *     0.54 f
  r314/U1_10/S (FA1D0BWP)                                 0.06 *     0.60 r
  add_0_root_add_192_2/U1_10/S (FA1D0BWP)                 0.08 *     0.68 f
  U14500/ZN (CKND2D1BWP)                                  0.04 *     0.71 r
  U562/ZN (CKND1BWP)                                      0.03 *     0.74 f
  U18197/ZN (CKND2D0BWP)                                  0.03 *     0.77 r
  U5966/Z (XOR2D0BWP)                                     0.04 *     0.81 f
  node0/mult_49_3/S2_2_8/S (FA1D0BWP)                     0.05 *     0.86 r
  node0/mult_49_3/S2_3_7/S (FA1D0BWP)                     0.05 *     0.91 f
  node0/mult_49_3/S4_6/S (FA1D0BWP)                       0.06 *     0.97 r
  U8315/Z (XOR2D0BWP)                                     0.05 *     1.02 f
  U12046/ZN (CKND2D0BWP)                                  0.03 *     1.04 r
  U12026/ZN (OAI21D0BWP)                                  0.03 *     1.07 f
  U8312/Z (CKXOR2D1BWP)                                   0.07 *     1.15 r
  node0/add_2_root_add_0_root_add_49_3/U1_10/S (FA1D0BWP)
                                                          0.09 *     1.23 f
  node0/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.08 *     1.31 f
  node0/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.36 f
  node0/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.05 *     1.40 f
  U905/ZN (ND2D1BWP)                                      0.02 *     1.42 r
  U909/ZN (ND3D1BWP)                                      0.02 *     1.44 f
  node0/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.48 f
  node0/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.52 f
  node0/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D2BWP)
                                                          0.04 *     1.56 f
  U198/ZN (CKND2D1BWP)                                    0.02 *     1.58 r
  U206/ZN (ND3D2BWP)                                      0.02 *     1.60 f
  node0/add_0_root_add_0_root_add_49_3/U1_18/S (FA1D0BWP)
                                                          0.05 *     1.65 r
  U12752/ZN (IOA21D1BWP)                                  0.06 *     1.72 r
  node0/mul2_reg[18]/D (EDFQD1BWP)                        0.00 *     1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul2_reg[18]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: node1/mul4_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node1/mul4_reg[12]/CP (EDFQD2BWP)                       0.00       0.06 r
  node1/mul4_reg[12]/Q (EDFQD2BWP)                        0.10       0.16 f
  U18232/ZN (INR2XD1BWP)                                  0.04 *     0.20 r
  U10441/Z (AN2D2BWP)                                     0.06 *     0.25 r
  add_0_root_add_198_2/U1_1/CO (FA1D0BWP)                 0.09 *     0.34 r
  add_0_root_add_198_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.38 r
  add_0_root_add_198_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.42 r
  add_0_root_add_198_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.46 r
  add_0_root_add_198_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.50 r
  add_0_root_add_198_2/U1_6/CO (FA1D0BWP)                 0.04 *     0.53 r
  add_0_root_add_198_2/U1_7/CO (FA1D0BWP)                 0.04 *     0.57 r
  add_0_root_add_198_2/U1_8/CO (FA1D0BWP)                 0.04 *     0.61 r
  add_0_root_add_198_2/U1_9/CO (FA1D0BWP)                 0.04 *     0.65 r
  add_0_root_add_198_2/U1_10/S (FA1D0BWP)                 0.04 *     0.69 f
  U14536/ZN (CKND2D1BWP)                                  0.03 *     0.73 r
  U573/ZN (CKND0BWP)                                      0.04 *     0.77 f
  U18226/ZN (CKND2D0BWP)                                  0.03 *     0.80 r
  U5099/Z (XOR2D0BWP)                                     0.04 *     0.84 f
  node0/mult_51_4/S2_2_8/S (FA1D0BWP)                     0.05 *     0.89 r
  node0/mult_51_4/S2_3_7/S (FA1D0BWP)                     0.05 *     0.94 f
  node0/mult_51_4/S4_6/S (FA1D0BWP)                       0.05 *     0.99 r
  U7435/Z (XOR2D0BWP)                                     0.05 *     1.04 f
  U12093/ZN (CKND2D0BWP)                                  0.03 *     1.07 r
  U12053/ZN (OAI21D0BWP)                                  0.02 *     1.09 f
  U7432/Z (XOR2D0BWP)                                     0.07 *     1.16 r
  node0/add_1_root_add_0_root_add_51_3/U1_10/S (FA1D0BWP)
                                                          0.09 *     1.25 f
  node0/add_0_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.06 *     1.31 f
  node0/add_0_root_add_0_root_add_51_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.34 f
  node0/add_0_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.38 f
  node0/add_0_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.43 f
  node0/add_0_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.46 f
  node0/add_0_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.50 f
  node0/add_0_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node0/add_0_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.58 f
  node0/add_0_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.62 f
  node0/add_0_root_add_0_root_add_51_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node0/add_0_root_add_0_root_add_51_3/U1_20/Z (XOR3D1BWP)
                                                          0.04 *     1.69 r
  U13478/ZN (IOA21D0BWP)                                  0.03 *     1.72 r
  node0/mul4_reg[20]/D (EDFQD1BWP)                        0.00 *     1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul4_reg[20]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node1/out_comp_ready_reg/CP (DFCNQD4BWP)                0.00       0.06 r
  node1/out_comp_ready_reg/Q (DFCNQD4BWP)                 0.09       0.15 r
  U18202/ZN (INR2D4BWP)                                   0.04 *     0.19 r
  U10430/Z (CKAN2D0BWP)                                   0.06 *     0.25 r
  add_0_root_add_197_2/U1_1/CO (FA1D0BWP)                 0.09 *     0.33 r
  add_0_root_add_197_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.37 r
  add_0_root_add_197_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.41 r
  add_0_root_add_197_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.46 r
  add_0_root_add_197_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.49 r
  add_0_root_add_197_2/U1_6/S (FA1D0BWP)                  0.04 *     0.53 r
  U14694/ZN (CKND2D1BWP)                                  0.05 *     0.58 f
  U442/ZN (CKND0BWP)                                      0.05 *     0.64 r
  U18330/ZN (CKND2D0BWP)                                  0.03 *     0.67 f
  U5581/Z (XOR2D0BWP)                                     0.05 *     0.71 r
  node0/mult_50_3/S2_2_4/S (FA1D0BWP)                     0.04 *     0.76 f
  node0/mult_50_3/S2_3_3/S (FA1D0BWP)                     0.05 *     0.81 r
  node0/mult_50_3/S4_2/S (FA1D0BWP)                       0.05 *     0.86 f
  U7966/Z (XOR2D0BWP)                                     0.04 *     0.90 r
  U12208/ZN (NR2D0BWP)                                    0.02 *     0.91 f
  U16311/ZN (IND2D0BWP)                                   0.03 *     0.94 f
  U7961/Z (XOR2D0BWP)                                     0.05 *     0.99 r
  node0/add_2_root_add_0_root_add_50_3/U1_6/S (FA1D0BWP)
                                                          0.09 *     1.08 f
  node0/add_0_root_add_0_root_add_50_3/U1_6/CO (FA1D0BWP)
                                                          0.08 *     1.17 f
  node0/add_0_root_add_0_root_add_50_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.20 f
  node0/add_0_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.04 *     1.24 f
  node0/add_0_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04 *     1.28 f
  node0/add_0_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.33 f
  node0/add_0_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.37 f
  node0/add_0_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.41 f
  node0/add_0_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.45 f
  node0/add_0_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.49 f
  node0/add_0_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.53 f
  node0/add_0_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.57 f
  node0/add_0_root_add_0_root_add_50_3/U1_17/CO (FA1D1BWP)
                                                          0.03 *     1.60 f
  node0/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.64 f
  node0/add_0_root_add_0_root_add_50_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.69 r
  U12757/ZN (IOA21D0BWP)                                  0.03 *     1.72 r
  node0/mul3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul3_reg[19]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: y6_node0_p4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  y6_node0_p4_reg[1]/CP (DFQD1BWP)                        0.00       0.06 r
  y6_node0_p4_reg[1]/Q (DFQD1BWP)                         0.09       0.15 f
  r314/U1_1/CO (FA1D0BWP)                                 0.07 *     0.22 f
  r314/U1_2/CO (FA1D0BWP)                                 0.04 *     0.26 f
  r314/U1_3/CO (FA1D0BWP)                                 0.04 *     0.30 f
  r314/U1_4/CO (FA1D0BWP)                                 0.04 *     0.34 f
  r314/U1_5/CO (FA1D0BWP)                                 0.04 *     0.38 f
  r314/U1_6/CO (FA1D0BWP)                                 0.04 *     0.42 f
  r314/U1_7/CO (FA1D0BWP)                                 0.04 *     0.46 f
  r314/U1_8/CO (FA1D0BWP)                                 0.04 *     0.50 f
  r314/U1_9/CO (FA1D0BWP)                                 0.04 *     0.54 f
  r314/U1_10/S (FA1D0BWP)                                 0.06 *     0.60 r
  add_0_root_add_192_2/U1_10/S (FA1D0BWP)                 0.08 *     0.68 f
  U14500/ZN (CKND2D1BWP)                                  0.04 *     0.71 r
  U562/ZN (CKND1BWP)                                      0.03 *     0.74 f
  U18197/ZN (CKND2D0BWP)                                  0.03 *     0.77 r
  U5966/Z (XOR2D0BWP)                                     0.04 *     0.81 f
  node0/mult_49_3/S2_2_8/S (FA1D0BWP)                     0.05 *     0.86 r
  node0/mult_49_3/S2_3_7/S (FA1D0BWP)                     0.05 *     0.91 f
  node0/mult_49_3/S4_6/S (FA1D0BWP)                       0.06 *     0.97 r
  U8315/Z (XOR2D0BWP)                                     0.05 *     1.02 f
  U12046/ZN (CKND2D0BWP)                                  0.03 *     1.04 r
  U12026/ZN (OAI21D0BWP)                                  0.03 *     1.07 f
  U8312/Z (CKXOR2D1BWP)                                   0.07 *     1.15 r
  node0/add_2_root_add_0_root_add_49_3/U1_10/S (FA1D0BWP)
                                                          0.09 *     1.23 f
  node0/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.08 *     1.31 f
  node0/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.36 f
  node0/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.05 *     1.40 f
  U905/ZN (ND2D1BWP)                                      0.02 *     1.42 r
  U909/ZN (ND3D1BWP)                                      0.02 *     1.44 f
  node0/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.48 f
  node0/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.52 f
  node0/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D2BWP)
                                                          0.04 *     1.56 f
  U194/Z (XOR3D0BWP)                                      0.10 *     1.66 r
  U12753/ZN (IOA21D2BWP)                                  0.06 *     1.71 r
  node0/mul2_reg[17]/D (EDFQD1BWP)                        0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul2_reg[17]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: y6_node0_p4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  y6_node0_p4_reg[1]/CP (DFQD1BWP)                        0.00       0.06 r
  y6_node0_p4_reg[1]/Q (DFQD1BWP)                         0.09       0.15 f
  r314/U1_1/CO (FA1D0BWP)                                 0.07 *     0.22 f
  r314/U1_2/CO (FA1D0BWP)                                 0.04 *     0.26 f
  r314/U1_3/CO (FA1D0BWP)                                 0.04 *     0.30 f
  r314/U1_4/CO (FA1D0BWP)                                 0.04 *     0.34 f
  r314/U1_5/CO (FA1D0BWP)                                 0.04 *     0.38 f
  r314/U1_6/CO (FA1D0BWP)                                 0.04 *     0.42 f
  r314/U1_7/CO (FA1D0BWP)                                 0.04 *     0.46 f
  r314/U1_8/S (FA1D0BWP)                                  0.06 *     0.52 r
  add_0_root_add_192_2/U1_8/S (FA1D0BWP)                  0.08 *     0.60 f
  U1156/ZN (CKND2D1BWP)                                   0.03 *     0.63 r
  U472/ZN (CKND1BWP)                                      0.03 *     0.66 f
  U18239/ZN (CKND2D1BWP)                                  0.02 *     0.68 r
  U6349/Z (XOR2D0BWP)                                     0.04 *     0.72 f
  node0/mult_48_3/S2_2_6/S (FA1D0BWP)                     0.05 *     0.77 r
  node0/mult_48_3/S2_3_5/S (FA1D0BWP)                     0.05 *     0.81 f
  node0/mult_48_3/S4_4/S (FA1D0BWP)                       0.06 *     0.87 r
  U8741/Z (XOR2D0BWP)                                     0.04 *     0.91 f
  U12117/ZN (NR2D0BWP)                                    0.03 *     0.95 r
  U13525/ZN (IND2D0BWP)                                   0.03 *     0.97 r
  U8736/Z (XOR2D0BWP)                                     0.08 *     1.05 r
  node0/add_2_root_add_0_root_add_48_3/U1_8/S (FA1D0BWP)
                                                          0.12 *     1.17 f
  node0/add_0_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.09 *     1.26 f
  node0/add_0_root_add_0_root_add_48_3/U1_9/CO (FA1D1BWP)
                                                          0.03 *     1.29 f
  node0/add_0_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.33 f
  node0/add_0_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.37 f
  node0/add_0_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.41 f
  node0/add_0_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.45 f
  node0/add_0_root_add_0_root_add_48_3/U1_14/CO (FA1D1BWP)
                                                          0.03 *     1.49 f
  node0/add_0_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.53 f
  node0/add_0_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.57 f
  node0/add_0_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.60 f
  node0/add_0_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.65 f
  node0/add_0_root_add_0_root_add_48_3/U1_19/S (FA1D1BWP)
                                                          0.04 *     1.68 r
  U12745/ZN (IOA21D0BWP)                                  0.03 *     1.72 r
  node0/mul1_reg[19]/D (EDFQD1BWP)                        0.00 *     1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node0/mul1_reg[19]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_203_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_203_2/U1_2/S (FA1D0BWP)                  0.06 *     0.35 r
  add_0_root_add_203_2/U1_2/S (FA1D1BWP)                  0.09 *     0.44 r
  U14482/ZN (CKND2D0BWP)                                  0.07 *     0.50 f
  U347/ZN (CKND0BWP)                                      0.06 *     0.57 r
  U14484/ZN (CKND2D0BWP)                                  0.04 *     0.61 f
  U1428/Z (XOR2D0BWP)                                     0.06 *     0.66 r
  node1/mult_49_4/S2_2_1/CO (FA1D0BWP)                    0.04 *     0.70 r
  node1/mult_49_4/S2_3_1/CO (FA1D0BWP)                    0.07 *     0.77 r
  node1/mult_49_4/S4_1/S (FA1D0BWP)                       0.08 *     0.85 f
  U3786/Z (XOR2D0BWP)                                     0.05 *     0.90 r
  U36/Z (AO21D0BWP)                                       0.03 *     0.92 r
  U38/Z (CKAN2D0BWP)                                      0.04 *     0.97 r
  node1/add_1_root_add_0_root_add_49_3/U1_5/S (FA1D0BWP)
                                                          0.09 *     1.06 f
  node1/add_0_root_add_0_root_add_49_3/U1_5/CO (FA1D0BWP)
                                                          0.07 *     1.13 f
  node1/add_0_root_add_0_root_add_49_3/U1_6/CO (FA1D0BWP)
                                                          0.04 *     1.17 f
  node1/add_0_root_add_0_root_add_49_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.21 f
  node1/add_0_root_add_0_root_add_49_3/U1_8/CO (FA1D0BWP)
                                                          0.05 *     1.26 f
  node1/add_0_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.05 *     1.31 f
  node1/add_0_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.36 f
  node1/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.05 *     1.40 f
  node1/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D2BWP)
                                                          0.04 *     1.44 f
  U1270/ZN (ND2D1BWP)                                     0.01 *     1.45 r
  U1271/ZN (ND3D1BWP)                                     0.02 *     1.48 f
  node1/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D2BWP)
                                                          0.03 *     1.51 f
  node1/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.55 f
  node1/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.59 f
  node1/add_0_root_add_0_root_add_49_3/U1_17/CO (FA1D2BWP)
                                                          0.03 *     1.62 f
  node1/add_0_root_add_0_root_add_49_3/U1_18/S (FA1D0BWP)
                                                          0.05 *     1.67 r
  U12523/ZN (IOA21D0BWP)                                  0.04 *     1.71 r
  node1/mul2_reg[18]/D (EDFQD1BWP)                        0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul2_reg[18]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08       0.14 r
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 r
  U17998/ZN (INR2XD4BWP)                                  0.03 *     0.20 r
  U10428/Z (AN2D8BWP)                                     0.04 *     0.23 r
  add_1_root_add_200_2/U1_1/S (FA1D0BWP)                  0.09 *     0.32 f
  add_0_root_add_200_2/U1_1/CO (FA1D4BWP)                 0.07 *     0.39 f
  U1274/ZN (ND2D1BWP)                                     0.01 *     0.40 r
  U1276/ZN (ND3D1BWP)                                     0.03 *     0.43 f
  add_0_root_add_200_2/U1_3/CO (FA1D2BWP)                 0.03 *     0.46 f
  add_0_root_add_200_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.50 f
  add_0_root_add_200_2/U1_5/S (FA1D0BWP)                  0.05 *     0.55 r
  U14164/ZN (CKND2D1BWP)                                  0.03 *     0.58 f
  U471/ZN (CKND1BWP)                                      0.03 *     0.62 r
  U18091/ZN (CKND2D0BWP)                                  0.03 *     0.64 f
  U2099/Z (XOR2D0BWP)                                     0.05 *     0.69 r
  node1/mult_48/S2_2_3/CO (FA1D0BWP)                      0.05 *     0.74 r
  node1/mult_48/S2_3_3/S (FA1D0BWP)                       0.08 *     0.81 f
  node1/mult_48/S4_2/S (FA1D0BWP)                         0.06 *     0.87 r
  U4481/Z (XOR2D0BWP)                                     0.05 *     0.92 f
  U11789/ZN (CKND2D0BWP)                                  0.03 *     0.95 r
  U11323/ZN (IND2D0BWP)                                   0.02 *     0.97 f
  U4476/Z (XOR2D0BWP)                                     0.06 *     1.04 r
  node1/add_2_root_add_0_root_add_48_3/U1_6/CO (FA1D1BWP)
                                                          0.08 *     1.11 r
  node1/add_2_root_add_0_root_add_48_3/U1_7/CO (FA1D1BWP)
                                                          0.03 *     1.14 r
  node1/add_2_root_add_0_root_add_48_3/U1_8/CO (FA1D0BWP)
                                                          0.04 *     1.18 r
  node1/add_2_root_add_0_root_add_48_3/U1_9/S (FA1D0BWP)
                                                          0.06 *     1.23 f
  node1/add_0_root_add_0_root_add_48_3/U1_9/CO (FA1D1BWP)
                                                          0.08 *     1.32 f
  node1/add_0_root_add_0_root_add_48_3/U1_10/CO (FA1D1BWP)
                                                          0.04 *     1.35 f
  node1/add_0_root_add_0_root_add_48_3/U1_11/CO (FA1D1BWP)
                                                          0.03 *     1.39 f
  node1/add_0_root_add_0_root_add_48_3/U1_12/CO (FA1D2BWP)
                                                          0.03 *     1.42 f
  node1/add_0_root_add_0_root_add_48_3/U1_13/CO (FA1D1BWP)
                                                          0.04 *     1.46 f
  node1/add_0_root_add_0_root_add_48_3/U1_14/CO (FA1D1BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node1/add_0_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.58 f
  node1/add_0_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.62 f
  node1/add_0_root_add_0_root_add_48_3/U1_18/S (FA1D0BWP)
                                                          0.05 *     1.66 r
  U12524/ZN (IOA21D0BWP)                                  0.04 *     1.70 r
  node1/mul1_reg[18]/D (EDFQD1BWP)                        0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul1_reg[18]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.06 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.09       0.15 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.17 f
  U18021/ZN (INR2XD4BWP)                                  0.04 *     0.21 f
  U10450/Z (AN2D4BWP)                                     0.03 *     0.24 f
  add_1_root_add_208_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.29 f
  add_1_root_add_208_2/U1_2/CO (FA1D1BWP)                 0.03 *     0.33 f
  add_1_root_add_208_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.37 f
  add_1_root_add_208_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.41 f
  add_1_root_add_208_2/U1_5/S (FA1D0BWP)                  0.07 *     0.48 r
  add_0_root_add_208_2/U1_5/S (FA1D1BWP)                  0.07 *     0.55 r
  U376/Z (BUFFD2BWP)                                      0.03 *     0.58 r
  U14216/ZN (CKND2D1BWP)                                  0.04 *     0.62 f
  U446/ZN (CKND1BWP)                                      0.04 *     0.66 r
  U18116/ZN (CKND2D0BWP)                                  0.02 *     0.68 f
  U490/Z (XOR2D0BWP)                                      0.04 *     0.72 r
  node1/mult_51_4/S2_2_3/CO (FA1D0BWP)                    0.04 *     0.77 r
  node1/mult_51_4/S2_3_3/S (FA1D0BWP)                     0.07 *     0.84 f
  node1/mult_51_4/S4_2/S (FA1D0BWP)                       0.06 *     0.90 r
  U2995/Z (XOR2D0BWP)                                     0.04 *     0.94 f
  U11844/ZN (CKND2D0BWP)                                  0.02 *     0.97 r
  U15886/ZN (IND2D1BWP)                                   0.02 *     0.98 f
  U1062/ZN (CKND0BWP)                                     0.01 *     1.00 r
  U1060/ZN (CKND2D1BWP)                                   0.01 *     1.01 f
  U1061/ZN (CKND2D1BWP)                                   0.03 *     1.04 r
  node1/add_1_root_add_0_root_add_51_3/U1_6/S (FA1D0BWP)
                                                          0.09 *     1.12 f
  node1/add_0_root_add_0_root_add_51_3/U1_6/CO (FA1D0BWP)
                                                          0.06 *     1.19 f
  node1/add_0_root_add_0_root_add_51_3/U1_7/CO (FA1D0BWP)
                                                          0.04 *     1.23 f
  node1/add_0_root_add_0_root_add_51_3/U1_8/CO (FA1D2BWP)
                                                          0.03 *     1.26 f
  node1/add_0_root_add_0_root_add_51_3/U1_9/CO (FA1D0BWP)
                                                          0.04 *     1.31 f
  node1/add_0_root_add_0_root_add_51_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.35 f
  node1/add_0_root_add_0_root_add_51_3/U1_11/CO (FA1D2BWP)
                                                          0.03 *     1.38 f
  node1/add_0_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.42 f
  node1/add_0_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.46 f
  node1/add_0_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.50 f
  node1/add_0_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node1/add_0_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.58 f
  node1/add_0_root_add_0_root_add_51_3/U1_17/CO (FA1D1BWP)
                                                          0.03 *     1.61 f
  node1/add_0_root_add_0_root_add_51_3/U1_18/S (FA1D0BWP)
                                                          0.05 *     1.66 r
  U12548/ZN (IOA21D0BWP)                                  0.04 *     1.70 r
  node1/mul4_reg[18]/D (EDFQD1BWP)                        0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.06       1.94
  clock uncertainty                                      -0.15       1.79
  node1/mul4_reg[18]/CP (EDFQD1BWP)                       0.00       1.79 r
  library setup time                                     -0.04       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
