//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 8 .b8 box_min[24];
.const .align 8 .b8 box_max[24];
.const .align 8 .f64 sigt;
.const .align 4 .u32 dirDimNum;
.const .align 4 .b8 uDimProd[20];
.const .align 4 .b8 lDim[20];
.const .align 4 .b8 vDim[20];
.const .align 8 .b8 lMixtureAlpha[256];
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4_(
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_0,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_1,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_2,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_3,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_4,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_5,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_6,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_7,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_8,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_9,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_10,
	.param .u64 _Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_11
)
{
	.local .align 4 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<116>;
	.reg .f64 	%fd<293>;
	.reg .b64 	%rd<65>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_0];
	ld.param.u64 	%rd4, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_1];
	ld.param.u64 	%rd5, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_2];
	ld.param.u64 	%rd6, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_3];
	ld.param.u64 	%rd7, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_4];
	ld.param.u64 	%rd8, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_5];
	ld.param.u64 	%rd9, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_6];
	ld.param.u64 	%rd10, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_7];
	ld.param.u64 	%rd11, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_8];
	ld.param.u64 	%rd12, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_9];
	ld.param.u64 	%rd13, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_10];
	ld.param.u64 	%rd14, [_Z13integrateMultP7double2PKdS2_PKS_S4_S4_S4_S4_S4_S4_S4_S4__param_11];
	mov.u32 	%r19, %ntid.x;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r1, %r19, %r20, %r21;
	ld.const.u32 	%r22, [uDimProd+16];
	setp.ge.s32	%p1, %r1, %r22;
	@%p1 bra 	BB0_28;

	cvta.to.global.u64 	%rd15, %rd5;
	cvta.to.global.u64 	%rd16, %rd4;
	add.u64 	%rd18, %SPL, 4;
	ld.const.u32 	%r23, [uDimProd+12];
	div.s32 	%r2, %r1, %r23;
	st.local.u32 	[%rd18+16], %r2;
	mul.lo.s32 	%r24, %r23, %r2;
	sub.s32 	%r25, %r1, %r24;
	ld.const.u32 	%r26, [uDimProd+8];
	div.s32 	%r3, %r25, %r26;
	st.local.u32 	[%rd18+12], %r3;
	mul.lo.s32 	%r27, %r26, %r3;
	sub.s32 	%r28, %r25, %r27;
	ld.const.u32 	%r29, [uDimProd+4];
	div.s32 	%r4, %r28, %r29;
	st.local.u32 	[%rd18+8], %r4;
	mul.lo.s32 	%r30, %r29, %r4;
	sub.s32 	%r31, %r28, %r30;
	ld.const.u32 	%r32, [uDimProd];
	div.s32 	%r5, %r31, %r32;
	st.local.u32 	[%rd18+4], %r5;
	rem.s32 	%r6, %r1, %r32;
	st.local.u32 	[%rd18], %r6;
	ld.const.u32 	%r7, [lDim];
	ld.const.u32 	%r33, [dirDimNum];
	add.s32 	%r34, %r33, -2;
	mul.wide.s32 	%rd19, %r34, 4;
	add.s64 	%rd20, %rd18, %rd19;
	add.s32 	%r35, %r33, -1;
	mul.wide.s32 	%rd21, %r35, 4;
	mov.u64 	%rd22, vDim;
	add.s64 	%rd23, %rd22, %rd21;
	ld.const.u32 	%r36, [%rd23];
	ld.local.u32 	%r37, [%rd20];
	mad.lo.s32 	%r38, %r3, %r36, %r37;
	mul.lo.s32 	%r39, %r2, 3;
	mul.wide.s32 	%rd24, %r39, 8;
	add.s64 	%rd1, %rd15, %rd24;
	mul.lo.s32 	%r40, %r38, 3;
	mul.wide.s32 	%rd25, %r40, 8;
	add.s64 	%rd2, %rd16, %rd25;
	ld.global.f64 	%fd1, [%rd2];
	setp.gtu.f64	%p2, %fd1, 0d0000000000000000;
	@%p2 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_3:
	ld.const.f64 	%fd278, [box_max];
	ld.global.f64 	%fd277, [%rd1];
	mov.f64 	%fd279, %fd277;
	bra.uni 	BB0_4;

BB0_2:
	ld.global.f64 	%fd277, [%rd1];
	ld.const.f64 	%fd279, [box_min];
	mov.f64 	%fd278, %fd277;

BB0_4:
	abs.f64 	%fd9, %fd1;
	ld.global.f64 	%fd10, [%rd2+8];
	setp.gtu.f64	%p3, %fd10, 0d0000000000000000;
	@%p3 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	ld.const.f64 	%fd281, [box_max+8];
	ld.global.f64 	%fd280, [%rd1+8];
	mov.f64 	%fd282, %fd280;
	bra.uni 	BB0_7;

BB0_5:
	ld.global.f64 	%fd280, [%rd1+8];
	ld.const.f64 	%fd282, [box_min+8];
	mov.f64 	%fd281, %fd280;

BB0_7:
	abs.f64 	%fd18, %fd10;
	ld.global.f64 	%fd19, [%rd2+16];
	setp.gtu.f64	%p4, %fd19, 0d0000000000000000;
	sub.f64 	%fd71, %fd278, %fd279;
	div.rn.f64 	%fd20, %fd71, %fd9;
	@%p4 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	ld.const.f64 	%fd284, [box_max+16];
	ld.global.f64 	%fd283, [%rd1+16];
	mov.f64 	%fd285, %fd283;
	bra.uni 	BB0_10;

BB0_8:
	ld.global.f64 	%fd283, [%rd1+16];
	ld.const.f64 	%fd285, [box_min+16];
	mov.f64 	%fd284, %fd283;

BB0_10:
	cvta.to.global.u64 	%rd26, %rd14;
	cvta.to.global.u64 	%rd27, %rd13;
	cvta.to.global.u64 	%rd28, %rd12;
	cvta.to.global.u64 	%rd29, %rd11;
	ld.const.u32 	%r41, [lDim+4];
	mul.lo.s32 	%r42, %r41, %r7;
	ld.const.u32 	%r43, [lDim+8];
	mul.lo.s32 	%r44, %r42, %r43;
	ld.const.u32 	%r45, [lDim+12];
	mul.lo.s32 	%r46, %r44, %r45;
	ld.const.u32 	%r47, [lDim+16];
	ld.const.u32 	%r48, [vDim+4];
	ld.const.u32 	%r49, [vDim+8];
	mul.lo.s32 	%r50, %r49, %r48;
	ld.const.u32 	%r51, [vDim+12];
	mul.lo.s32 	%r52, %r50, %r51;
	setp.gt.s32	%p5, %r51, 1;
	selp.b32	%r53, %r50, 0, %p5;
	setp.gt.s32	%p6, %r49, 1;
	selp.b32	%r54, %r48, 0, %p6;
	setp.gt.s32	%p7, %r48, 1;
	selp.b32	%r55, %r6, 0, %p7;
	mad.lo.s32 	%r56, %r54, %r5, %r55;
	mad.lo.s32 	%r57, %r53, %r4, %r56;
	mad.lo.s32 	%r58, %r52, %r3, %r57;
	abs.f64 	%fd72, %fd19;
	sub.f64 	%fd73, %fd284, %fd285;
	div.rn.f64 	%fd74, %fd73, %fd72;
	sub.f64 	%fd75, %fd281, %fd282;
	div.rn.f64 	%fd76, %fd75, %fd18;
	min.f64 	%fd77, %fd20, %fd76;
	min.f64 	%fd78, %fd77, %fd74;
	mul.wide.s32 	%rd30, %r58, 16;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.v2.f64 	{%fd79, %fd80}, [%rd31];
	mul.f64 	%fd82, %fd277, 0d401921FB54442D18;
	sub.f64 	%fd29, %fd80, %fd82;
	add.s64 	%rd32, %rd28, %rd30;
	ld.global.v2.f64 	{%fd83, %fd84}, [%rd32];
	mul.f64 	%fd86, %fd280, 0d401921FB54442D18;
	sub.f64 	%fd31, %fd84, %fd86;
	add.s64 	%rd33, %rd27, %rd30;
	ld.global.v2.f64 	{%fd87, %fd88}, [%rd33];
	mul.f64 	%fd90, %fd283, 0d401921FB54442D18;
	sub.f64 	%fd33, %fd88, %fd90;
	add.s64 	%rd34, %rd26, %rd30;
	ld.global.v2.f64 	{%fd91, %fd92}, [%rd34];
	ld.const.f64 	%fd94, [sigt];
	mul.f64 	%fd95, %fd78, %fd94;
	sub.f64 	%fd35, %fd91, %fd95;
	mul.lo.s32 	%r59, %r46, %r47;
	setp.gt.s32	%p8, %r45, 1;
	selp.b32	%r60, %r44, 0, %p8;
	setp.gt.s32	%p9, %r43, 1;
	selp.b32	%r61, %r42, 0, %p9;
	setp.gt.s32	%p10, %r41, 1;
	selp.b32	%r62, %r7, 0, %p10;
	mul.lo.s32 	%r63, %r62, %r6;
	mad.lo.s32 	%r64, %r61, %r5, %r63;
	mad.lo.s32 	%r65, %r60, %r4, %r64;
	mad.lo.s32 	%r66, %r46, %r3, %r65;
	mad.lo.s32 	%r8, %r59, %r2, %r66;
	setp.lt.s32	%p11, %r7, 1;
	@%p11 bra 	BB0_28;

	mov.f64 	%fd96, 0d7FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd96;
	}
	mov.u32 	%r67, 0;
	cvta.to.global.u64 	%rd35, %rd7;
	cvta.to.global.u64 	%rd38, %rd8;
	cvta.to.global.u64 	%rd40, %rd9;
	cvta.to.global.u64 	%rd52, %rd6;
	cvta.to.global.u64 	%rd55, %rd10;
	cvta.to.global.u64 	%rd62, %rd3;
	mov.u32 	%r114, %r67;

BB0_12:
	add.s32 	%r11, %r8, %r114;
	mul.wide.s32 	%rd36, %r11, 16;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.v2.f64 	{%fd101, %fd102}, [%rd37];
	add.f64 	%fd105, %fd79, %fd101;
	add.f64 	%fd106, %fd29, %fd102;
	sub.f64 	%fd107, %fd105, %fd106;
	add.f64 	%fd108, %fd105, %fd106;
	add.f64 	%fd109, %fd105, %fd105;
	add.s64 	%rd39, %rd38, %rd36;
	ld.global.v2.f64 	{%fd110, %fd111}, [%rd39];
	add.f64 	%fd114, %fd83, %fd110;
	add.f64 	%fd115, %fd31, %fd111;
	sub.f64 	%fd116, %fd114, %fd115;
	add.f64 	%fd117, %fd114, %fd115;
	mul.f64 	%fd118, %fd116, %fd117;
	add.f64 	%fd119, %fd114, %fd114;
	mul.f64 	%fd120, %fd115, %fd119;
	fma.rn.f64 	%fd121, %fd107, %fd108, %fd118;
	fma.rn.f64 	%fd122, %fd106, %fd109, %fd120;
	add.s64 	%rd41, %rd40, %rd36;
	ld.global.v2.f64 	{%fd123, %fd124}, [%rd41];
	add.f64 	%fd127, %fd87, %fd123;
	add.f64 	%fd128, %fd33, %fd124;
	sub.f64 	%fd129, %fd127, %fd128;
	add.f64 	%fd130, %fd127, %fd128;
	add.f64 	%fd131, %fd127, %fd127;
	fma.rn.f64 	%fd132, %fd129, %fd130, %fd121;
	fma.rn.f64 	%fd36, %fd128, %fd131, %fd122;
	abs.f64 	%fd133, %fd132;
	abs.f64 	%fd134, %fd36;
	mov.b64 	 %rd42, %fd134;
	mov.b64 	 %rd43, %fd133;
	min.u64 	%rd44, %rd42, %rd43;
	mov.b64 	 %fd135, %rd44;
	max.u64 	%rd45, %rd43, %rd42;
	mov.b64 	 %fd136, %rd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd136;
	}
	and.b32  	%r70, %r69, -4194304;
	mov.u32 	%r71, 2144337920;
	sub.s32 	%r72, %r71, %r70;
	mov.b64 	%fd137, {%r67, %r72};
	mul.f64 	%fd138, %fd135, %fd137;
	mul.f64 	%fd139, %fd136, %fd137;
	mul.f64 	%fd140, %fd138, %fd138;
	fma.rn.f64 	%fd141, %fd139, %fd139, %fd140;
	mov.f64 	%fd142, 0d7FEFFFFFFFFFFFFF;
	min.f64 	%fd98, %fd141, %fd142;
	// inline asm
	rsqrt.approx.ftz.f64 %fd97, %fd98;
	// inline asm
	mul.rn.f64 	%fd143, %fd97, %fd97;
	neg.f64 	%fd144, %fd143;
	mov.f64 	%fd145, 0d3FF0000000000000;
	fma.rn.f64 	%fd146, %fd98, %fd144, %fd145;
	mov.f64 	%fd147, 0d3FE0000000000000;
	mov.f64 	%fd148, 0d3FD8000000000000;
	fma.rn.f64 	%fd149, %fd148, %fd146, %fd147;
	mul.rn.f64 	%fd150, %fd146, %fd97;
	fma.rn.f64 	%fd151, %fd149, %fd150, %fd97;
	mul.f64 	%fd152, %fd141, %fd151;
	add.s32 	%r73, %r70, 1048576;
	mov.b64 	%fd153, {%r67, %r73};
	mul.f64 	%fd154, %fd152, %fd153;
	setp.eq.f64	%p12, %fd135, 0d0000000000000000;
	selp.f64	%fd155, %fd136, %fd154, %p12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd135;
	}
	setp.lt.u32	%p13, %r74, %r9;
	selp.f64	%fd156, %fd155, %fd135, %p13;
	sqrt.rn.f64 	%fd37, %fd156;
	add.f64 	%fd38, %fd132, %fd156;
	abs.f64 	%fd157, %fd38;
	mov.b64 	 %rd46, %fd157;
	min.u64 	%rd47, %rd42, %rd46;
	mov.b64 	 %fd39, %rd47;
	max.u64 	%rd48, %rd46, %rd42;
	mov.b64 	 %fd40, %rd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd40;
	}
	and.b32  	%r76, %r75, -4194304;
	sub.s32 	%r77, %r71, %r76;
	mov.b64 	%fd158, {%r67, %r77};
	mul.f64 	%fd159, %fd39, %fd158;
	mul.f64 	%fd160, %fd40, %fd158;
	mul.f64 	%fd161, %fd159, %fd159;
	fma.rn.f64 	%fd100, %fd160, %fd160, %fd161;
	// inline asm
	rsqrt.approx.ftz.f64 %fd99, %fd100;
	// inline asm
	mul.rn.f64 	%fd162, %fd99, %fd99;
	neg.f64 	%fd163, %fd162;
	fma.rn.f64 	%fd164, %fd100, %fd163, %fd145;
	fma.rn.f64 	%fd165, %fd148, %fd164, %fd147;
	mul.rn.f64 	%fd166, %fd164, %fd99;
	fma.rn.f64 	%fd167, %fd165, %fd166, %fd99;
	mul.f64 	%fd287, %fd158, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd287;
	}
	setp.lt.u32	%p14, %r78, %r9;
	@%p14 bra 	BB0_17;

	abs.f64 	%fd168, %fd40;
	setp.gtu.f64	%p15, %fd168, 0d7FF0000000000000;
	@%p15 bra 	BB0_15;
	bra.uni 	BB0_14;

BB0_15:
	add.f64 	%fd286, %fd39, %fd40;
	bra.uni 	BB0_16;

BB0_14:
	setp.neu.f64	%p16, %fd40, 0d7FF0000000000000;
	selp.b32	%r79, %r9, 0, %p16;
	mov.u32 	%r80, 0;
	mov.b64 	%fd286, {%r80, %r79};

BB0_16:
	setp.eq.f64	%p17, %fd39, 0d7FF0000000000000;
	selp.f64	%fd287, 0d0000000000000000, %fd286, %p17;

BB0_17:
	mov.f64 	%fd275, 0d3FF0000000000000;
	mul.f64 	%fd169, %fd37, %fd287;
	mul.f64 	%fd47, %fd38, %fd169;
	mul.f64 	%fd48, %fd36, %fd169;
	mul.wide.s32 	%rd49, %r114, 8;
	mov.u64 	%rd50, lMixtureAlpha;
	add.s64 	%rd51, %rd50, %rd49;
	mul.wide.s32 	%rd53, %r2, 16;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.v2.f64 	{%fd170, %fd171}, [%rd54];
	ld.const.f64 	%fd51, [%rd51];
	add.s64 	%rd57, %rd55, %rd36;
	ld.global.v2.f64 	{%fd172, %fd173}, [%rd57];
	add.f64 	%fd176, %fd35, %fd172;
	add.f64 	%fd177, %fd92, %fd173;
	add.f64 	%fd52, %fd47, %fd176;
	add.f64 	%fd289, %fd48, %fd177;
	mov.f64 	%fd178, 0d4338000000000000;
	mov.f64 	%fd179, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd180, %fd52, %fd179, %fd178;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r12, %temp}, %fd180;
	}
	mov.f64 	%fd181, 0dC338000000000000;
	add.rn.f64 	%fd182, %fd180, %fd181;
	mov.f64 	%fd183, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd184, %fd182, %fd183, %fd52;
	mov.f64 	%fd185, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd186, %fd182, %fd185, %fd184;
	mov.f64 	%fd187, 0d3E928AF3FCA213EA;
	mov.f64 	%fd188, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd189, %fd188, %fd186, %fd187;
	mov.f64 	%fd190, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd191, %fd189, %fd186, %fd190;
	mov.f64 	%fd192, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd193, %fd191, %fd186, %fd192;
	mov.f64 	%fd194, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd195, %fd193, %fd186, %fd194;
	mov.f64 	%fd196, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd197, %fd195, %fd186, %fd196;
	mov.f64 	%fd198, 0d3F81111111122322;
	fma.rn.f64 	%fd199, %fd197, %fd186, %fd198;
	mov.f64 	%fd200, 0d3FA55555555502A1;
	fma.rn.f64 	%fd201, %fd199, %fd186, %fd200;
	mov.f64 	%fd202, 0d3FC5555555555511;
	fma.rn.f64 	%fd203, %fd201, %fd186, %fd202;
	mov.f64 	%fd204, 0d3FE000000000000B;
	fma.rn.f64 	%fd205, %fd203, %fd186, %fd204;
	fma.rn.f64 	%fd207, %fd205, %fd186, %fd275;
	fma.rn.f64 	%fd208, %fd207, %fd186, %fd275;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd208;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd208;
	}
	shl.b32 	%r81, %r12, 20;
	add.s32 	%r82, %r14, %r81;
	mov.b64 	%fd288, {%r13, %r82};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd52;
	}
	mov.b32 	 %f2, %r83;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p18, %f1, 0f4086232B;
	@%p18 bra 	BB0_20;

	setp.lt.f64	%p19, %fd52, 0d0000000000000000;
	add.f64 	%fd209, %fd52, 0d7FF0000000000000;
	selp.f64	%fd288, 0d0000000000000000, %fd209, %p19;
	setp.geu.f32	%p20, %f1, 0f40874800;
	@%p20 bra 	BB0_20;

	shr.u32 	%r84, %r12, 31;
	add.s32 	%r85, %r12, %r84;
	shr.s32 	%r86, %r85, 1;
	shl.b32 	%r87, %r86, 20;
	add.s32 	%r88, %r87, %r14;
	mov.b64 	%fd210, {%r13, %r88};
	sub.s32 	%r89, %r12, %r86;
	shl.b32 	%r90, %r89, 20;
	add.s32 	%r91, %r90, 1072693248;
	mov.u32 	%r92, 0;
	mov.b64 	%fd211, {%r92, %r91};
	mul.f64 	%fd288, %fd210, %fd211;

BB0_20:
	mul.f64 	%fd58, %fd51, %fd170;
	mul.f64 	%fd59, %fd51, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd289;
	}
	and.b32  	%r94, %r93, 2147483647;
	setp.ne.s32	%p21, %r94, 2146435072;
	@%p21 bra 	BB0_23;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r95, %temp}, %fd289;
	}
	setp.ne.s32	%p22, %r95, 0;
	@%p22 bra 	BB0_23;

	mov.f64 	%fd212, 0d0000000000000000;
	mul.rn.f64 	%fd289, %fd289, %fd212;

BB0_23:
	mul.f64 	%fd213, %fd289, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r115, %fd213;
	add.u64 	%rd58, %SP, 0;
	add.u64 	%rd59, %SPL, 0;
	st.local.u32 	[%rd59], %r115;
	cvt.rn.f64.s32	%fd214, %r115;
	neg.f64 	%fd215, %fd214;
	mov.f64 	%fd216, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd217, %fd215, %fd216, %fd289;
	mov.f64 	%fd218, 0d3C91A62633145C00;
	fma.rn.f64 	%fd219, %fd215, %fd218, %fd217;
	mov.f64 	%fd220, 0d397B839A252049C0;
	fma.rn.f64 	%fd290, %fd215, %fd220, %fd219;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd289;
	}
	and.b32  	%r97, %r96, 2145386496;
	setp.lt.u32	%p23, %r97, 1105199104;
	@%p23 bra 	BB0_25;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd289;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd58;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd290, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r115, [%rd59];

BB0_25:
	mov.f64 	%fd276, 0d3FF0000000000000;
	mul.rn.f64 	%fd221, %fd290, %fd290;
	mov.f64 	%fd222, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd223, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd224, %fd223, %fd221, %fd222;
	mov.f64 	%fd225, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd226, %fd224, %fd221, %fd225;
	mov.f64 	%fd227, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd228, %fd226, %fd221, %fd227;
	mov.f64 	%fd229, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd230, %fd228, %fd221, %fd229;
	mov.f64 	%fd231, 0d3FA5555555555551;
	fma.rn.f64 	%fd232, %fd230, %fd221, %fd231;
	mov.f64 	%fd233, 0dBFE0000000000000;
	fma.rn.f64 	%fd234, %fd232, %fd221, %fd233;
	fma.rn.f64 	%fd236, %fd234, %fd221, %fd276;
	mov.f64 	%fd237, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd238, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd239, %fd238, %fd221, %fd237;
	mov.f64 	%fd240, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd241, %fd239, %fd221, %fd240;
	mov.f64 	%fd242, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd243, %fd241, %fd221, %fd242;
	mov.f64 	%fd244, 0d3F81111111110818;
	fma.rn.f64 	%fd245, %fd243, %fd221, %fd244;
	mov.f64 	%fd246, 0dBFC5555555555554;
	fma.rn.f64 	%fd247, %fd245, %fd221, %fd246;
	mov.f64 	%fd248, 0d0000000000000000;
	fma.rn.f64 	%fd249, %fd247, %fd221, %fd248;
	fma.rn.f64 	%fd250, %fd249, %fd290, %fd290;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd250;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r99, %temp}, %fd250;
	}
	xor.b32  	%r100, %r98, -2147483648;
	mov.b64 	%fd251, {%r99, %r100};
	and.b32  	%r101, %r115, 1;
	setp.eq.b32	%p24, %r101, 1;
	not.pred 	%p25, %p24;
	selp.f64	%fd291, %fd250, %fd236, %p25;
	selp.f64	%fd292, %fd236, %fd251, %p25;
	and.b32  	%r102, %r115, 2;
	setp.eq.s32	%p26, %r102, 0;
	@%p26 bra 	BB0_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd291;
	}
	xor.b32  	%r104, %r103, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd291;
	}
	mov.b64 	%fd291, {%r105, %r104};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd292;
	}
	xor.b32  	%r107, %r106, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r108, %temp}, %fd292;
	}
	mov.b64 	%fd292, {%r108, %r107};

BB0_27:
	ld.const.u32 	%r113, [lDim];
	mul.f64 	%fd252, %fd48, %fd48;
	fma.rn.f64 	%fd253, %fd47, %fd47, %fd252;
	rcp.rn.f64 	%fd254, %fd253;
	mul.f64 	%fd255, %fd288, %fd291;
	mul.f64 	%fd256, %fd48, %fd255;
	mul.f64 	%fd257, %fd288, %fd292;
	fma.rn.f64 	%fd258, %fd257, %fd47, %fd256;
	mul.f64 	%fd259, %fd254, %fd258;
	mul.f64 	%fd260, %fd48, %fd257;
	neg.f64 	%fd261, %fd260;
	fma.rn.f64 	%fd262, %fd255, %fd47, %fd261;
	mul.f64 	%fd263, %fd254, %fd262;
	mul.f64 	%fd264, %fd59, %fd263;
	neg.f64 	%fd265, %fd264;
	fma.rn.f64 	%fd266, %fd58, %fd259, %fd265;
	mul.f64 	%fd267, %fd59, %fd259;
	fma.rn.f64 	%fd268, %fd58, %fd263, %fd267;
	mul.wide.s32 	%rd63, %r1, 16;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.v2.f64 	{%fd269, %fd270}, [%rd64];
	add.f64 	%fd273, %fd268, %fd270;
	add.f64 	%fd274, %fd266, %fd269;
	st.global.v2.f64 	[%rd64], {%fd274, %fd273};
	add.s32 	%r114, %r114, 1;
	setp.lt.s32	%p27, %r114, %r113;
	@%p27 bra 	BB0_12;

BB0_28:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB1_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB1_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB1_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB1_3;

BB1_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB1_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB1_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB1_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB1_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB1_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB1_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB1_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB1_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB1_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


