

================================================================
== Vitis HLS Report for 'ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s'
================================================================
* Date:           Thu Mar 25 14:57:16 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.133 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1925|     1925| 12.834 us | 12.834 us |  1925|  1925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_index_0 = alloca i32"   --->   Operation 8 'alloca' 'write_index_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%read_index_0 = alloca i32"   --->   Operation 9 'alloca' 'read_index_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i32 %buf1, i32 %buf2, i64, i64, i64"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_48, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_harris_mat_420, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read312"   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read210"   --->   Operation 14 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%flag_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %flag_offset"   --->   Operation 15 'read' 'flag_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bottom_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %bottom"   --->   Operation 16 'read' 'bottom_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mid_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mid"   --->   Operation 17 'read' 'mid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tp_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tp"   --->   Operation 18 'read' 'tp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read111"   --->   Operation 19 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_ind_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %row_ind"   --->   Operation 20 'read' 'row_ind_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width"   --->   Operation 21 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 22 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 23 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8"   --->   Operation 24 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 25 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 26 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "%store_ln88 = store i32 %p_read_8, i32 %read_index_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 27 'store' 'store_ln88' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%store_ln88 = store i32 %p_read, i32 %write_index_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 28 'store' 'store_ln88' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%br_ln88 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.lr.ph324, i11 %add_ln695, void %bb"   --->   Operation 30 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.94ns)   --->   "%icmp_ln88 = icmp_eq  i11 %empty, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 31 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 32 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split, void %._crit_edge.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 33 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 34 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 36 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %flag_offset_read, void %bb433, void %bb434" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 37 'br' 'br_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%read_index_0_load = load i32 %read_index_0, void %store_ln88" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 38 'load' 'read_index_0_load' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln93 = add i32 %read_index_0_load, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 39 'add' 'add_ln93' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.58ns)   --->   "%switch_ln324 = switch i2 %row_ind_read, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 40 'switch' 'switch_ln324' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.58>
ST_2 : Operation 41 [1/1] (0.65ns)   --->   "%store_ln93 = store i32 %add_ln93, i32 %read_index_0, void %store_ln88, i32 %read_index_0_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 41 'store' 'store_ln93' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.65>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %bb433" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 44 [1/1] (1.83ns)   --->   "%tmp_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %thresh_48" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_V' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %empty"   --->   Operation 45 'zext' 'zext_ln538' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64, i64 %zext_ln538"   --->   Operation 46 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i32 %buf1, i64, i64 %zext_ln538"   --->   Operation 47 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i32 %buf2, i64, i64 %zext_ln538"   --->   Operation 48 'getelementptr' 'buf2_addr' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf1_addr"   --->   Operation 49 'store' 'store_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb43423"   --->   Operation 50 'br' 'br_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf_addr"   --->   Operation 51 'store' 'store_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb43423"   --->   Operation 52 'br' 'br_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 0)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf2_addr"   --->   Operation 53 'store' 'store_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read != 0 & row_ind_read != 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb43423"   --->   Operation 54 'br' 'br_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read != 0 & row_ind_read != 1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln538_4 = zext i11 %empty"   --->   Operation 55 'zext' 'zext_ln538_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i32 %buf_r, i64, i64 %zext_ln538_4"   --->   Operation 56 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (1.23ns)   --->   "%buf_load = load i11 %buf_addr_1, void %store_ln324"   --->   Operation 57 'load' 'buf_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%buf1_addr_1 = getelementptr i32 %buf1, i64, i64 %zext_ln538_4"   --->   Operation 58 'getelementptr' 'buf1_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.23ns)   --->   "%buf1_load = load i11 %buf1_addr_1, void %store_ln324"   --->   Operation 59 'load' 'buf1_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%buf2_addr_1 = getelementptr i32 %buf2, i64, i64 %zext_ln538_4"   --->   Operation 60 'getelementptr' 'buf2_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.23ns)   --->   "%buf2_load = load i11 %buf2_addr_1, void %store_ln324"   --->   Operation 61 'load' 'buf2_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 62 [1/1] (0.94ns)   --->   "%icmp_ln874 = icmp_eq  i11 %empty, i11"   --->   Operation 62 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln874, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:104]   --->   Operation 63 'br' 'br_ln104' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%l00_buf3_0 = phi i32, void %.lr.ph324, i32 %call_ret2, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 64 'phi' 'l00_buf3_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%l10_buf_0 = phi i32, void %.lr.ph324, i32 %l10_buf5_0, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 65 'phi' 'l10_buf_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%l10_buf5_0 = phi i32, void %.lr.ph324, i32 %call_ret3, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 66 'phi' 'l10_buf5_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%l20_buf78_0 = phi i32, void %.lr.ph324, i32 %call_ret4, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:100]   --->   Operation 67 'phi' 'l20_buf78_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%l00_buf4_0 = phi i32 %p_read_14, void %.lr.ph324, i32 %call_ret2, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 68 'phi' 'l00_buf4_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%l10_buf6_0 = phi i32 %p_read_13, void %.lr.ph324, i32 %call_ret3, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 69 'phi' 'l10_buf6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%l20_buf8_0 = phi i32 %p_read_12, void %.lr.ph324, i32 %call_ret4, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:100]   --->   Operation 70 'phi' 'l20_buf8_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Array_0 = phi i8 %p_read_11, void %.lr.ph324, i8 %select_ln874, void %bb"   --->   Operation 71 'phi' 'Array_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%P0_0 = phi i8 %p_read_10, void %.lr.ph324, i8, void %bb"   --->   Operation 72 'phi' 'P0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 %p_read_9, void %.lr.ph324, i16, void %bb"   --->   Operation 73 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (1.23ns)   --->   "%buf_load = load i11 %buf_addr_1, void %store_ln324"   --->   Operation 74 'load' 'buf_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 75 [1/2] (1.23ns)   --->   "%buf1_load = load i11 %buf1_addr_1, void %store_ln324"   --->   Operation 75 'load' 'buf1_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 76 [1/2] (1.23ns)   --->   "%buf2_load = load i11 %buf2_addr_1, void %store_ln324"   --->   Operation 76 'load' 'buf2_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 77 [1/1] (0.40ns)   --->   "%buf0_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %tp_read"   --->   Operation 77 'mux' 'buf0_V' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.40ns)   --->   "%buf1_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %mid_read"   --->   Operation 78 'mux' 'buf1_V' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.40ns)   --->   "%buf2_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %bottom_read"   --->   Operation 79 'mux' 'buf2_V' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%call_ret2 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf0_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 80 'call' 'call_ret2' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%call_ret3 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf1_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 81 'call' 'call_ret3' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%call_ret4 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf2_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:100]   --->   Operation 82 'call' 'call_ret4' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 83 [1/1] (1.27ns)   --->   "%call_ret = call i1 @xFSuppressionRad1<1, 5, ap_uint<8> >, i32 %l00_buf3_0, i32 %l10_buf_0, i32 %l10_buf5_0, i32 %call_ret3, i32 %l20_buf78_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:102]   --->   Operation 83 'call' 'call_ret' <Predicate = (!icmp_ln88)> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [1/1] (0.17ns)   --->   "%select_ln874 = select i1 %call_ret, i8, i8"   --->   Operation 84 'select' 'select_ln874' <Predicate = (!icmp_ln88)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%write_index_0_load = load i32 %write_index_0, void %store_ln88" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:110]   --->   Operation 85 'load' 'write_index_0_load' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %i_op_assign, i3"   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%select_ln550 = select i1 %call_ret, i32, i32"   --->   Operation 87 'select' 'select_ln550' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%zext_ln550 = zext i19 %shl_ln"   --->   Operation 88 'zext' 'zext_ln550' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i32 %select_ln550, i32 %zext_ln550"   --->   Operation 89 'shl' 'shl_ln785' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%trunc_ln785 = trunc i32 %shl_ln785"   --->   Operation 90 'trunc' 'trunc_ln785' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.20ns) (out node of the LUT)   --->   "%or_ln1353 = or i8 %trunc_ln785, i8 %P0_0"   --->   Operation 91 'or' 'or_ln1353' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 1.20> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln110 = add i32, i32 %write_index_0_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:110]   --->   Operation 92 'add' 'add_ln110' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.65ns)   --->   "%store_ln110 = store i32 %add_ln110, i32 %write_index_0, i32 %write_index_0_load, void %store_ln88" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:110]   --->   Operation 93 'store' 'store_ln110' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 94 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %out_harris_mat_420, i8 %or_ln1353" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 94 'write' 'write_ln167' <Predicate = (!icmp_ln874)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln874)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%write_index_0_load_1 = load i32 %write_index_0, void %store_ln88"   --->   Operation 96 'load' 'write_index_0_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%read_index_0_load_1 = load i32 %read_index_0, void %store_ln88"   --->   Operation 97 'load' 'read_index_0_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%newret = insertvalue i320, i8 %P0_0"   --->   Operation 98 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i320 %newret, i16 %i_op_assign"   --->   Operation 99 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i320 %newret2, i32 %read_index_0_load_1"   --->   Operation 100 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i320 %newret4, i32 %write_index_0_load_1"   --->   Operation 101 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i320 %newret6, i32 %l00_buf3_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 102 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i320 %newret8, i32 %l10_buf_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 103 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i320 %newret1, i32 %l10_buf5_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 104 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i320 %newret3, i32 %l20_buf78_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 105 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i320 %newret5, i32 %l00_buf4_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 106 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i320 %newret7, i32 %l10_buf6_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 107 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i320 %newret9, i32 %l20_buf8_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 108 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i320 %newret10, i8 %Array_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 109 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln98 = ret i320 %newret11" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 110 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	'alloca' operation ('read_index_0') [21]  (0 ns)
	'store' operation ('store_ln88', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88) of variable 'p_read_8' on local variable 'read_index_0' [39]  (0.656 ns)

 <State 2>: 1.93ns
The critical path consists of the following:
	'load' operation ('read_index_0_load', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93) on local variable 'read_index_0' [63]  (0 ns)
	'add' operation ('add_ln93', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93) [64]  (1.02 ns)
	'store' operation ('store_ln93', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93) of variable 'add_ln93', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93 on local variable 'read_index_0' [81]  (0.656 ns)
	blocking operation 0.263 ns on control path)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read on port 'thresh_48' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [65]  (1.84 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf1' [72]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('buf_addr_1') [85]  (0 ns)
	'load' operation ('buf_load') on array 'buf_r' [86]  (1.24 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'load' operation ('buf_load') on array 'buf_r' [86]  (1.24 ns)
	'mux' operation ('buf1.V') [92]  (0.409 ns)
	'call' operation ('call_ret3', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99) to 'xfExtractPixels<1, 12, 5>' [95]  (0 ns)
	'call' operation ('call_ret', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:102) to 'xFSuppressionRad1<1, 5, ap_uint<8> >' [97]  (1.28 ns)
	'select' operation ('select_ln550') [104]  (0 ns)
	'shl' operation ('shl_ln785') [106]  (0 ns)
	'or' operation ('or_ln1353') [108]  (1.21 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo write on port 'out_harris_mat_420' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [110]  (1.84 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
