/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sun Nov 19 01:07:17 2017
 *                 Full Compile MD5 Checksum  51b81740b386aea70724ff951c628857
 *                     (minus title and desc)
 *                 MD5 Checksum               96520679e55aabb9e30a2b8c1241ef41
 *
 * lock_release:   r_1772
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_L2_0_1_H__
#define BCHP_MEMC_L2_0_1_H__

/***************************************************************************
 *MEMC_L2_0_1 - MEMSYS L2_1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MEMC_L2_0_1_CPU_STATUS              0x0021103200 /* [RO][32] CPU interrupt Status Register */
#define BCHP_MEMC_L2_0_1_CPU_SET                 0x0021103204 /* [WO][32] CPU interrupt Set Register */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR               0x0021103208 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS         0x002110320c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET            0x0021103210 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR          0x0021103214 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_MEMC_L2_0_1_PCI_STATUS              0x0021103218 /* [RO][32] PCI interrupt Status Register */
#define BCHP_MEMC_L2_0_1_PCI_SET                 0x002110321c /* [WO][32] PCI interrupt Set Register */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR               0x0021103220 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS         0x0021103224 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET            0x0021103228 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR          0x002110322c /* [WO][32] PCI interrupt Mask Clear Register */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS             0x0021103230 /* [RO][32] SCPU interrupt Status Register */
#define BCHP_MEMC_L2_0_1_SCPU_SET                0x0021103234 /* [WO][32] SCPU interrupt Set Register */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR              0x0021103238 /* [WO][32] SCPU interrupt Clear Register */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS        0x002110323c /* [RO][32] SCPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET           0x0021103240 /* [WO][32] SCPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR         0x0021103244 /* [WO][32] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_31_MASK               0x80000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_31_SHIFT              31
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_31_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_30_MASK               0x40000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_30_SHIFT              30
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_30_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_29_MASK               0x20000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_29_SHIFT              29
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_29_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_28_MASK               0x10000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_28_SHIFT              28
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_28_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_27_MASK               0x08000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_27_SHIFT              27
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_27_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_22_MASK               0x00400000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_22_SHIFT              22
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_22_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_21_MASK               0x00200000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_21_SHIFT              21
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_21_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_20_MASK               0x00100000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_20_SHIFT              20
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_20_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_19_MASK               0x00080000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_19_SHIFT              19
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_19_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_18_MASK               0x00040000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_18_SHIFT              18
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_18_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_17_MASK               0x00020000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_17_SHIFT              17
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_17_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_16_MASK               0x00010000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_16_SHIFT              16
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_16_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_15_MASK               0x00008000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_15_SHIFT              15
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_15_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_14_MASK               0x00004000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_14_SHIFT              14
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_14_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_13_MASK               0x00002000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_13_SHIFT              13
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_13_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_12_MASK               0x00001000
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_12_SHIFT              12
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_12_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_11_MASK               0x00000800
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_11_SHIFT              11
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_11_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_10_MASK               0x00000400
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_10_SHIFT              10
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_10_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_DTU_CMD_ERR_INTR_MASK          0x00000200
#define BCHP_MEMC_L2_0_1_CPU_STATUS_DTU_CMD_ERR_INTR_SHIFT         9
#define BCHP_MEMC_L2_0_1_CPU_STATUS_DTU_CMD_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_DTU_ACCESS_ERR_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_0_1_CPU_STATUS_DTU_ACCESS_ERR_INTR_SHIFT      8
#define BCHP_MEMC_L2_0_1_CPU_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT    0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_7_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_7_INTR_SHIFT               7
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_7_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_6_INTR_MASK                0x00000040
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_6_INTR_SHIFT               6
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_6_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_5_INTR_MASK                0x00000020
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_5_INTR_SHIFT               5
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_5_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_4_INTR_MASK                0x00000010
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_4_INTR_SHIFT               4
#define BCHP_MEMC_L2_0_1_CPU_STATUS_ARC_4_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_3_MASK                0x00000008
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_3_SHIFT               3
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_3_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_2_MASK                0x00000004
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_2_SHIFT               2
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_2_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_1_MASK                0x00000002
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_1_SHIFT               1
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_1_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_STATUS :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_0_MASK                0x00000001
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_0_SHIFT               0
#define BCHP_MEMC_L2_0_1_CPU_STATUS_RFU_INTR_0_DEFAULT             0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_31_MASK                  0x80000000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_31_SHIFT                 31
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_31_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_30_MASK                  0x40000000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_30_SHIFT                 30
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_30_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_29_MASK                  0x20000000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_29_SHIFT                 29
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_29_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_28_MASK                  0x10000000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_28_SHIFT                 28
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_28_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_27_MASK                  0x08000000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_27_SHIFT                 27
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_27_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK  0x04000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK  0x02000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK  0x01000000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK  0x00800000
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_22_MASK                  0x00400000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_22_SHIFT                 22
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_22_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_21_MASK                  0x00200000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_21_SHIFT                 21
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_21_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_20_MASK                  0x00100000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_20_SHIFT                 20
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_20_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_19_MASK                  0x00080000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_19_SHIFT                 19
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_19_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_18_MASK                  0x00040000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_18_SHIFT                 18
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_18_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_17_MASK                  0x00020000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_17_SHIFT                 17
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_17_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_16_MASK                  0x00010000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_16_SHIFT                 16
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_16_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_15_MASK                  0x00008000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_15_SHIFT                 15
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_15_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_14_MASK                  0x00004000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_14_SHIFT                 14
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_14_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_13_MASK                  0x00002000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_13_SHIFT                 13
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_13_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_12_MASK                  0x00001000
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_12_SHIFT                 12
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_12_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_11_MASK                  0x00000800
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_11_SHIFT                 11
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_11_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_10_MASK                  0x00000400
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_10_SHIFT                 10
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_10_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_SET_DTU_CMD_ERR_INTR_MASK             0x00000200
#define BCHP_MEMC_L2_0_1_CPU_SET_DTU_CMD_ERR_INTR_SHIFT            9
#define BCHP_MEMC_L2_0_1_CPU_SET_DTU_CMD_ERR_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_SET_DTU_ACCESS_ERR_INTR_MASK          0x00000100
#define BCHP_MEMC_L2_0_1_CPU_SET_DTU_ACCESS_ERR_INTR_SHIFT         8
#define BCHP_MEMC_L2_0_1_CPU_SET_DTU_ACCESS_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_7_INTR_MASK                   0x00000080
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_7_INTR_SHIFT                  7
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_7_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_6_INTR_MASK                   0x00000040
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_6_INTR_SHIFT                  6
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_6_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_5_INTR_MASK                   0x00000020
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_5_INTR_SHIFT                  5
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_5_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_4_INTR_MASK                   0x00000010
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_4_INTR_SHIFT                  4
#define BCHP_MEMC_L2_0_1_CPU_SET_ARC_4_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_3_MASK                   0x00000008
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_3_SHIFT                  3
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_3_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_2_MASK                   0x00000004
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_2_SHIFT                  2
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_2_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_1_MASK                   0x00000002
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_1_SHIFT                  1
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_1_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: CPU_SET :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_0_MASK                   0x00000001
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_0_SHIFT                  0
#define BCHP_MEMC_L2_0_1_CPU_SET_RFU_INTR_0_DEFAULT                0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_31_MASK                0x80000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_31_SHIFT               31
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_31_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_30_MASK                0x40000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_30_SHIFT               30
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_30_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_29_MASK                0x20000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_29_SHIFT               29
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_29_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_28_MASK                0x10000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_28_SHIFT               28
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_28_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_27_MASK                0x08000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_27_SHIFT               27
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_27_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_22_MASK                0x00400000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_22_SHIFT               22
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_22_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_21_MASK                0x00200000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_21_SHIFT               21
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_21_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_20_MASK                0x00100000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_20_SHIFT               20
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_20_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_19_MASK                0x00080000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_19_SHIFT               19
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_19_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_18_MASK                0x00040000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_18_SHIFT               18
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_18_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_17_MASK                0x00020000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_17_SHIFT               17
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_17_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_16_MASK                0x00010000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_16_SHIFT               16
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_16_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_15_MASK                0x00008000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_15_SHIFT               15
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_15_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_14_MASK                0x00004000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_14_SHIFT               14
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_14_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_13_MASK                0x00002000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_13_SHIFT               13
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_13_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_12_MASK                0x00001000
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_12_SHIFT               12
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_12_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_11_MASK                0x00000800
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_11_SHIFT               11
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_11_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_10_MASK                0x00000400
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_10_SHIFT               10
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_10_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_DTU_CMD_ERR_INTR_MASK           0x00000200
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_DTU_CMD_ERR_INTR_SHIFT          9
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_DTU_CMD_ERR_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_DTU_ACCESS_ERR_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT       8
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT     0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_7_INTR_MASK                 0x00000080
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_7_INTR_SHIFT                7
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_7_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_6_INTR_MASK                 0x00000040
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_6_INTR_SHIFT                6
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_6_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_5_INTR_MASK                 0x00000020
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_5_INTR_SHIFT                5
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_5_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_4_INTR_MASK                 0x00000010
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_4_INTR_SHIFT                4
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_ARC_4_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_3_MASK                 0x00000008
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_3_SHIFT                3
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_3_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_2_MASK                 0x00000004
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_2_SHIFT                2
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_2_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_1_MASK                 0x00000002
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_1_SHIFT                1
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_1_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: CPU_CLEAR :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_0_MASK                 0x00000001
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_0_SHIFT                0
#define BCHP_MEMC_L2_0_1_CPU_CLEAR_RFU_INTR_0_DEFAULT              0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_31_MASK          0x80000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_31_SHIFT         31
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_31_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_30_MASK          0x40000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_30_SHIFT         30
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_30_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_29_MASK          0x20000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_29_SHIFT         29
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_29_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_28_MASK          0x10000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_28_SHIFT         28
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_28_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_27_MASK          0x08000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_27_SHIFT         27
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_27_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_22_MASK          0x00400000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_22_SHIFT         22
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_22_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_21_MASK          0x00200000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_21_SHIFT         21
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_21_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_20_MASK          0x00100000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_20_SHIFT         20
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_20_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_19_MASK          0x00080000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_19_SHIFT         19
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_19_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_18_MASK          0x00040000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_18_SHIFT         18
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_18_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_17_MASK          0x00020000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_17_SHIFT         17
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_17_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_16_MASK          0x00010000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_16_SHIFT         16
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_16_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_15_MASK          0x00008000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_15_SHIFT         15
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_15_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_14_MASK          0x00004000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_14_SHIFT         14
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_14_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_13_MASK          0x00002000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_13_SHIFT         13
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_13_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_12_MASK          0x00001000
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_12_SHIFT         12
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_12_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_11_MASK          0x00000800
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_11_SHIFT         11
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_11_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_10_MASK          0x00000400
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_10_SHIFT         10
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_10_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_DTU_CMD_ERR_INTR_MASK     0x00000200
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_DTU_CMD_ERR_INTR_SHIFT    9
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_DTU_CMD_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_MASK  0x00000100
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_SHIFT 8
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_7_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_7_INTR_SHIFT          7
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_7_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_6_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_6_INTR_SHIFT          6
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_6_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_5_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_5_INTR_SHIFT          5
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_5_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_4_INTR_MASK           0x00000010
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_4_INTR_SHIFT          4
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_ARC_4_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_3_MASK           0x00000008
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_3_SHIFT          3
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_3_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_2_MASK           0x00000004
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_2_SHIFT          2
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_2_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_1_MASK           0x00000002
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_1_SHIFT          1
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_1_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_STATUS :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_0_MASK           0x00000001
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_0_SHIFT          0
#define BCHP_MEMC_L2_0_1_CPU_MASK_STATUS_RFU_INTR_0_DEFAULT        0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_31_MASK             0x80000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_31_SHIFT            31
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_31_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_30_MASK             0x40000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_30_SHIFT            30
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_30_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_29_MASK             0x20000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_29_SHIFT            29
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_29_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_28_MASK             0x10000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_28_SHIFT            28
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_28_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_27_MASK             0x08000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_27_SHIFT            27
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_27_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_22_MASK             0x00400000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_22_SHIFT            22
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_22_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_21_MASK             0x00200000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_21_SHIFT            21
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_21_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_20_MASK             0x00100000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_20_SHIFT            20
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_20_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_19_MASK             0x00080000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_19_SHIFT            19
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_19_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_18_MASK             0x00040000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_18_SHIFT            18
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_18_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_17_MASK             0x00020000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_17_SHIFT            17
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_17_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_16_MASK             0x00010000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_16_SHIFT            16
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_16_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_15_MASK             0x00008000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_15_SHIFT            15
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_15_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_14_MASK             0x00004000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_14_SHIFT            14
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_14_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_13_MASK             0x00002000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_13_SHIFT            13
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_13_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_12_MASK             0x00001000
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_12_SHIFT            12
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_12_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_11_MASK             0x00000800
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_11_SHIFT            11
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_11_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_10_MASK             0x00000400
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_10_SHIFT            10
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_10_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_DTU_CMD_ERR_INTR_MASK        0x00000200
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_DTU_CMD_ERR_INTR_SHIFT       9
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_DTU_CMD_ERR_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_DTU_ACCESS_ERR_INTR_MASK     0x00000100
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_DTU_ACCESS_ERR_INTR_SHIFT    8
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_DTU_ACCESS_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_7_INTR_MASK              0x00000080
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_7_INTR_SHIFT             7
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_7_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_6_INTR_MASK              0x00000040
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_6_INTR_SHIFT             6
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_6_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_5_INTR_MASK              0x00000020
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_5_INTR_SHIFT             5
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_5_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_4_INTR_MASK              0x00000010
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_4_INTR_SHIFT             4
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_ARC_4_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_3_MASK              0x00000008
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_3_SHIFT             3
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_3_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_2_MASK              0x00000004
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_2_SHIFT             2
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_2_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_1_MASK              0x00000002
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_1_SHIFT             1
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_1_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_SET :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_0_MASK              0x00000001
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_0_SHIFT             0
#define BCHP_MEMC_L2_0_1_CPU_MASK_SET_RFU_INTR_0_DEFAULT           0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_31_MASK           0x80000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_31_SHIFT          31
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_31_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_30_MASK           0x40000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_30_SHIFT          30
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_30_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_29_MASK           0x20000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_29_SHIFT          29
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_29_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_28_MASK           0x10000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_28_SHIFT          28
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_28_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_27_MASK           0x08000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_27_SHIFT          27
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_27_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_22_MASK           0x00400000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_22_SHIFT          22
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_22_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_21_MASK           0x00200000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_21_SHIFT          21
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_21_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_20_MASK           0x00100000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_20_SHIFT          20
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_20_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_19_MASK           0x00080000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_19_SHIFT          19
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_19_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_18_MASK           0x00040000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_18_SHIFT          18
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_18_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_17_MASK           0x00020000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_17_SHIFT          17
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_17_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_16_MASK           0x00010000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_16_SHIFT          16
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_16_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_15_MASK           0x00008000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_15_SHIFT          15
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_15_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_14_MASK           0x00004000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_14_SHIFT          14
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_14_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_13_MASK           0x00002000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_13_SHIFT          13
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_13_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_12_MASK           0x00001000
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_12_SHIFT          12
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_12_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_11_MASK           0x00000800
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_11_SHIFT          11
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_11_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_10_MASK           0x00000400
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_10_SHIFT          10
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_10_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_DTU_CMD_ERR_INTR_MASK      0x00000200
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_DTU_CMD_ERR_INTR_SHIFT     9
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_DTU_CMD_ERR_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_MASK   0x00000100
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT  8
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_7_INTR_MASK            0x00000080
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_7_INTR_SHIFT           7
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_7_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_6_INTR_MASK            0x00000040
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_6_INTR_SHIFT           6
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_6_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_5_INTR_MASK            0x00000020
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_5_INTR_SHIFT           5
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_5_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_4_INTR_MASK            0x00000010
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_4_INTR_SHIFT           4
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_ARC_4_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_3_MASK            0x00000008
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_3_SHIFT           3
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_3_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_2_MASK            0x00000004
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_2_SHIFT           2
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_2_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_1_MASK            0x00000002
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_1_SHIFT           1
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_1_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: CPU_MASK_CLEAR :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_0_MASK            0x00000001
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_0_SHIFT           0
#define BCHP_MEMC_L2_0_1_CPU_MASK_CLEAR_RFU_INTR_0_DEFAULT         0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_31_MASK               0x80000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_31_SHIFT              31
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_31_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_30_MASK               0x40000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_30_SHIFT              30
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_30_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_29_MASK               0x20000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_29_SHIFT              29
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_29_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_28_MASK               0x10000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_28_SHIFT              28
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_28_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_27_MASK               0x08000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_27_SHIFT              27
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_27_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_22_MASK               0x00400000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_22_SHIFT              22
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_22_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_21_MASK               0x00200000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_21_SHIFT              21
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_21_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_20_MASK               0x00100000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_20_SHIFT              20
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_20_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_19_MASK               0x00080000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_19_SHIFT              19
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_19_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_18_MASK               0x00040000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_18_SHIFT              18
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_18_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_17_MASK               0x00020000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_17_SHIFT              17
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_17_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_16_MASK               0x00010000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_16_SHIFT              16
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_16_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_15_MASK               0x00008000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_15_SHIFT              15
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_15_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_14_MASK               0x00004000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_14_SHIFT              14
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_14_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_13_MASK               0x00002000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_13_SHIFT              13
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_13_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_12_MASK               0x00001000
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_12_SHIFT              12
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_12_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_11_MASK               0x00000800
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_11_SHIFT              11
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_11_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_10_MASK               0x00000400
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_10_SHIFT              10
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_10_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_DTU_CMD_ERR_INTR_MASK          0x00000200
#define BCHP_MEMC_L2_0_1_PCI_STATUS_DTU_CMD_ERR_INTR_SHIFT         9
#define BCHP_MEMC_L2_0_1_PCI_STATUS_DTU_CMD_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_DTU_ACCESS_ERR_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_0_1_PCI_STATUS_DTU_ACCESS_ERR_INTR_SHIFT      8
#define BCHP_MEMC_L2_0_1_PCI_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT    0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_7_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_7_INTR_SHIFT               7
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_7_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_6_INTR_MASK                0x00000040
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_6_INTR_SHIFT               6
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_6_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_5_INTR_MASK                0x00000020
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_5_INTR_SHIFT               5
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_5_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_4_INTR_MASK                0x00000010
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_4_INTR_SHIFT               4
#define BCHP_MEMC_L2_0_1_PCI_STATUS_ARC_4_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_3_MASK                0x00000008
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_3_SHIFT               3
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_3_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_2_MASK                0x00000004
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_2_SHIFT               2
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_2_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_1_MASK                0x00000002
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_1_SHIFT               1
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_1_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_STATUS :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_0_MASK                0x00000001
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_0_SHIFT               0
#define BCHP_MEMC_L2_0_1_PCI_STATUS_RFU_INTR_0_DEFAULT             0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_31_MASK                  0x80000000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_31_SHIFT                 31
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_31_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_30_MASK                  0x40000000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_30_SHIFT                 30
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_30_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_29_MASK                  0x20000000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_29_SHIFT                 29
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_29_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_28_MASK                  0x10000000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_28_SHIFT                 28
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_28_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_27_MASK                  0x08000000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_27_SHIFT                 27
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_27_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK  0x04000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK  0x02000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK  0x01000000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK  0x00800000
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_22_MASK                  0x00400000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_22_SHIFT                 22
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_22_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_21_MASK                  0x00200000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_21_SHIFT                 21
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_21_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_20_MASK                  0x00100000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_20_SHIFT                 20
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_20_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_19_MASK                  0x00080000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_19_SHIFT                 19
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_19_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_18_MASK                  0x00040000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_18_SHIFT                 18
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_18_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_17_MASK                  0x00020000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_17_SHIFT                 17
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_17_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_16_MASK                  0x00010000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_16_SHIFT                 16
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_16_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_15_MASK                  0x00008000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_15_SHIFT                 15
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_15_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_14_MASK                  0x00004000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_14_SHIFT                 14
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_14_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_13_MASK                  0x00002000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_13_SHIFT                 13
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_13_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_12_MASK                  0x00001000
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_12_SHIFT                 12
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_12_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_11_MASK                  0x00000800
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_11_SHIFT                 11
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_11_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_10_MASK                  0x00000400
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_10_SHIFT                 10
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_10_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_SET_DTU_CMD_ERR_INTR_MASK             0x00000200
#define BCHP_MEMC_L2_0_1_PCI_SET_DTU_CMD_ERR_INTR_SHIFT            9
#define BCHP_MEMC_L2_0_1_PCI_SET_DTU_CMD_ERR_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_SET_DTU_ACCESS_ERR_INTR_MASK          0x00000100
#define BCHP_MEMC_L2_0_1_PCI_SET_DTU_ACCESS_ERR_INTR_SHIFT         8
#define BCHP_MEMC_L2_0_1_PCI_SET_DTU_ACCESS_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_7_INTR_MASK                   0x00000080
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_7_INTR_SHIFT                  7
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_7_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_6_INTR_MASK                   0x00000040
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_6_INTR_SHIFT                  6
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_6_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_5_INTR_MASK                   0x00000020
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_5_INTR_SHIFT                  5
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_5_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_4_INTR_MASK                   0x00000010
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_4_INTR_SHIFT                  4
#define BCHP_MEMC_L2_0_1_PCI_SET_ARC_4_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_3_MASK                   0x00000008
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_3_SHIFT                  3
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_3_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_2_MASK                   0x00000004
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_2_SHIFT                  2
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_2_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_1_MASK                   0x00000002
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_1_SHIFT                  1
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_1_DEFAULT                0x00000000

/* MEMC_L2_0_1 :: PCI_SET :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_0_MASK                   0x00000001
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_0_SHIFT                  0
#define BCHP_MEMC_L2_0_1_PCI_SET_RFU_INTR_0_DEFAULT                0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_31_MASK                0x80000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_31_SHIFT               31
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_31_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_30_MASK                0x40000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_30_SHIFT               30
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_30_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_29_MASK                0x20000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_29_SHIFT               29
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_29_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_28_MASK                0x10000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_28_SHIFT               28
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_28_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_27_MASK                0x08000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_27_SHIFT               27
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_27_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_22_MASK                0x00400000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_22_SHIFT               22
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_22_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_21_MASK                0x00200000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_21_SHIFT               21
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_21_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_20_MASK                0x00100000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_20_SHIFT               20
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_20_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_19_MASK                0x00080000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_19_SHIFT               19
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_19_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_18_MASK                0x00040000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_18_SHIFT               18
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_18_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_17_MASK                0x00020000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_17_SHIFT               17
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_17_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_16_MASK                0x00010000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_16_SHIFT               16
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_16_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_15_MASK                0x00008000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_15_SHIFT               15
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_15_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_14_MASK                0x00004000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_14_SHIFT               14
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_14_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_13_MASK                0x00002000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_13_SHIFT               13
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_13_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_12_MASK                0x00001000
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_12_SHIFT               12
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_12_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_11_MASK                0x00000800
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_11_SHIFT               11
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_11_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_10_MASK                0x00000400
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_10_SHIFT               10
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_10_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_DTU_CMD_ERR_INTR_MASK           0x00000200
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_DTU_CMD_ERR_INTR_SHIFT          9
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_DTU_CMD_ERR_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_DTU_ACCESS_ERR_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT       8
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT     0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_7_INTR_MASK                 0x00000080
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_7_INTR_SHIFT                7
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_7_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_6_INTR_MASK                 0x00000040
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_6_INTR_SHIFT                6
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_6_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_5_INTR_MASK                 0x00000020
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_5_INTR_SHIFT                5
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_5_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_4_INTR_MASK                 0x00000010
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_4_INTR_SHIFT                4
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_ARC_4_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_3_MASK                 0x00000008
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_3_SHIFT                3
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_3_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_2_MASK                 0x00000004
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_2_SHIFT                2
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_2_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_1_MASK                 0x00000002
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_1_SHIFT                1
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_1_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: PCI_CLEAR :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_0_MASK                 0x00000001
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_0_SHIFT                0
#define BCHP_MEMC_L2_0_1_PCI_CLEAR_RFU_INTR_0_DEFAULT              0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_31_MASK          0x80000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_31_SHIFT         31
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_31_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_30_MASK          0x40000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_30_SHIFT         30
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_30_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_29_MASK          0x20000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_29_SHIFT         29
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_29_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_28_MASK          0x10000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_28_SHIFT         28
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_28_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_27_MASK          0x08000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_27_SHIFT         27
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_27_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_22_MASK          0x00400000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_22_SHIFT         22
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_22_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_21_MASK          0x00200000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_21_SHIFT         21
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_21_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_20_MASK          0x00100000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_20_SHIFT         20
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_20_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_19_MASK          0x00080000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_19_SHIFT         19
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_19_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_18_MASK          0x00040000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_18_SHIFT         18
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_18_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_17_MASK          0x00020000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_17_SHIFT         17
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_17_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_16_MASK          0x00010000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_16_SHIFT         16
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_16_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_15_MASK          0x00008000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_15_SHIFT         15
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_15_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_14_MASK          0x00004000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_14_SHIFT         14
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_14_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_13_MASK          0x00002000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_13_SHIFT         13
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_13_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_12_MASK          0x00001000
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_12_SHIFT         12
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_12_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_11_MASK          0x00000800
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_11_SHIFT         11
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_11_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_10_MASK          0x00000400
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_10_SHIFT         10
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_10_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_DTU_CMD_ERR_INTR_MASK     0x00000200
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_DTU_CMD_ERR_INTR_SHIFT    9
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_DTU_CMD_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_DTU_ACCESS_ERR_INTR_MASK  0x00000100
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_DTU_ACCESS_ERR_INTR_SHIFT 8
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_7_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_7_INTR_SHIFT          7
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_7_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_6_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_6_INTR_SHIFT          6
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_6_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_5_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_5_INTR_SHIFT          5
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_5_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_4_INTR_MASK           0x00000010
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_4_INTR_SHIFT          4
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_ARC_4_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_3_MASK           0x00000008
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_3_SHIFT          3
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_3_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_2_MASK           0x00000004
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_2_SHIFT          2
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_2_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_1_MASK           0x00000002
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_1_SHIFT          1
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_1_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_STATUS :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_0_MASK           0x00000001
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_0_SHIFT          0
#define BCHP_MEMC_L2_0_1_PCI_MASK_STATUS_RFU_INTR_0_DEFAULT        0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_31_MASK             0x80000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_31_SHIFT            31
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_31_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_30_MASK             0x40000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_30_SHIFT            30
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_30_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_29_MASK             0x20000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_29_SHIFT            29
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_29_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_28_MASK             0x10000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_28_SHIFT            28
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_28_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_27_MASK             0x08000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_27_SHIFT            27
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_27_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_22_MASK             0x00400000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_22_SHIFT            22
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_22_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_21_MASK             0x00200000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_21_SHIFT            21
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_21_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_20_MASK             0x00100000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_20_SHIFT            20
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_20_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_19_MASK             0x00080000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_19_SHIFT            19
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_19_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_18_MASK             0x00040000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_18_SHIFT            18
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_18_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_17_MASK             0x00020000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_17_SHIFT            17
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_17_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_16_MASK             0x00010000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_16_SHIFT            16
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_16_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_15_MASK             0x00008000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_15_SHIFT            15
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_15_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_14_MASK             0x00004000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_14_SHIFT            14
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_14_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_13_MASK             0x00002000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_13_SHIFT            13
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_13_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_12_MASK             0x00001000
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_12_SHIFT            12
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_12_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_11_MASK             0x00000800
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_11_SHIFT            11
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_11_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_10_MASK             0x00000400
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_10_SHIFT            10
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_10_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_DTU_CMD_ERR_INTR_MASK        0x00000200
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_DTU_CMD_ERR_INTR_SHIFT       9
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_DTU_CMD_ERR_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_DTU_ACCESS_ERR_INTR_MASK     0x00000100
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_DTU_ACCESS_ERR_INTR_SHIFT    8
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_DTU_ACCESS_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_7_INTR_MASK              0x00000080
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_7_INTR_SHIFT             7
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_7_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_6_INTR_MASK              0x00000040
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_6_INTR_SHIFT             6
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_6_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_5_INTR_MASK              0x00000020
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_5_INTR_SHIFT             5
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_5_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_4_INTR_MASK              0x00000010
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_4_INTR_SHIFT             4
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_ARC_4_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_3_MASK              0x00000008
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_3_SHIFT             3
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_3_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_2_MASK              0x00000004
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_2_SHIFT             2
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_2_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_1_MASK              0x00000002
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_1_SHIFT             1
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_1_DEFAULT           0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_SET :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_0_MASK              0x00000001
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_0_SHIFT             0
#define BCHP_MEMC_L2_0_1_PCI_MASK_SET_RFU_INTR_0_DEFAULT           0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_31_MASK           0x80000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_31_SHIFT          31
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_31_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_30_MASK           0x40000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_30_SHIFT          30
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_30_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_29_MASK           0x20000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_29_SHIFT          29
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_29_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_28_MASK           0x10000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_28_SHIFT          28
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_28_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_27_MASK           0x08000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_27_SHIFT          27
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_27_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_22_MASK           0x00400000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_22_SHIFT          22
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_22_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_21_MASK           0x00200000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_21_SHIFT          21
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_21_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_20_MASK           0x00100000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_20_SHIFT          20
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_20_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_19_MASK           0x00080000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_19_SHIFT          19
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_19_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_18_MASK           0x00040000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_18_SHIFT          18
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_18_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_17_MASK           0x00020000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_17_SHIFT          17
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_17_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_16_MASK           0x00010000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_16_SHIFT          16
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_16_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_15_MASK           0x00008000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_15_SHIFT          15
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_15_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_14_MASK           0x00004000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_14_SHIFT          14
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_14_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_13_MASK           0x00002000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_13_SHIFT          13
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_13_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_12_MASK           0x00001000
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_12_SHIFT          12
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_12_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_11_MASK           0x00000800
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_11_SHIFT          11
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_11_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_10_MASK           0x00000400
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_10_SHIFT          10
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_10_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_DTU_CMD_ERR_INTR_MASK      0x00000200
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_DTU_CMD_ERR_INTR_SHIFT     9
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_DTU_CMD_ERR_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_DTU_ACCESS_ERR_INTR_MASK   0x00000100
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT  8
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_7_INTR_MASK            0x00000080
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_7_INTR_SHIFT           7
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_7_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_6_INTR_MASK            0x00000040
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_6_INTR_SHIFT           6
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_6_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_5_INTR_MASK            0x00000020
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_5_INTR_SHIFT           5
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_5_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_4_INTR_MASK            0x00000010
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_4_INTR_SHIFT           4
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_ARC_4_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_3_MASK            0x00000008
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_3_SHIFT           3
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_3_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_2_MASK            0x00000004
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_2_SHIFT           2
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_2_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_1_MASK            0x00000002
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_1_SHIFT           1
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_1_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: PCI_MASK_CLEAR :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_0_MASK            0x00000001
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_0_SHIFT           0
#define BCHP_MEMC_L2_0_1_PCI_MASK_CLEAR_RFU_INTR_0_DEFAULT         0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_31_MASK              0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_31_SHIFT             31
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_31_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_30_MASK              0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_30_SHIFT             30
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_30_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_29_MASK              0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_29_SHIFT             29
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_29_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_28_MASK              0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_28_SHIFT             28
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_28_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_27_MASK              0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_27_SHIFT             27
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_27_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_22_MASK              0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_22_SHIFT             22
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_22_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_21_MASK              0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_21_SHIFT             21
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_21_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_20_MASK              0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_20_SHIFT             20
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_20_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_19_MASK              0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_19_SHIFT             19
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_19_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_18_MASK              0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_18_SHIFT             18
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_18_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_17_MASK              0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_17_SHIFT             17
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_17_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_16_MASK              0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_16_SHIFT             16
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_16_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_15_MASK              0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_15_SHIFT             15
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_15_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_14_MASK              0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_14_SHIFT             14
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_14_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_13_MASK              0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_13_SHIFT             13
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_13_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_12_MASK              0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_12_SHIFT             12
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_12_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_11_MASK              0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_11_SHIFT             11
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_11_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_10_MASK              0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_10_SHIFT             10
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_10_DEFAULT           0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_DTU_CMD_ERR_INTR_MASK         0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_DTU_CMD_ERR_INTR_SHIFT        9
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_DTU_CMD_ERR_INTR_DEFAULT      0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_DTU_ACCESS_ERR_INTR_MASK      0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_DTU_ACCESS_ERR_INTR_SHIFT     8
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT   0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_7_INTR_MASK               0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_7_INTR_SHIFT              7
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_7_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_6_INTR_MASK               0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_6_INTR_SHIFT              6
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_6_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_5_INTR_MASK               0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_5_INTR_SHIFT              5
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_5_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_4_INTR_MASK               0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_4_INTR_SHIFT              4
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_ARC_4_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_3_MASK               0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_3_SHIFT              3
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_3_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_2_MASK               0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_2_SHIFT              2
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_2_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_1_MASK               0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_1_SHIFT              1
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_1_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_STATUS :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_0_MASK               0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_0_SHIFT              0
#define BCHP_MEMC_L2_0_1_SCPU_STATUS_RFU_INTR_0_DEFAULT            0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_31_MASK                 0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_31_SHIFT                31
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_31_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_30_MASK                 0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_30_SHIFT                30
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_30_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_29_MASK                 0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_29_SHIFT                29
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_29_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_28_MASK                 0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_28_SHIFT                28
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_28_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_27_MASK                 0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_27_SHIFT                27
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_27_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_22_MASK                 0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_22_SHIFT                22
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_22_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_21_MASK                 0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_21_SHIFT                21
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_21_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_20_MASK                 0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_20_SHIFT                20
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_20_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_19_MASK                 0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_19_SHIFT                19
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_19_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_18_MASK                 0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_18_SHIFT                18
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_18_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_17_MASK                 0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_17_SHIFT                17
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_17_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_16_MASK                 0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_16_SHIFT                16
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_16_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_15_MASK                 0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_15_SHIFT                15
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_15_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_14_MASK                 0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_14_SHIFT                14
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_14_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_13_MASK                 0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_13_SHIFT                13
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_13_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_12_MASK                 0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_12_SHIFT                12
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_12_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_11_MASK                 0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_11_SHIFT                11
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_11_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_10_MASK                 0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_10_SHIFT                10
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_10_DEFAULT              0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_DTU_CMD_ERR_INTR_MASK            0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_SET_DTU_CMD_ERR_INTR_SHIFT           9
#define BCHP_MEMC_L2_0_1_SCPU_SET_DTU_CMD_ERR_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_DTU_ACCESS_ERR_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_SET_DTU_ACCESS_ERR_INTR_SHIFT        8
#define BCHP_MEMC_L2_0_1_SCPU_SET_DTU_ACCESS_ERR_INTR_DEFAULT      0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_7_INTR_MASK                  0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_7_INTR_SHIFT                 7
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_7_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_6_INTR_MASK                  0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_6_INTR_SHIFT                 6
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_6_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_5_INTR_MASK                  0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_5_INTR_SHIFT                 5
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_5_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_4_INTR_MASK                  0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_4_INTR_SHIFT                 4
#define BCHP_MEMC_L2_0_1_SCPU_SET_ARC_4_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_3_MASK                  0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_3_SHIFT                 3
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_3_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_2_MASK                  0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_2_SHIFT                 2
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_2_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_1_MASK                  0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_1_SHIFT                 1
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_1_DEFAULT               0x00000000

/* MEMC_L2_0_1 :: SCPU_SET :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_0_MASK                  0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_0_SHIFT                 0
#define BCHP_MEMC_L2_0_1_SCPU_SET_RFU_INTR_0_DEFAULT               0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_31_MASK               0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_31_SHIFT              31
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_31_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_30_MASK               0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_30_SHIFT              30
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_30_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_29_MASK               0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_29_SHIFT              29
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_29_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_28_MASK               0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_28_SHIFT              28
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_28_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_27_MASK               0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_27_SHIFT              27
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_27_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_22_MASK               0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_22_SHIFT              22
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_22_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_21_MASK               0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_21_SHIFT              21
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_21_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_20_MASK               0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_20_SHIFT              20
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_20_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_19_MASK               0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_19_SHIFT              19
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_19_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_18_MASK               0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_18_SHIFT              18
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_18_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_17_MASK               0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_17_SHIFT              17
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_17_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_16_MASK               0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_16_SHIFT              16
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_16_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_15_MASK               0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_15_SHIFT              15
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_15_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_14_MASK               0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_14_SHIFT              14
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_14_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_13_MASK               0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_13_SHIFT              13
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_13_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_12_MASK               0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_12_SHIFT              12
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_12_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_11_MASK               0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_11_SHIFT              11
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_11_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_10_MASK               0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_10_SHIFT              10
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_10_DEFAULT            0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_DTU_CMD_ERR_INTR_MASK          0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_DTU_CMD_ERR_INTR_SHIFT         9
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_DTU_CMD_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_DTU_ACCESS_ERR_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT      8
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT    0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_7_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_7_INTR_SHIFT               7
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_7_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_6_INTR_MASK                0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_6_INTR_SHIFT               6
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_6_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_5_INTR_MASK                0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_5_INTR_SHIFT               5
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_5_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_4_INTR_MASK                0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_4_INTR_SHIFT               4
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_ARC_4_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_3_MASK                0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_3_SHIFT               3
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_3_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_2_MASK                0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_2_SHIFT               2
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_2_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_1_MASK                0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_1_SHIFT               1
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_1_DEFAULT             0x00000000

/* MEMC_L2_0_1 :: SCPU_CLEAR :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_0_MASK                0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_0_SHIFT               0
#define BCHP_MEMC_L2_0_1_SCPU_CLEAR_RFU_INTR_0_DEFAULT             0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_31_MASK         0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_31_SHIFT        31
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_31_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_30_MASK         0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_30_SHIFT        30
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_30_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_29_MASK         0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_29_SHIFT        29
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_29_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_28_MASK         0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_28_SHIFT        28
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_28_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_27_MASK         0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_27_SHIFT        27
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_27_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_22_MASK         0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_22_SHIFT        22
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_22_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_21_MASK         0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_21_SHIFT        21
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_21_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_20_MASK         0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_20_SHIFT        20
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_20_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_19_MASK         0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_19_SHIFT        19
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_19_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_18_MASK         0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_18_SHIFT        18
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_18_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_17_MASK         0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_17_SHIFT        17
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_17_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_16_MASK         0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_16_SHIFT        16
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_16_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_15_MASK         0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_15_SHIFT        15
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_15_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_14_MASK         0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_14_SHIFT        14
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_14_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_13_MASK         0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_13_SHIFT        13
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_13_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_12_MASK         0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_12_SHIFT        12
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_12_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_11_MASK         0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_11_SHIFT        11
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_11_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_10_MASK         0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_10_SHIFT        10
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_10_DEFAULT      0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_DTU_CMD_ERR_INTR_MASK    0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_DTU_CMD_ERR_INTR_SHIFT   9
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_DTU_CMD_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_MASK 0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_SHIFT 8
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_7_INTR_MASK          0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_7_INTR_SHIFT         7
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_7_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_6_INTR_MASK          0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_6_INTR_SHIFT         6
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_6_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_5_INTR_MASK          0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_5_INTR_SHIFT         5
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_5_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_4_INTR_MASK          0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_4_INTR_SHIFT         4
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_ARC_4_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_3_MASK          0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_3_SHIFT         3
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_3_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_2_MASK          0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_2_SHIFT         2
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_2_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_1_MASK          0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_1_SHIFT         1
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_1_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_STATUS :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_0_MASK          0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_0_SHIFT         0
#define BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS_RFU_INTR_0_DEFAULT       0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_31_MASK            0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_31_SHIFT           31
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_31_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_30_MASK            0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_30_SHIFT           30
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_30_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_29_MASK            0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_29_SHIFT           29
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_29_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_28_MASK            0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_28_SHIFT           28
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_28_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_27_MASK            0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_27_SHIFT           27
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_27_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_22_MASK            0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_22_SHIFT           22
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_22_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_21_MASK            0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_21_SHIFT           21
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_21_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_20_MASK            0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_20_SHIFT           20
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_20_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_19_MASK            0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_19_SHIFT           19
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_19_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_18_MASK            0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_18_SHIFT           18
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_18_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_17_MASK            0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_17_SHIFT           17
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_17_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_16_MASK            0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_16_SHIFT           16
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_16_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_15_MASK            0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_15_SHIFT           15
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_15_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_14_MASK            0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_14_SHIFT           14
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_14_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_13_MASK            0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_13_SHIFT           13
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_13_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_12_MASK            0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_12_SHIFT           12
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_12_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_11_MASK            0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_11_SHIFT           11
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_11_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_10_MASK            0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_10_SHIFT           10
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_10_DEFAULT         0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_DTU_CMD_ERR_INTR_MASK       0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_DTU_CMD_ERR_INTR_SHIFT      9
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_DTU_CMD_ERR_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_DTU_ACCESS_ERR_INTR_MASK    0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_DTU_ACCESS_ERR_INTR_SHIFT   8
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_7_INTR_MASK             0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_7_INTR_SHIFT            7
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_7_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_6_INTR_MASK             0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_6_INTR_SHIFT            6
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_6_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_5_INTR_MASK             0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_5_INTR_SHIFT            5
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_5_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_4_INTR_MASK             0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_4_INTR_SHIFT            4
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_ARC_4_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_3_MASK             0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_3_SHIFT            3
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_3_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_2_MASK             0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_2_SHIFT            2
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_2_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_1_MASK             0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_1_SHIFT            1
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_1_DEFAULT          0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_SET :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_0_MASK             0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_0_SHIFT            0
#define BCHP_MEMC_L2_0_1_SCPU_MASK_SET_RFU_INTR_0_DEFAULT          0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_31 [31:31] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_31_MASK          0x80000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_31_SHIFT         31
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_31_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_30 [30:30] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_30_MASK          0x40000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_30_SHIFT         30
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_30_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_29 [29:29] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_29_MASK          0x20000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_29_SHIFT         29
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_29_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_28 [28:28] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_28_MASK          0x10000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_28_SHIFT         28
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_28_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_27 [27:27] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_27_MASK          0x08000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_27_SHIFT         27
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_27_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_3 [26:26] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_MASK 0x04000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_SHIFT 26
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_2 [25:25] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_MASK 0x02000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_SHIFT 25
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_1 [24:24] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_MASK 0x01000000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_SHIFT 24
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: MIXED_TYPE_VIOL_INTR_PFRI_0 [23:23] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_MASK 0x00800000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_SHIFT 23
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_MIXED_TYPE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_22 [22:22] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_22_MASK          0x00400000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_22_SHIFT         22
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_22_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_21 [21:21] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_21_MASK          0x00200000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_21_SHIFT         21
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_21_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_20 [20:20] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_20_MASK          0x00100000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_20_SHIFT         20
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_20_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_19 [19:19] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_19_MASK          0x00080000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_19_SHIFT         19
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_19_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_18 [18:18] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_18_MASK          0x00040000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_18_SHIFT         18
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_18_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_17 [17:17] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_17_MASK          0x00020000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_17_SHIFT         17
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_17_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_16 [16:16] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_16_MASK          0x00010000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_16_SHIFT         16
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_16_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_15 [15:15] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_15_MASK          0x00008000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_15_SHIFT         15
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_15_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_14 [14:14] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_14_MASK          0x00004000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_14_SHIFT         14
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_14_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_13 [13:13] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_13_MASK          0x00002000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_13_SHIFT         13
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_13_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_12 [12:12] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_12_MASK          0x00001000
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_12_SHIFT         12
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_12_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_11 [11:11] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_11_MASK          0x00000800
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_11_SHIFT         11
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_11_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_10 [10:10] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_10_MASK          0x00000400
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_10_SHIFT         10
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_10_DEFAULT       0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: DTU_CMD_ERR_INTR [09:09] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_DTU_CMD_ERR_INTR_MASK     0x00000200
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_DTU_CMD_ERR_INTR_SHIFT    9
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_DTU_CMD_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: DTU_ACCESS_ERR_INTR [08:08] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_MASK  0x00000100
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT 8
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_7_INTR [07:07] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_7_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_7_INTR_SHIFT          7
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_7_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_6_INTR [06:06] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_6_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_6_INTR_SHIFT          6
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_6_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_5_INTR [05:05] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_5_INTR_MASK           0x00000020
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_5_INTR_SHIFT          5
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_5_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: ARC_4_INTR [04:04] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_4_INTR_MASK           0x00000010
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_4_INTR_SHIFT          4
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_ARC_4_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_3 [03:03] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_3_MASK           0x00000008
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_3_SHIFT          3
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_3_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_2 [02:02] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_2_MASK           0x00000004
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_2_SHIFT          2
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_2_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_1 [01:01] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_1_MASK           0x00000002
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_1_SHIFT          1
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_1_DEFAULT        0x00000001

/* MEMC_L2_0_1 :: SCPU_MASK_CLEAR :: RFU_INTR_0 [00:00] */
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_0_MASK           0x00000001
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_0_SHIFT          0
#define BCHP_MEMC_L2_0_1_SCPU_MASK_CLEAR_RFU_INTR_0_DEFAULT        0x00000001

#endif /* #ifndef BCHP_MEMC_L2_0_1_H__ */

/* End of File */
