// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2.h"
#include "dense_out.h"
#include "conv_1.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_conv_1_out.h"
#include "cnn_max_pool_1_oulbW.h"
#include "cnn_conv_2_out.h"
#include "cnn_max_pool_2_out.h"
#include "cnn_dense_1_weights.h"
#include "cnn_dense_1_bias.h"
#include "cnn_dense_1_out.h"
#include "cnn_dense_2_weights.h"
#include "cnn_dense_2_bias.h"
#include "cnn_dense_2_out.h"
#include "cnn_conv_1_input.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_Addr_A;
    sc_out< sc_logic > prediction_EN_A;
    sc_out< sc_lv<4> > prediction_WEN_A;
    sc_out< sc_lv<32> > prediction_Din_A;
    sc_in< sc_lv<32> > prediction_Dout_A;
    sc_out< sc_logic > prediction_Clk_A;
    sc_out< sc_logic > prediction_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_conv_1_out* conv_1_out_U;
    cnn_max_pool_1_oulbW* max_pool_1_out_0_U;
    cnn_max_pool_1_oulbW* max_pool_1_out_1_U;
    cnn_max_pool_1_oulbW* max_pool_1_out_2_U;
    cnn_max_pool_1_oulbW* max_pool_1_out_3_U;
    cnn_max_pool_1_oulbW* max_pool_1_out_4_U;
    cnn_max_pool_1_oulbW* max_pool_1_out_5_U;
    cnn_conv_2_out* conv_2_out_U;
    cnn_max_pool_2_out* max_pool_2_out_U;
    cnn_max_pool_2_out* flat_array_U;
    cnn_dense_1_weights* dense_1_weights_U;
    cnn_dense_1_bias* dense_1_bias_U;
    cnn_dense_1_out* dense_1_out_U;
    cnn_dense_2_weights* dense_2_weights_U;
    cnn_dense_2_bias* dense_2_bias_U;
    cnn_dense_2_out* dense_2_out_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_conv_1_input* conv_1_input_U;
    conv_2* grp_conv_2_fu_408;
    dense_out* grp_dense_out_fu_426;
    conv_1* grp_conv_1_fu_438;
    max_pool_1* grp_max_pool_1_fu_449;
    max_pool_2* grp_max_pool_2_fu_467;
    flat* grp_flat_fu_475;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U241;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U242;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U243;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<40> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<12> > conv_1_out_address0;
    sc_signal< sc_logic > conv_1_out_ce0;
    sc_signal< sc_logic > conv_1_out_we0;
    sc_signal< sc_lv<32> > conv_1_out_q0;
    sc_signal< sc_lv<8> > max_pool_1_out_0_address0;
    sc_signal< sc_logic > max_pool_1_out_0_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_0_q0;
    sc_signal< sc_logic > max_pool_1_out_0_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_0_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_1_address0;
    sc_signal< sc_logic > max_pool_1_out_1_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_1_q0;
    sc_signal< sc_logic > max_pool_1_out_1_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_1_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_2_address0;
    sc_signal< sc_logic > max_pool_1_out_2_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_2_q0;
    sc_signal< sc_logic > max_pool_1_out_2_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_2_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_3_address0;
    sc_signal< sc_logic > max_pool_1_out_3_ce0;
    sc_signal< sc_logic > max_pool_1_out_3_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_3_q0;
    sc_signal< sc_logic > max_pool_1_out_3_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_3_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_4_address0;
    sc_signal< sc_logic > max_pool_1_out_4_ce0;
    sc_signal< sc_logic > max_pool_1_out_4_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_4_q0;
    sc_signal< sc_logic > max_pool_1_out_4_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_4_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_5_address0;
    sc_signal< sc_logic > max_pool_1_out_5_ce0;
    sc_signal< sc_logic > max_pool_1_out_5_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_5_q0;
    sc_signal< sc_logic > max_pool_1_out_5_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_5_q1;
    sc_signal< sc_lv<11> > conv_2_out_address0;
    sc_signal< sc_logic > conv_2_out_ce0;
    sc_signal< sc_logic > conv_2_out_we0;
    sc_signal< sc_lv<32> > conv_2_out_q0;
    sc_signal< sc_logic > conv_2_out_ce1;
    sc_signal< sc_logic > conv_2_out_we1;
    sc_signal< sc_lv<9> > max_pool_2_out_address0;
    sc_signal< sc_logic > max_pool_2_out_ce0;
    sc_signal< sc_logic > max_pool_2_out_we0;
    sc_signal< sc_lv<32> > max_pool_2_out_q0;
    sc_signal< sc_lv<9> > flat_array_address0;
    sc_signal< sc_logic > flat_array_ce0;
    sc_signal< sc_logic > flat_array_we0;
    sc_signal< sc_lv<32> > flat_array_q0;
    sc_signal< sc_lv<15> > dense_1_weights_address0;
    sc_signal< sc_logic > dense_1_weights_ce0;
    sc_signal< sc_lv<32> > dense_1_weights_q0;
    sc_signal< sc_lv<6> > dense_1_bias_address0;
    sc_signal< sc_logic > dense_1_bias_ce0;
    sc_signal< sc_lv<32> > dense_1_bias_q0;
    sc_signal< sc_lv<6> > dense_1_out_address0;
    sc_signal< sc_logic > dense_1_out_ce0;
    sc_signal< sc_logic > dense_1_out_we0;
    sc_signal< sc_lv<32> > dense_1_out_d0;
    sc_signal< sc_lv<32> > dense_1_out_q0;
    sc_signal< sc_lv<11> > dense_2_weights_address0;
    sc_signal< sc_logic > dense_2_weights_ce0;
    sc_signal< sc_lv<32> > dense_2_weights_q0;
    sc_signal< sc_lv<5> > dense_2_bias_address0;
    sc_signal< sc_logic > dense_2_bias_ce0;
    sc_signal< sc_lv<32> > dense_2_bias_q0;
    sc_signal< sc_lv<5> > dense_2_out_address0;
    sc_signal< sc_logic > dense_2_out_ce0;
    sc_signal< sc_logic > dense_2_out_we0;
    sc_signal< sc_lv<32> > dense_2_out_d0;
    sc_signal< sc_lv<32> > dense_2_out_q0;
    sc_signal< sc_lv<32> > grp_fu_491_p2;
    sc_signal< sc_lv<32> > reg_505;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > grp_fu_483_p2;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<32> > reg_516;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<5> > i_fu_527_p2;
    sc_signal< sc_lv<5> > i_reg_840;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_533_p2;
    sc_signal< sc_lv<10> > ix_in_reg_845;
    sc_signal< sc_lv<1> > icmp_ln23_fu_521_p2;
    sc_signal< sc_lv<11> > sub_ln27_fu_563_p2;
    sc_signal< sc_lv<11> > sub_ln27_reg_850;
    sc_signal< sc_lv<5> > j_fu_575_p2;
    sc_signal< sc_lv<5> > j_reg_858;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln25_fu_569_p2;
    sc_signal< sc_lv<11> > add_ln27_fu_590_p2;
    sc_signal< sc_lv<11> > add_ln27_reg_868;
    sc_signal< sc_lv<10> > add_ln28_fu_595_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_873;
    sc_signal< sc_lv<6> > i_1_fu_611_p2;
    sc_signal< sc_lv<6> > i_1_reg_881;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > zext_ln14_fu_617_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_886;
    sc_signal< sc_lv<1> > icmp_ln9_fu_605_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_621_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_892;
    sc_signal< sc_lv<9> > j_1_fu_631_p2;
    sc_signal< sc_lv<9> > j_1_reg_900;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<15> > add_ln14_4_fu_642_p2;
    sc_signal< sc_lv<15> > add_ln14_4_reg_905;
    sc_signal< sc_lv<1> > icmp_ln13_fu_625_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<5> > i_2_fu_715_p2;
    sc_signal< sc_lv<5> > i_2_reg_943;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<64> > zext_ln14_4_fu_721_p1;
    sc_signal< sc_lv<64> > zext_ln14_4_reg_948;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_709_p2;
    sc_signal< sc_lv<12> > zext_ln13_2_fu_725_p1;
    sc_signal< sc_lv<12> > zext_ln13_2_reg_954;
    sc_signal< sc_lv<6> > j_2_fu_735_p2;
    sc_signal< sc_lv<6> > j_2_reg_962;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_729_p2;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<10> > conv_1_input_address0;
    sc_signal< sc_logic > conv_1_input_ce0;
    sc_signal< sc_logic > conv_1_input_we0;
    sc_signal< sc_lv<32> > conv_1_input_q0;
    sc_signal< sc_logic > grp_conv_2_fu_408_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_408_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_408_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_408_ap_ready;
    sc_signal< sc_lv<11> > grp_conv_2_fu_408_conv_out_address0;
    sc_signal< sc_logic > grp_conv_2_fu_408_conv_out_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_408_conv_out_we0;
    sc_signal< sc_lv<32> > grp_conv_2_fu_408_conv_out_d0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_408_conv_out_address1;
    sc_signal< sc_logic > grp_conv_2_fu_408_conv_out_ce1;
    sc_signal< sc_logic > grp_conv_2_fu_408_conv_out_we1;
    sc_signal< sc_lv<32> > grp_conv_2_fu_408_conv_out_d1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_0_address0;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_0_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_0_address1;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_0_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_1_address0;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_1_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_1_address1;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_1_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_2_address0;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_2_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_2_address1;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_2_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_3_address0;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_3_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_3_address1;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_3_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_4_address0;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_4_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_4_address1;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_4_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_5_address0;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_5_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_408_max_pool_1_out_5_address1;
    sc_signal< sc_logic > grp_conv_2_fu_408_max_pool_1_out_5_ce1;
    sc_signal< sc_logic > grp_dense_out_fu_426_ap_start;
    sc_signal< sc_logic > grp_dense_out_fu_426_ap_done;
    sc_signal< sc_logic > grp_dense_out_fu_426_ap_idle;
    sc_signal< sc_logic > grp_dense_out_fu_426_ap_ready;
    sc_signal< sc_lv<32> > grp_dense_out_fu_426_prediction_Addr_A;
    sc_signal< sc_logic > grp_dense_out_fu_426_prediction_EN_A;
    sc_signal< sc_lv<4> > grp_dense_out_fu_426_prediction_WEN_A;
    sc_signal< sc_lv<32> > grp_dense_out_fu_426_prediction_Din_A;
    sc_signal< sc_lv<5> > grp_dense_out_fu_426_dense_2_out_address0;
    sc_signal< sc_logic > grp_dense_out_fu_426_dense_2_out_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_438_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_438_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_438_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_438_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_438_input_r_address0;
    sc_signal< sc_logic > grp_conv_1_fu_438_input_r_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_438_conv_1_out_address0;
    sc_signal< sc_logic > grp_conv_1_fu_438_conv_1_out_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_438_conv_1_out_we0;
    sc_signal< sc_lv<32> > grp_conv_1_fu_438_conv_1_out_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_449_conv_out_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_conv_out_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_449_max_pool_out_0_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_0_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_0_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_449_max_pool_out_0_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_449_max_pool_out_1_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_1_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_1_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_449_max_pool_out_1_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_449_max_pool_out_2_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_2_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_2_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_449_max_pool_out_2_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_449_max_pool_out_3_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_3_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_3_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_449_max_pool_out_3_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_449_max_pool_out_4_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_4_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_4_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_449_max_pool_out_4_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_449_max_pool_out_5_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_5_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_max_pool_out_5_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_449_max_pool_out_5_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_ap_ready;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_467_max_pool_out_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_max_pool_out_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_max_pool_out_we0;
    sc_signal< sc_lv<32> > grp_max_pool_2_fu_467_max_pool_out_d0;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_467_conv_2_out_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_conv_2_out_ce0;
    sc_signal< sc_logic > grp_flat_fu_475_ap_start;
    sc_signal< sc_logic > grp_flat_fu_475_ap_done;
    sc_signal< sc_logic > grp_flat_fu_475_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_475_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_475_flat_array_address0;
    sc_signal< sc_logic > grp_flat_fu_475_flat_array_ce0;
    sc_signal< sc_logic > grp_flat_fu_475_flat_array_we0;
    sc_signal< sc_lv<32> > grp_flat_fu_475_flat_array_d0;
    sc_signal< sc_lv<9> > grp_flat_fu_475_max_pool_2_out_address0;
    sc_signal< sc_logic > grp_flat_fu_475_max_pool_2_out_ce0;
    sc_signal< sc_lv<10> > ix_in_0_reg_285;
    sc_signal< sc_lv<5> > i_0_reg_297;
    sc_signal< sc_lv<10> > ix_in_1_reg_308;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > j_0_reg_318;
    sc_signal< sc_lv<6> > i_0_i_reg_329;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > sum_0_i_reg_340;
    sc_signal< sc_lv<9> > j_0_i_reg_352;
    sc_signal< sc_lv<15> > phi_mul_reg_363;
    sc_signal< sc_lv<5> > i_0_i5_reg_374;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<32> > sum_0_i8_reg_385;
    sc_signal< sc_lv<6> > j_0_i9_reg_397;
    sc_signal< sc_logic > grp_conv_2_fu_408_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_dense_out_fu_426_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > grp_conv_1_fu_438_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_max_pool_1_fu_449_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_max_pool_2_fu_467_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_flat_fu_475_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > zext_ln27_1_fu_581_p1;
    sc_signal< sc_lv<64> > sext_ln27_fu_601_p1;
    sc_signal< sc_lv<64> > zext_ln14_7_fu_653_p1;
    sc_signal< sc_lv<64> > zext_ln14_5_fu_637_p1;
    sc_signal< sc_lv<64> > sext_ln14_fu_781_p1;
    sc_signal< sc_lv<64> > zext_ln14_6_fu_741_p1;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_483_p0;
    sc_signal< sc_lv<32> > grp_fu_483_p1;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<32> > grp_fu_491_p0;
    sc_signal< sc_lv<32> > grp_fu_491_p1;
    sc_signal< sc_lv<10> > tmp_38_fu_539_p3;
    sc_signal< sc_lv<7> > tmp_39_fu_551_p3;
    sc_signal< sc_lv<11> > zext_ln27_fu_547_p1;
    sc_signal< sc_lv<11> > zext_ln27_2_fu_559_p1;
    sc_signal< sc_lv<11> > zext_ln27_3_fu_586_p1;
    sc_signal< sc_lv<15> > add_ln14_fu_648_p2;
    sc_signal< sc_lv<32> > bitcast_ln19_fu_658_p1;
    sc_signal< sc_lv<8> > tmp_fu_662_p4;
    sc_signal< sc_lv<23> > trunc_ln19_fu_672_p1;
    sc_signal< sc_lv<1> > icmp_ln19_1_fu_682_p2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_676_p2;
    sc_signal< sc_lv<1> > or_ln19_fu_688_p2;
    sc_signal< sc_lv<1> > grp_fu_499_p2;
    sc_signal< sc_lv<1> > and_ln19_fu_694_p2;
    sc_signal< sc_lv<11> > tmp_40_fu_746_p3;
    sc_signal< sc_lv<7> > tmp_41_fu_758_p3;
    sc_signal< sc_lv<12> > zext_ln14_8_fu_754_p1;
    sc_signal< sc_lv<12> > zext_ln14_9_fu_766_p1;
    sc_signal< sc_lv<12> > sub_ln14_fu_770_p2;
    sc_signal< sc_lv<12> > add_ln14_3_fu_776_p2;
    sc_signal< sc_lv<32> > bitcast_ln19_1_fu_786_p1;
    sc_signal< sc_lv<8> > tmp_35_fu_790_p4;
    sc_signal< sc_lv<23> > trunc_ln19_1_fu_800_p1;
    sc_signal< sc_lv<1> > icmp_ln19_3_fu_810_p2;
    sc_signal< sc_lv<1> > icmp_ln19_2_fu_804_p2;
    sc_signal< sc_lv<1> > or_ln19_1_fu_816_p2;
    sc_signal< sc_lv<1> > and_ln19_1_fu_822_p2;
    sc_signal< sc_lv<40> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<40> ap_ST_fsm_state1;
    static const sc_lv<40> ap_ST_fsm_state2;
    static const sc_lv<40> ap_ST_fsm_state3;
    static const sc_lv<40> ap_ST_fsm_state4;
    static const sc_lv<40> ap_ST_fsm_state5;
    static const sc_lv<40> ap_ST_fsm_state6;
    static const sc_lv<40> ap_ST_fsm_state7;
    static const sc_lv<40> ap_ST_fsm_state8;
    static const sc_lv<40> ap_ST_fsm_state9;
    static const sc_lv<40> ap_ST_fsm_state10;
    static const sc_lv<40> ap_ST_fsm_state11;
    static const sc_lv<40> ap_ST_fsm_state12;
    static const sc_lv<40> ap_ST_fsm_state13;
    static const sc_lv<40> ap_ST_fsm_state14;
    static const sc_lv<40> ap_ST_fsm_state15;
    static const sc_lv<40> ap_ST_fsm_state16;
    static const sc_lv<40> ap_ST_fsm_state17;
    static const sc_lv<40> ap_ST_fsm_state18;
    static const sc_lv<40> ap_ST_fsm_state19;
    static const sc_lv<40> ap_ST_fsm_state20;
    static const sc_lv<40> ap_ST_fsm_state21;
    static const sc_lv<40> ap_ST_fsm_state22;
    static const sc_lv<40> ap_ST_fsm_state23;
    static const sc_lv<40> ap_ST_fsm_state24;
    static const sc_lv<40> ap_ST_fsm_state25;
    static const sc_lv<40> ap_ST_fsm_state26;
    static const sc_lv<40> ap_ST_fsm_state27;
    static const sc_lv<40> ap_ST_fsm_state28;
    static const sc_lv<40> ap_ST_fsm_state29;
    static const sc_lv<40> ap_ST_fsm_state30;
    static const sc_lv<40> ap_ST_fsm_state31;
    static const sc_lv<40> ap_ST_fsm_state32;
    static const sc_lv<40> ap_ST_fsm_state33;
    static const sc_lv<40> ap_ST_fsm_state34;
    static const sc_lv<40> ap_ST_fsm_state35;
    static const sc_lv<40> ap_ST_fsm_state36;
    static const sc_lv<40> ap_ST_fsm_state37;
    static const sc_lv<40> ap_ST_fsm_state38;
    static const sc_lv<40> ap_ST_fsm_state39;
    static const sc_lv<40> ap_ST_fsm_state40;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln14_3_fu_776_p2();
    void thread_add_ln14_4_fu_642_p2();
    void thread_add_ln14_fu_648_p2();
    void thread_add_ln27_fu_590_p2();
    void thread_add_ln28_fu_595_p2();
    void thread_and_ln19_1_fu_822_p2();
    void thread_and_ln19_fu_694_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln19_1_fu_786_p1();
    void thread_bitcast_ln19_fu_658_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_address0();
    void thread_conv_1_input_ce0();
    void thread_conv_1_input_we0();
    void thread_conv_1_out_address0();
    void thread_conv_1_out_ce0();
    void thread_conv_1_out_we0();
    void thread_conv_2_out_address0();
    void thread_conv_2_out_ce0();
    void thread_conv_2_out_ce1();
    void thread_conv_2_out_we0();
    void thread_conv_2_out_we1();
    void thread_dense_1_bias_address0();
    void thread_dense_1_bias_ce0();
    void thread_dense_1_out_address0();
    void thread_dense_1_out_ce0();
    void thread_dense_1_out_d0();
    void thread_dense_1_out_we0();
    void thread_dense_1_weights_address0();
    void thread_dense_1_weights_ce0();
    void thread_dense_2_bias_address0();
    void thread_dense_2_bias_ce0();
    void thread_dense_2_out_address0();
    void thread_dense_2_out_ce0();
    void thread_dense_2_out_d0();
    void thread_dense_2_out_we0();
    void thread_dense_2_weights_address0();
    void thread_dense_2_weights_ce0();
    void thread_flat_array_address0();
    void thread_flat_array_ce0();
    void thread_flat_array_we0();
    void thread_grp_conv_1_fu_438_ap_start();
    void thread_grp_conv_2_fu_408_ap_start();
    void thread_grp_dense_out_fu_426_ap_start();
    void thread_grp_flat_fu_475_ap_start();
    void thread_grp_fu_483_p0();
    void thread_grp_fu_483_p1();
    void thread_grp_fu_491_p0();
    void thread_grp_fu_491_p1();
    void thread_grp_max_pool_1_fu_449_ap_start();
    void thread_grp_max_pool_2_fu_467_ap_start();
    void thread_i_1_fu_611_p2();
    void thread_i_2_fu_715_p2();
    void thread_i_fu_527_p2();
    void thread_icmp_ln13_1_fu_729_p2();
    void thread_icmp_ln13_fu_625_p2();
    void thread_icmp_ln19_1_fu_682_p2();
    void thread_icmp_ln19_2_fu_804_p2();
    void thread_icmp_ln19_3_fu_810_p2();
    void thread_icmp_ln19_fu_676_p2();
    void thread_icmp_ln23_fu_521_p2();
    void thread_icmp_ln25_fu_569_p2();
    void thread_icmp_ln9_1_fu_709_p2();
    void thread_icmp_ln9_fu_605_p2();
    void thread_ix_in_fu_533_p2();
    void thread_j_1_fu_631_p2();
    void thread_j_2_fu_735_p2();
    void thread_j_fu_575_p2();
    void thread_max_pool_1_out_0_address0();
    void thread_max_pool_1_out_0_ce0();
    void thread_max_pool_1_out_0_ce1();
    void thread_max_pool_1_out_0_we0();
    void thread_max_pool_1_out_1_address0();
    void thread_max_pool_1_out_1_ce0();
    void thread_max_pool_1_out_1_ce1();
    void thread_max_pool_1_out_1_we0();
    void thread_max_pool_1_out_2_address0();
    void thread_max_pool_1_out_2_ce0();
    void thread_max_pool_1_out_2_ce1();
    void thread_max_pool_1_out_2_we0();
    void thread_max_pool_1_out_3_address0();
    void thread_max_pool_1_out_3_ce0();
    void thread_max_pool_1_out_3_ce1();
    void thread_max_pool_1_out_3_we0();
    void thread_max_pool_1_out_4_address0();
    void thread_max_pool_1_out_4_ce0();
    void thread_max_pool_1_out_4_ce1();
    void thread_max_pool_1_out_4_we0();
    void thread_max_pool_1_out_5_address0();
    void thread_max_pool_1_out_5_ce0();
    void thread_max_pool_1_out_5_ce1();
    void thread_max_pool_1_out_5_we0();
    void thread_max_pool_2_out_address0();
    void thread_max_pool_2_out_ce0();
    void thread_max_pool_2_out_we0();
    void thread_or_ln19_1_fu_816_p2();
    void thread_or_ln19_fu_688_p2();
    void thread_prediction_Addr_A();
    void thread_prediction_Clk_A();
    void thread_prediction_Din_A();
    void thread_prediction_EN_A();
    void thread_prediction_Rst_A();
    void thread_prediction_WEN_A();
    void thread_sext_ln14_fu_781_p1();
    void thread_sext_ln27_fu_601_p1();
    void thread_sub_ln14_fu_770_p2();
    void thread_sub_ln27_fu_563_p2();
    void thread_tmp_35_fu_790_p4();
    void thread_tmp_38_fu_539_p3();
    void thread_tmp_39_fu_551_p3();
    void thread_tmp_40_fu_746_p3();
    void thread_tmp_41_fu_758_p3();
    void thread_tmp_fu_662_p4();
    void thread_trunc_ln19_1_fu_800_p1();
    void thread_trunc_ln19_fu_672_p1();
    void thread_zext_ln13_2_fu_725_p1();
    void thread_zext_ln13_fu_621_p1();
    void thread_zext_ln14_4_fu_721_p1();
    void thread_zext_ln14_5_fu_637_p1();
    void thread_zext_ln14_6_fu_741_p1();
    void thread_zext_ln14_7_fu_653_p1();
    void thread_zext_ln14_8_fu_754_p1();
    void thread_zext_ln14_9_fu_766_p1();
    void thread_zext_ln14_fu_617_p1();
    void thread_zext_ln27_1_fu_581_p1();
    void thread_zext_ln27_2_fu_559_p1();
    void thread_zext_ln27_3_fu_586_p1();
    void thread_zext_ln27_fu_547_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
