
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `-' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v
Parsing SystemVerilog input from `/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v' to AST representation.
Generating RTLIL representation for module `\gcd'.
Generating RTLIL representation for module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Generating RTLIL representation for module `\RegRst_0x9f365fdf6c8998a'.
Generating RTLIL representation for module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Generating RTLIL representation for module `\RegEn_0x68db79c4ec1d6e5b'.
Generating RTLIL representation for module `\LtComparator_0x422b1f52edd46a85'.
Generating RTLIL representation for module `\ZeroComparator_0x422b1f52edd46a85'.
Generating RTLIL representation for module `\Mux_0x683fa1a418b072c9'.
Generating RTLIL representation for module `\Mux_0xdd6473406d1a99a'.
Generating RTLIL representation for module `\Subtractor_0x422b1f52edd46a85'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./nangate45/verilog/blackbox.v
Parsing Verilog input from `./nangate45/verilog/blackbox.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./nangate45/verilog/cells_clkgate.v
Parsing Verilog input from `./nangate45/verilog/cells_clkgate.v' to AST representation.
Generating RTLIL representation for module `\OPENROAD_CLKGATE'.
Successfully finished Verilog frontend.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \gcd
Used module:     \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e
Used module:         \RegEn_0x68db79c4ec1d6e5b
Used module:         \Subtractor_0x422b1f52edd46a85
Used module:         \Mux_0xdd6473406d1a99a
Used module:         \Mux_0x683fa1a418b072c9
Used module:         \ZeroComparator_0x422b1f52edd46a85
Used module:         \LtComparator_0x422b1f52edd46a85
Used module:     \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e
Used module:         \RegRst_0x9f365fdf6c8998a

4.1.2. Analyzing design hierarchy..
Top module:  \gcd
Used module:     \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e
Used module:         \RegEn_0x68db79c4ec1d6e5b
Used module:         \Subtractor_0x422b1f52edd46a85
Used module:         \Mux_0xdd6473406d1a99a
Used module:         \Mux_0x683fa1a418b072c9
Used module:         \ZeroComparator_0x422b1f52edd46a85
Used module:         \LtComparator_0x422b1f52edd46a85
Used module:     \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e
Used module:         \RegRst_0x9f365fdf6c8998a
Removing unused module `\OPENROAD_CLKGATE'.
Removed 1 unused modules.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29 in module Mux_0xdd6473406d1a99a.
Marked 1 switch rules as full_case in process $proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29 in module Mux_0xdd6473406d1a99a.
Marked 1 switch rules as full_case in process $proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:679$23 in module Mux_0x683fa1a418b072c9.
Marked 1 switch rules as full_case in process $proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:352$16 in module RegRst_0x9f365fdf6c8998a.
Marked 3 switch rules as full_case in process $proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10 in module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Marked 6 switch rules as full_case in process $proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:192$1 in module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Removed a total of 1 dead cases.

4.2.3. Executing PROC_INIT pass (extract init attributes).

4.2.4. Executing PROC_ARST pass (detect async resets in processes).

4.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Subtractor_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:751$34'.
     1/1: $0\out[15:0]
Creating decoders for process `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:693$33'.
     1/2: $0\in_[1][15:0]
     2/2: $0\in_[0][15:0]
Creating decoders for process `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29'.
     1/4: $1$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:721$28_DATA[15:0]$32
     2/4: $0\out[15:0]
     3/4: $0$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:721$28_DATA[15:0]$31
     4/4: $0$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:721$28_ADDR[0:0]$30
Creating decoders for process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:650$27'.
     1/3: $0\in_[2][15:0]
     2/3: $0\in_[1][15:0]
     3/3: $0\in_[0][15:0]
Creating decoders for process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:679$23'.
     1/4: $1$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:680$22_DATA[15:0]$26
     2/4: $0\out[15:0]
     3/4: $0$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:680$22_DATA[15:0]$24
     4/4: $0$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:680$22_ADDR[1:0]$25
Creating decoders for process `\ZeroComparator_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:636$20'.
     1/1: $0\out[0:0]
Creating decoders for process `\LtComparator_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:606$18'.
     1/1: $0\out[0:0]
Creating decoders for process `\RegEn_0x68db79c4ec1d6e5b.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:571$17'.
     1/1: $0\out[15:0]
Creating decoders for process `\RegRst_0x9f365fdf6c8998a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:352$16'.
     1/1: $0\out[1:0]
Creating decoders for process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
     1/31: $3\b_reg_en[0:0]
     2/31: $3\b_mux_sel[0:0]
     3/31: $3\a_reg_en[0:0]
     4/31: $3\a_mux_sel[1:0]
     5/31: $3\resp_val[0:0]
     6/31: $3\req_rdy[0:0]
     7/31: $2\b_reg_en[0:0]
     8/31: $2\b_mux_sel[0:0]
     9/31: $2\a_reg_en[0:0]
    10/31: $2\a_mux_sel[1:0]
    11/31: $2\resp_val[0:0]
    12/31: $2\req_rdy[0:0]
    13/31: $2\do_sub[0:0]
    14/31: $2\do_swap[0:0]
    15/31: $1\b_reg_en[0:0]
    16/31: $1\b_mux_sel[0:0]
    17/31: $1\a_reg_en[0:0]
    18/31: $1\a_mux_sel[1:0]
    19/31: $1\resp_val[0:0]
    20/31: $1\req_rdy[0:0]
    21/31: $1\do_swap[0:0]
    22/31: $1\do_sub[0:0]
    23/31: $0\do_swap[0:0]
    24/31: $0\do_sub[0:0]
    25/31: $0\a_reg_en[0:0]
    26/31: $0\b_reg_en[0:0]
    27/31: $0\b_mux_sel[0:0]
    28/31: $0\a_mux_sel[1:0]
    29/31: $0\req_rdy[0:0]
    30/31: $0\resp_val[0:0]
    31/31: $0\current_state__1[1:0]
Creating decoders for process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:192$1'.
     1/9: $6\next_state__0[1:0]
     2/9: $5\next_state__0[1:0]
     3/9: $4\next_state__0[1:0]
     4/9: $3\next_state__0[1:0]
     5/9: $2\next_state__0[1:0]
     6/9: $1\next_state__0[1:0]
     7/9: $0\state$in_[1:0]$2
     8/9: $0\next_state__0[1:0]
     9/9: $0\curr_state__0[1:0]

4.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Subtractor_0x422b1f52edd46a85.\out' from process `\Subtractor_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:751$34'.
No latch inferred for signal `\Mux_0xdd6473406d1a99a.\in_[0]' from process `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:693$33'.
No latch inferred for signal `\Mux_0xdd6473406d1a99a.\in_[1]' from process `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:693$33'.
No latch inferred for signal `\Mux_0xdd6473406d1a99a.\out' from process `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29'.
No latch inferred for signal `\Mux_0xdd6473406d1a99a.$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:721$28_ADDR' from process `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29'.
No latch inferred for signal `\Mux_0xdd6473406d1a99a.$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:721$28_DATA' from process `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29'.
No latch inferred for signal `\Mux_0x683fa1a418b072c9.\in_[0]' from process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:650$27'.
No latch inferred for signal `\Mux_0x683fa1a418b072c9.\in_[1]' from process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:650$27'.
No latch inferred for signal `\Mux_0x683fa1a418b072c9.\in_[2]' from process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:650$27'.
No latch inferred for signal `\Mux_0x683fa1a418b072c9.\out' from process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:679$23'.
No latch inferred for signal `\Mux_0x683fa1a418b072c9.$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:680$22_DATA' from process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:679$23'.
No latch inferred for signal `\Mux_0x683fa1a418b072c9.$mem2reg_rd$\in_$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:680$22_ADDR' from process `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:679$23'.
No latch inferred for signal `\ZeroComparator_0x422b1f52edd46a85.\out' from process `\ZeroComparator_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:636$20'.
No latch inferred for signal `\LtComparator_0x422b1f52edd46a85.\out' from process `\LtComparator_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:606$18'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\resp_val' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\req_rdy' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\current_state__1' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\a_mux_sel' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\b_mux_sel' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\b_reg_en' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\a_reg_en' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
Latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\do_sub' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10': $auto$proc_dlatch.cc:409:proc_dlatch$227
Latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\do_swap' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10': $auto$proc_dlatch.cc:409:proc_dlatch$230
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\next_state__0' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:192$1'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\state$in_' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:192$1'.
No latch inferred for signal `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\curr_state__0' from process `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:192$1'.

4.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RegEn_0x68db79c4ec1d6e5b.\out' using process `\RegEn_0x68db79c4ec1d6e5b.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:571$17'.
  created $dff cell `$procdff$231' with positive edge clock.
Creating register for signal `\RegRst_0x9f365fdf6c8998a.\out' using process `\RegRst_0x9f365fdf6c8998a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:352$16'.
  created $dff cell `$procdff$232' with positive edge clock.

4.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `Subtractor_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:751$34'.
Removing empty process `Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:693$33'.
Found and cleaned up 1 empty switch in `\Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29'.
Removing empty process `Mux_0xdd6473406d1a99a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:720$29'.
Removing empty process `Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:650$27'.
Found and cleaned up 1 empty switch in `\Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:679$23'.
Removing empty process `Mux_0x683fa1a418b072c9.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:679$23'.
Removing empty process `ZeroComparator_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:636$20'.
Removing empty process `LtComparator_0x422b1f52edd46a85.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:606$18'.
Found and cleaned up 1 empty switch in `\RegEn_0x68db79c4ec1d6e5b.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:571$17'.
Removing empty process `RegEn_0x68db79c4ec1d6e5b.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:571$17'.
Found and cleaned up 1 empty switch in `\RegRst_0x9f365fdf6c8998a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:352$16'.
Removing empty process `RegRst_0x9f365fdf6c8998a.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:352$16'.
Found and cleaned up 3 empty switches in `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
Removing empty process `GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:277$10'.
Found and cleaned up 6 empty switches in `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:192$1'.
Removing empty process `GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$proc$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:192$1'.
Cleaned up 13 empty switches.

4.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module Mux_0xdd6473406d1a99a.
<suppressed ~1 debug messages>
Optimizing module Mux_0x683fa1a418b072c9.
<suppressed ~1 debug messages>
Optimizing module ZeroComparator_0x422b1f52edd46a85.
<suppressed ~1 debug messages>
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
<suppressed ~16 debug messages>
Optimizing module gcd.

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \gcd..
Removed 11 unused cells and 148 unused wires.
<suppressed ~21 debug messages>

4.5. Executing CHECK pass (checking for obvious problems).
checking module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
checking module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
checking module LtComparator_0x422b1f52edd46a85..
checking module Mux_0x683fa1a418b072c9..
checking module Mux_0xdd6473406d1a99a..
checking module RegEn_0x68db79c4ec1d6e5b..
checking module RegRst_0x9f365fdf6c8998a..
checking module Subtractor_0x422b1f52edd46a85..
checking module ZeroComparator_0x422b1f52edd46a85..
checking module gcd..
found and reported 0 problems.

4.6. Executing OPT pass (performing simple optimizations).

4.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
<suppressed ~9 debug messages>
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 3 cells.

4.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$102.
    dead port 1/2 on $mux $procmux$108.
    dead port 1/2 on $mux $procmux$114.
    dead port 1/2 on $mux $procmux$120.
    dead port 1/2 on $mux $procmux$126.
    dead port 1/2 on $mux $procmux$132.
    dead port 2/2 on $mux $procmux$174.
    dead port 2/2 on $mux $procmux$183.
    dead port 2/2 on $mux $procmux$192.
    dead port 1/2 on $mux $procmux$52.
    dead port 1/2 on $mux $procmux$55.
    dead port 1/2 on $mux $procmux$60.
    dead port 1/2 on $mux $procmux$63.
    dead port 1/2 on $mux $procmux$68.
    dead port 1/2 on $mux $procmux$71.
    dead port 1/2 on $mux $procmux$76.
    dead port 1/2 on $mux $procmux$79.
    dead port 1/2 on $mux $procmux$85.
    dead port 1/2 on $mux $procmux$88.
    dead port 1/2 on $mux $procmux$93.
    dead port 1/2 on $mux $procmux$96.
Running muxtree optimizer on module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LtComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0x683fa1a418b072c9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Mux_0xdd6473406d1a99a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegEn_0x68db79c4ec1d6e5b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegRst_0x9f365fdf6c8998a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Subtractor_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ZeroComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gcd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 21 multiplexer ports.
<suppressed ~13 debug messages>

4.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
    New ctrl vector for $mux cell $procmux$105: { }
    New ctrl vector for $mux cell $procmux$129: { }
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
  Optimizing cells in module \Mux_0x683fa1a418b072c9.
  Optimizing cells in module \Mux_0xdd6473406d1a99a.
  Optimizing cells in module \RegEn_0x68db79c4ec1d6e5b.
  Optimizing cells in module \RegRst_0x9f365fdf6c8998a.
  Optimizing cells in module \Subtractor_0x422b1f52edd46a85.
  Optimizing cells in module \ZeroComparator_0x422b1f52edd46a85.
  Optimizing cells in module \gcd.
Performed a total of 2 changes.

4.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
<suppressed ~3 debug messages>
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 1 cells.

4.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

4.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.6.9. Rerunning OPT passes. (Maybe there is more to do..)

4.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LtComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0x683fa1a418b072c9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Mux_0xdd6473406d1a99a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegEn_0x68db79c4ec1d6e5b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegRst_0x9f365fdf6c8998a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Subtractor_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ZeroComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gcd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
  Optimizing cells in module \Mux_0x683fa1a418b072c9.
  Optimizing cells in module \Mux_0xdd6473406d1a99a.
  Optimizing cells in module \RegEn_0x68db79c4ec1d6e5b.
  Optimizing cells in module \RegRst_0x9f365fdf6c8998a.
  Optimizing cells in module \Subtractor_0x422b1f52edd46a85.
  Optimizing cells in module \ZeroComparator_0x422b1f52edd46a85.
  Optimizing cells in module \gcd.
Performed a total of 0 changes.

4.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.6.16. Finished OPT passes. (There is nothing left to do.)

4.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$eq$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:204$5 ($eq).
Removed top 30 bits (of 32) from mux cell GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$ternary$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:293$14 ($mux).
Removed top 30 bits (of 32) from wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$ternary$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:293$14_Y.
Removed top 1 bits (of 2) from port B of cell Mux_0x683fa1a418b072c9.$procmux$42_CMP0 ($eq).

4.8. Executing PEEPOPT pass (run peephole optimizers).

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.10. Executing TECHMAP pass (map to technology primitives).

4.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~56 debug messages>

4.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module LtComparator_0x422b1f52edd46a85:
  creating $alu model for $lt$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:607$19 ($lt): new $alu
  creating $alu cell for $lt$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:607$19: $auto$alumacc.cc:474:replace_alu$235
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Mux_0x683fa1a418b072c9:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Mux_0xdd6473406d1a99a:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module RegEn_0x68db79c4ec1d6e5b:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module RegRst_0x9f365fdf6c8998a:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Subtractor_0x422b1f52edd46a85:
  creating $macc model for $sub$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:752$35 ($sub).
  creating $alu model for $macc $sub$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:752$35.
  creating $alu cell for $sub$/home/dsm/ysyx-workbench/dsm/yosys-sta/example/gcd.v:752$35: $auto$alumacc.cc:474:replace_alu$246
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ZeroComparator_0x422b1f52edd46a85:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module gcd:
  created 0 $alu and 0 $macc cells.

4.12. Executing SHARE pass (SAT-based resource sharing).

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LtComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0x683fa1a418b072c9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Mux_0xdd6473406d1a99a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegEn_0x68db79c4ec1d6e5b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegRst_0x9f365fdf6c8998a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Subtractor_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ZeroComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gcd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$238: { $auto$alumacc.cc:490:replace_alu$236 [0] $auto$alumacc.cc:490:replace_alu$236 [1] $auto$alumacc.cc:490:replace_alu$236 [2] $auto$alumacc.cc:490:replace_alu$236 [3] $auto$alumacc.cc:490:replace_alu$236 [4] $auto$alumacc.cc:490:replace_alu$236 [5] $auto$alumacc.cc:490:replace_alu$236 [6] $auto$alumacc.cc:490:replace_alu$236 [7] $auto$alumacc.cc:490:replace_alu$236 [8] $auto$alumacc.cc:490:replace_alu$236 [9] $auto$alumacc.cc:490:replace_alu$236 [10] $auto$alumacc.cc:490:replace_alu$236 [11] $auto$alumacc.cc:490:replace_alu$236 [12] $auto$alumacc.cc:490:replace_alu$236 [13] $auto$alumacc.cc:490:replace_alu$236 [14] $auto$alumacc.cc:490:replace_alu$236 [15] }
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
  Optimizing cells in module \Mux_0x683fa1a418b072c9.
  Optimizing cells in module \Mux_0xdd6473406d1a99a.
  Optimizing cells in module \RegEn_0x68db79c4ec1d6e5b.
  Optimizing cells in module \RegRst_0x9f365fdf6c8998a.
  Optimizing cells in module \Subtractor_0x422b1f52edd46a85.
  Optimizing cells in module \ZeroComparator_0x422b1f52edd46a85.
  Optimizing cells in module \gcd.
Performed a total of 1 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LtComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0x683fa1a418b072c9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Mux_0xdd6473406d1a99a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegEn_0x68db79c4ec1d6e5b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegRst_0x9f365fdf6c8998a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Subtractor_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ZeroComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gcd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
  Optimizing cells in module \Mux_0x683fa1a418b072c9.
  Optimizing cells in module \Mux_0xdd6473406d1a99a.
  Optimizing cells in module \RegEn_0x68db79c4ec1d6e5b.
  Optimizing cells in module \RegRst_0x9f365fdf6c8998a.
  Optimizing cells in module \Subtractor_0x422b1f52edd46a85.
  Optimizing cells in module \ZeroComparator_0x422b1f52edd46a85.
  Optimizing cells in module \gcd.
Performed a total of 0 changes.

4.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.13.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.13.16. Finished OPT passes. (There is nothing left to do.)

4.14. Executing FSM pass (extract and optimize FSM).

4.14.1. Executing FSM_DETECT pass (finding FSMs in design).

4.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.15. Executing OPT pass (performing simple optimizations).

4.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.15.5. Finished fast OPT passes.

4.16. Executing MEMORY pass.

4.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

4.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.18. Executing OPT pass (performing simple optimizations).

4.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
<suppressed ~6 debug messages>
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
<suppressed ~1 debug messages>
Optimizing module Mux_0xdd6473406d1a99a.
<suppressed ~1 debug messages>
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 2 unused cells and 5 unused wires.
<suppressed ~5 debug messages>

4.18.5. Finished fast OPT passes.

4.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.20. Executing OPT pass (performing simple optimizations).

4.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LtComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0x683fa1a418b072c9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Mux_0xdd6473406d1a99a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegEn_0x68db79c4ec1d6e5b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RegRst_0x9f365fdf6c8998a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Subtractor_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ZeroComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gcd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
  Optimizing cells in module \Mux_0x683fa1a418b072c9.
  Optimizing cells in module \Mux_0xdd6473406d1a99a.
  Optimizing cells in module \RegEn_0x68db79c4ec1d6e5b.
  Optimizing cells in module \RegRst_0x9f365fdf6c8998a.
  Optimizing cells in module \Subtractor_0x422b1f52edd46a85.
  Optimizing cells in module \ZeroComparator_0x422b1f52edd46a85.
  Optimizing cells in module \gcd.
Performed a total of 0 changes.

4.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

4.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

4.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.20.9. Finished OPT passes. (There is nothing left to do.)

4.21. Executing TECHMAP pass (map to technology primitives).

4.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~361 debug messages>

4.22. Executing OPT pass (performing simple optimizations).

4.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
<suppressed ~15 debug messages>
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
<suppressed ~18 debug messages>
Optimizing module Mux_0x683fa1a418b072c9.
<suppressed ~2 debug messages>
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
<suppressed ~18 debug messages>
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
<suppressed ~3 debug messages>
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
<suppressed ~33 debug messages>
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 12 cells.

4.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 50 unused cells and 141 unused wires.
<suppressed ~54 debug messages>

4.22.5. Finished fast OPT passes.

4.23. Executing ABC pass (technology mapping using ABC).

4.23.1. Extracting gate netlist of module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e' to `<abc-temp-dir>/input.blif'..
Extracted 33 gates and 41 wires to a netlist network with 6 inputs and 8 outputs.

4.23.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              OAI3 cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        8
Removing temp directory.

4.23.2. Extracting gate netlist of module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

4.23.3. Extracting gate netlist of module `\LtComparator_0x422b1f52edd46a85' to `<abc-temp-dir>/input.blif'..
Extracted 97 gates and 129 wires to a netlist network with 32 inputs and 1 outputs.

4.23.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       24
ABC RESULTS:              AOI3 cells:        5
ABC RESULTS:              AOI4 cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              OAI3 cells:        5
ABC RESULTS:                OR cells:        5
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               XOR cells:       13
ABC RESULTS:        internal signals:       96
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

4.23.4. Extracting gate netlist of module `\Mux_0x683fa1a418b072c9' to `<abc-temp-dir>/input.blif'..
Extracted 71 gates and 122 wires to a netlist network with 50 inputs and 16 outputs.

4.23.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               NOT cells:       32
ABC RESULTS:              OAI4 cells:       16
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       56
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       16
Removing temp directory.

4.23.5. Extracting gate netlist of module `\Mux_0xdd6473406d1a99a' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 49 wires to a netlist network with 33 inputs and 16 outputs.

4.23.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.5.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

4.23.6. Extracting gate netlist of module `\RegEn_0x68db79c4ec1d6e5b' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 49 wires to a netlist network with 33 inputs and 16 outputs.

4.23.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.6.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

4.23.7. Extracting gate netlist of module `\RegRst_0x9f365fdf6c8998a' to `<abc-temp-dir>/input.blif'..
Extracted 2 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

4.23.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

4.23.8. Extracting gate netlist of module `\Subtractor_0x422b1f52edd46a85' to `<abc-temp-dir>/input.blif'..
Extracted 116 gates and 149 wires to a netlist network with 32 inputs and 16 outputs.

4.23.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              AOI3 cells:       10
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        8
ABC RESULTS:              OAI3 cells:       11
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:               XOR cells:       23
ABC RESULTS:        internal signals:      101
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

4.23.9. Extracting gate netlist of module `\ZeroComparator_0x422b1f52edd46a85' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 1 outputs.

4.23.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.23.9.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        1
Removing temp directory.

4.23.10. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
<suppressed ~3 debug messages>
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 1 cells.

4.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 0 unused cells and 394 unused wires.
<suppressed ~8 debug messages>

4.24.5. Finished fast OPT passes.

4.25. Executing HIERARCHY pass (managing design hierarchy).

4.25.1. Analyzing design hierarchy..
Top module:  \gcd
Used module:     \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e
Used module:         \RegRst_0x9f365fdf6c8998a
Used module:     \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e
Used module:         \LtComparator_0x422b1f52edd46a85
Used module:         \Mux_0x683fa1a418b072c9
Used module:         \RegEn_0x68db79c4ec1d6e5b
Used module:         \Mux_0xdd6473406d1a99a
Used module:         \ZeroComparator_0x422b1f52edd46a85
Used module:         \Subtractor_0x422b1f52edd46a85

4.25.2. Analyzing design hierarchy..
Top module:  \gcd
Used module:     \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e
Used module:         \RegRst_0x9f365fdf6c8998a
Used module:     \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e
Used module:         \LtComparator_0x422b1f52edd46a85
Used module:         \Mux_0x683fa1a418b072c9
Used module:         \RegEn_0x68db79c4ec1d6e5b
Used module:         \Mux_0xdd6473406d1a99a
Used module:         \ZeroComparator_0x422b1f52edd46a85
Used module:         \Subtractor_0x422b1f52edd46a85
Removed 0 unused modules.

4.26. Printing statistics.

=== GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e ===

   Number of wires:                 34
   Number of wire bits:             40
   Number of public wires:          19
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_ANDNOT_                       5
     $_AND_                          1
     $_AOI3_                         4
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         2
     $_ORNOT_                        2
     $_OR_                           2
     RegRst_0x9f365fdf6c8998a        1

=== GcdUnitDpathRTL_0x4d0fc71ead8d3d9e ===

   Number of wires:                 50
   Number of wire bits:            382
   Number of public wires:          50
   Number of public wire bits:     382
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     LtComparator_0x422b1f52edd46a85      1
     Mux_0x683fa1a418b072c9          1
     Mux_0xdd6473406d1a99a           1
     RegEn_0x68db79c4ec1d6e5b        2
     Subtractor_0x422b1f52edd46a85      1
     ZeroComparator_0x422b1f52edd46a85      1

=== LtComparator_0x422b1f52edd46a85 ===

   Number of wires:                 70
   Number of wire bits:            100
   Number of public wires:           5
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $_ANDNOT_                      24
     $_AND_                          1
     $_AOI3_                         5
     $_AOI4_                         1
     $_NOR_                          2
     $_OAI3_                         5
     $_ORNOT_                        7
     $_OR_                           5
     $_XNOR_                         3
     $_XOR_                         13

=== Mux_0x683fa1a418b072c9 ===

   Number of wires:                 61
   Number of wire bits:            167
   Number of public wires:          10
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_AND_                          1
     $_MUX_                         16
     $_NOT_                         32
     $_OAI4_                        16
     $_ORNOT_                        2

=== Mux_0xdd6473406d1a99a ===

   Number of wires:                  8
   Number of wire bits:             83
   Number of public wires:           8
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_MUX_                         16

=== RegEn_0x68db79c4ec1d6e5b ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           5
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_P_                       16
     $_MUX_                         16

=== RegRst_0x9f365fdf6c8998a ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_ANDNOT_                       2
     $_DFF_P_                        2

=== Subtractor_0x422b1f52edd46a85 ===

   Number of wires:                 76
   Number of wire bits:            121
   Number of public wires:           5
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $_ANDNOT_                       7
     $_AND_                          1
     $_AOI3_                        10
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                          8
     $_OAI3_                        11
     $_ORNOT_                       11
     $_OR_                           3
     $_XNOR_                         8
     $_XOR_                         23

=== ZeroComparator_0x422b1f52edd46a85 ===

   Number of wires:                 18
   Number of wire bits:             33
   Number of public wires:           4
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_ANDNOT_                       3
     $_NOR_                          1
     $_OR_                          11

=== gcd ===

   Number of wires:                 31
   Number of wire bits:            124
   Number of public wires:          31
   Number of public wire bits:     124
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e      1
     GcdUnitDpathRTL_0x4d0fc71ead8d3d9e      1

=== design hierarchy ===

   gcd                               1
     GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e      1
       RegRst_0x9f365fdf6c8998a      1
     GcdUnitDpathRTL_0x4d0fc71ead8d3d9e      1
       LtComparator_0x422b1f52edd46a85      1
       Mux_0x683fa1a418b072c9        1
       Mux_0xdd6473406d1a99a         1
       RegEn_0x68db79c4ec1d6e5b      2
       Subtractor_0x422b1f52edd46a85      1
       ZeroComparator_0x422b1f52edd46a85      1

   Number of wires:                365
   Number of wire bits:           1160
   Number of public wires:         146
   Number of public wire bits:     910
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                342
     $_ANDNOT_                      41
     $_AND_                          4
     $_AOI3_                        19
     $_AOI4_                         1
     $_DFF_P_                       34
     $_MUX_                         64
     $_NAND_                         4
     $_NOR_                          7
     $_NOT_                         44
     $_OAI3_                        18
     $_OAI4_                        16
     $_ORNOT_                       22
     $_OR_                          21
     $_XNOR_                        11
     $_XOR_                         36

4.27. Executing CHECK pass (checking for obvious problems).
checking module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
checking module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
checking module LtComparator_0x422b1f52edd46a85..
checking module Mux_0x683fa1a418b072c9..
checking module Mux_0xdd6473406d1a99a..
checking module RegEn_0x68db79c4ec1d6e5b..
checking module RegRst_0x9f365fdf6c8998a..
checking module Subtractor_0x422b1f52edd46a85..
checking module ZeroComparator_0x422b1f52edd46a85..
checking module gcd..
found and reported 0 problems.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LtComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0x683fa1a418b072c9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0xdd6473406d1a99a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RegEn_0x68db79c4ec1d6e5b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RegRst_0x9f365fdf6c8998a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Subtractor_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ZeroComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gcd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
  Optimizing cells in module \Mux_0x683fa1a418b072c9.
  Optimizing cells in module \Mux_0xdd6473406d1a99a.
  Optimizing cells in module \RegEn_0x68db79c4ec1d6e5b.
  Optimizing cells in module \RegRst_0x9f365fdf6c8998a.
  Optimizing cells in module \Subtractor_0x422b1f52edd46a85.
  Optimizing cells in module \ZeroComparator_0x422b1f52edd46a85.
  Optimizing cells in module \gcd.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 0 unused cells and 62 unused wires.
<suppressed ~62 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing TECHMAP pass (map to technology primitives).

6.1. Executing Verilog-2005 frontend: ./nangate45/verilog/cells_latch.v
Parsing Verilog input from `./nangate45/verilog/cells_latch.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

6.2. Continuing TECHMAP pass.
No more expansions possible.

7. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e':
Mapping DFF cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e':
Mapping DFF cells in module `\LtComparator_0x422b1f52edd46a85':
Mapping DFF cells in module `\Mux_0x683fa1a418b072c9':
Mapping DFF cells in module `\Mux_0xdd6473406d1a99a':
Mapping DFF cells in module `\RegEn_0x68db79c4ec1d6e5b':
  mapped 16 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\RegRst_0x9f365fdf6c8998a':
  mapped 2 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\Subtractor_0x422b1f52edd46a85':
Mapping DFF cells in module `\ZeroComparator_0x422b1f52edd46a85':
Mapping DFF cells in module `\gcd':

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LtComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0x683fa1a418b072c9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Mux_0xdd6473406d1a99a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RegEn_0x68db79c4ec1d6e5b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RegRst_0x9f365fdf6c8998a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Subtractor_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ZeroComparator_0x422b1f52edd46a85..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gcd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
  Optimizing cells in module \LtComparator_0x422b1f52edd46a85.
  Optimizing cells in module \Mux_0x683fa1a418b072c9.
  Optimizing cells in module \Mux_0xdd6473406d1a99a.
  Optimizing cells in module \RegEn_0x68db79c4ec1d6e5b.
  Optimizing cells in module \RegRst_0x9f365fdf6c8998a.
  Optimizing cells in module \Subtractor_0x422b1f52edd46a85.
  Optimizing cells in module \ZeroComparator_0x422b1f52edd46a85.
  Optimizing cells in module \gcd.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Finding identical cells in module `\LtComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\Mux_0x683fa1a418b072c9'.
Finding identical cells in module `\Mux_0xdd6473406d1a99a'.
Finding identical cells in module `\RegEn_0x68db79c4ec1d6e5b'.
Finding identical cells in module `\RegRst_0x9f365fdf6c8998a'.
Finding identical cells in module `\Subtractor_0x422b1f52edd46a85'.
Finding identical cells in module `\ZeroComparator_0x422b1f52edd46a85'.
Finding identical cells in module `\gcd'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.
Optimizing module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e.
Optimizing module LtComparator_0x422b1f52edd46a85.
Optimizing module Mux_0x683fa1a418b072c9.
Optimizing module Mux_0xdd6473406d1a99a.
Optimizing module RegEn_0x68db79c4ec1d6e5b.
Optimizing module RegRst_0x9f365fdf6c8998a.
Optimizing module Subtractor_0x422b1f52edd46a85.
Optimizing module ZeroComparator_0x422b1f52edd46a85.
Optimizing module gcd.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing ABC pass (technology mapping using ABC).

9.1. Extracting gate netlist of module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e' to `/tmp/yosys-abc-ntZt9U/input.blif'..
Extracted 23 gates and 29 wires to a netlist network with 6 inputs and 8 outputs.

9.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-ntZt9U/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ntZt9U/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ntZt9U/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-ntZt9U/output.blif 

9.1.2. Re-integrating ABC results.
ABC RESULTS:           AND3_X4 cells:        2
ABC RESULTS:          AOI21_X1 cells:        2
ABC RESULTS:          AOI22_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        1
ABC RESULTS:           INV_X32 cells:        2
ABC RESULTS:            INV_X8 cells:        1
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        2
ABC RESULTS:           NOR2_X4 cells:        1
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        8
Removing temp directory.

9.2. Extracting gate netlist of module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e' to `/tmp/yosys-abc-GZInBL/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

9.3. Extracting gate netlist of module `\LtComparator_0x422b1f52edd46a85' to `/tmp/yosys-abc-munwCK/input.blif'..
Extracted 66 gates and 98 wires to a netlist network with 32 inputs and 1 outputs.

9.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-munwCK/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-munwCK/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-munwCK/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-munwCK/output.blif 

9.3.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        7
ABC RESULTS:           AND2_X2 cells:        4
ABC RESULTS:           AND3_X1 cells:        1
ABC RESULTS:           AND3_X2 cells:        1
ABC RESULTS:         AOI211_X2 cells:        1
ABC RESULTS:         AOI211_X4 cells:        1
ABC RESULTS:          AOI21_X1 cells:        5
ABC RESULTS:          AOI21_X2 cells:        2
ABC RESULTS:          AOI21_X4 cells:        1
ABC RESULTS:            INV_X1 cells:       10
ABC RESULTS:           INV_X16 cells:        1
ABC RESULTS:            INV_X2 cells:        4
ABC RESULTS:           INV_X32 cells:        3
ABC RESULTS:          NAND2_X1 cells:        4
ABC RESULTS:          NAND3_X1 cells:        2
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        7
ABC RESULTS:           NOR2_X2 cells:        1
ABC RESULTS:           NOR2_X4 cells:        2
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:           NOR3_X2 cells:        2
ABC RESULTS:           NOR4_X4 cells:        2
ABC RESULTS:         OAI211_X2 cells:        2
ABC RESULTS:          OAI21_X1 cells:        5
ABC RESULTS:            OR2_X4 cells:        1
ABC RESULTS:            OR3_X2 cells:        1
ABC RESULTS:          XNOR2_X1 cells:        2
ABC RESULTS:          XNOR2_X2 cells:        1
ABC RESULTS:           XOR2_X1 cells:        2
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:        1
Removing temp directory.

9.4. Extracting gate netlist of module `\Mux_0x683fa1a418b072c9' to `/tmp/yosys-abc-5M9ymN/input.blif'..
Extracted 67 gates and 117 wires to a netlist network with 50 inputs and 16 outputs.

9.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-5M9ymN/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-5M9ymN/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-5M9ymN/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-5M9ymN/output.blif 

9.4.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X2 cells:        1
ABC RESULTS:          AOI22_X1 cells:       16
ABC RESULTS:            BUF_X4 cells:        2
ABC RESULTS:            BUF_X8 cells:        1
ABC RESULTS:           INV_X32 cells:        1
ABC RESULTS:          NAND2_X1 cells:       31
ABC RESULTS:          NAND2_X2 cells:        1
ABC RESULTS:           NOR2_X4 cells:        1
ABC RESULTS:          XNOR2_X2 cells:        1
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       16
Removing temp directory.

9.5. Extracting gate netlist of module `\Mux_0xdd6473406d1a99a' to `/tmp/yosys-abc-oY1H7L/input.blif'..
Extracted 16 gates and 49 wires to a netlist network with 33 inputs and 16 outputs.

9.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-oY1H7L/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-oY1H7L/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-oY1H7L/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-oY1H7L/output.blif 

9.5.2. Re-integrating ABC results.
ABC RESULTS:           MUX2_X1 cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

9.6. Extracting gate netlist of module `\RegEn_0x68db79c4ec1d6e5b' to `/tmp/yosys-abc-CcnEVM/input.blif'..
Extracted 16 gates and 49 wires to a netlist network with 33 inputs and 16 outputs.

9.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-CcnEVM/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-CcnEVM/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-CcnEVM/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-CcnEVM/output.blif 

9.6.2. Re-integrating ABC results.
ABC RESULTS:           MUX2_X1 cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

9.7. Extracting gate netlist of module `\RegRst_0x9f365fdf6c8998a' to `/tmp/yosys-abc-q1eNQQ/input.blif'..
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

9.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-q1eNQQ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-q1eNQQ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-q1eNQQ/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-q1eNQQ/output.blif 

9.7.2. Re-integrating ABC results.
ABC RESULTS:           INV_X16 cells:        2
ABC RESULTS:           NOR2_X1 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

9.8. Extracting gate netlist of module `\Subtractor_0x422b1f52edd46a85' to `/tmp/yosys-abc-fm0kMK/input.blif'..
Extracted 87 gates and 119 wires to a netlist network with 32 inputs and 16 outputs.

9.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-fm0kMK/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-fm0kMK/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-fm0kMK/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-fm0kMK/output.blif 

9.8.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        8
ABC RESULTS:           AND2_X2 cells:        4
ABC RESULTS:           AND3_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:        3
ABC RESULTS:          AOI21_X4 cells:        4
ABC RESULTS:            INV_X1 cells:       17
ABC RESULTS:           INV_X16 cells:        1
ABC RESULTS:            INV_X2 cells:        1
ABC RESULTS:           INV_X32 cells:        1
ABC RESULTS:            INV_X8 cells:        1
ABC RESULTS:          NAND2_X1 cells:        5
ABC RESULTS:          NAND2_X2 cells:        1
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:       11
ABC RESULTS:           NOR2_X2 cells:        4
ABC RESULTS:           NOR2_X4 cells:        3
ABC RESULTS:           NOR3_X1 cells:        1
ABC RESULTS:           NOR3_X2 cells:        1
ABC RESULTS:           NOR3_X4 cells:        1
ABC RESULTS:         OAI211_X2 cells:        1
ABC RESULTS:         OAI211_X4 cells:        1
ABC RESULTS:          OAI21_X1 cells:        4
ABC RESULTS:         OAI221_X4 cells:        2
ABC RESULTS:            OR3_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:       16
ABC RESULTS:          XNOR2_X2 cells:        9
ABC RESULTS:           XOR2_X1 cells:        2
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

9.9. Extracting gate netlist of module `\ZeroComparator_0x422b1f52edd46a85' to `/tmp/yosys-abc-VTfbyS/input.blif'..
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 1 outputs.

9.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f /tmp/yosys-abc-VTfbyS/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-VTfbyS/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-VTfbyS/input.blif 
ABC: + read_lib -w /home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/home/dsm/ysyx-workbench/dsm/yosys-sta/./nangate45/lib/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.04 sec
ABC: Memory =    8.88 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + retime -D -D 2000 -M 6 
ABC: + strash 
ABC: + dch -f 
ABC: + map -p -M 1 -D 2000 -f 
ABC: + topo 
ABC: + dnsize 
ABC: + buffer -p 
ABC: + upsize 
ABC: + 
ABC: + write_blif /tmp/yosys-abc-VTfbyS/output.blif 

9.9.2. Re-integrating ABC results.
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:           NOR4_X2 cells:        3
ABC RESULTS:           NOR4_X4 cells:        1
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        1
Removing temp directory.

9.10. Extracting gate netlist of module `\gcd' to `/tmp/yosys-abc-Y1p2Y0/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

10. Executing HILOMAP pass (mapping to constant drivers).

11. Executing SETUNDEF pass (replace undef values with defined constants).

12. Executing SPLITNETS pass (splitting up multi-bit signals).

13. Executing INSBUF pass (insert buffer cells for connected wires).
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1597: \b_mux_sel -> \req_rdy
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1598: \curr_state__0[0] -> $abc$1292$curr_state__0[0]
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1599: \curr_state__0[1] -> $abc$1292$curr_state__0[1]
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1600: $abc$1292$b_mux_sel -> \b_mux_sel
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1601: $abc$1292$resp_val -> \resp_val
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1602: \is_a_lt_b -> $abc$1292$is_a_lt_b
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1603: $abc$1292$a_mux_sel[0] -> \a_mux_sel [0]
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1604: $abc$1292$a_mux_sel[1] -> \a_mux_sel [1]
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1605: \req_val -> $abc$1292$req_val
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1606: \is_b_zero -> $abc$1292$is_b_zero
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1607: \resp_rdy -> $abc$1292$resp_rdy
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1608: $abc$1292$next_state__0[0] -> \next_state__0[0]
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1609: $abc$1292$next_state__0[1] -> \next_state__0[1]
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1610: $abc$1292$b_reg_en -> \b_reg_en
Added GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.$auto$insbuf.cc:79:execute$1611: $abc$1292$a_reg_en -> \a_reg_en
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1612: \in1 [14] -> $abc$1308$in1[14]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1613: \in0 [14] -> $abc$1308$in0[14]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1614: \in0 [13] -> $abc$1308$in0[13]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1615: \in1 [13] -> $abc$1308$in1[13]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1616: \in1 [12] -> $abc$1308$in1[12]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1617: \in0 [12] -> $abc$1308$in0[12]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1618: \in0 [11] -> $abc$1308$in0[11]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1619: \in1 [11] -> $abc$1308$in1[11]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1620: \in1 [10] -> $abc$1308$in1[10]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1621: \in0 [10] -> $abc$1308$in0[10]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1622: \in0 [9] -> $abc$1308$in0[9]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1623: \in1 [9] -> $abc$1308$in1[9]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1624: \in1 [8] -> $abc$1308$in1[8]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1625: \in0 [8] -> $abc$1308$in0[8]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1626: \in1 [7] -> $abc$1308$in1[7]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1627: \in0 [7] -> $abc$1308$in0[7]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1628: \in1 [6] -> $abc$1308$in1[6]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1629: \in0 [6] -> $abc$1308$in0[6]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1630: \in0 [5] -> $abc$1308$in0[5]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1631: \in1 [5] -> $abc$1308$in1[5]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1632: \in1 [4] -> $abc$1308$in1[4]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1633: \in0 [4] -> $abc$1308$in0[4]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1634: \in1 [3] -> $abc$1308$in1[3]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1635: \in0 [3] -> $abc$1308$in0[3]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1636: \in1 [2] -> $abc$1308$in1[2]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1637: \in0 [2] -> $abc$1308$in0[2]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1638: \in1 [1] -> $abc$1308$in1[1]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1639: \in0 [1] -> $abc$1308$in0[1]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1640: \in1 [0] -> $abc$1308$in1[0]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1641: \in0 [0] -> $abc$1308$in0[0]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1642: $abc$1308$out -> \out
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1643: \in1 [15] -> $abc$1308$in1[15]
Added LtComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1644: \in0 [15] -> $abc$1308$in0[15]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1645: \sel [0] -> $abc$1386$sel[0]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1646: \sel [1] -> $abc$1386$sel[1]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1647: \in_$001 [0] -> $abc$1386$in_$001[0]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1648: \in_$002 [0] -> $abc$1386$in_$002[0]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1649: \in_$000 [0] -> $abc$1386$in_$000[0]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1650: $abc$1386$out[0] -> \out [0]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1651: \in_$001 [1] -> $abc$1386$in_$001[1]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1652: \in_$002 [1] -> $abc$1386$in_$002[1]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1653: \in_$000 [1] -> $abc$1386$in_$000[1]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1654: $abc$1386$out[1] -> \out [1]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1655: \in_$001 [2] -> $abc$1386$in_$001[2]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1656: \in_$002 [2] -> $abc$1386$in_$002[2]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1657: \in_$000 [2] -> $abc$1386$in_$000[2]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1658: $abc$1386$out[2] -> \out [2]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1659: \in_$001 [3] -> $abc$1386$in_$001[3]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1660: \in_$002 [3] -> $abc$1386$in_$002[3]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1661: \in_$000 [3] -> $abc$1386$in_$000[3]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1662: $abc$1386$out[3] -> \out [3]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1663: \in_$001 [4] -> $abc$1386$in_$001[4]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1664: \in_$002 [4] -> $abc$1386$in_$002[4]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1665: \in_$000 [4] -> $abc$1386$in_$000[4]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1666: $abc$1386$out[4] -> \out [4]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1667: \in_$001 [5] -> $abc$1386$in_$001[5]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1668: \in_$002 [5] -> $abc$1386$in_$002[5]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1669: \in_$000 [5] -> $abc$1386$in_$000[5]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1670: $abc$1386$out[5] -> \out [5]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1671: \in_$001 [6] -> $abc$1386$in_$001[6]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1672: \in_$002 [6] -> $abc$1386$in_$002[6]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1673: \in_$000 [6] -> $abc$1386$in_$000[6]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1674: $abc$1386$out[6] -> \out [6]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1675: \in_$001 [7] -> $abc$1386$in_$001[7]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1676: \in_$002 [7] -> $abc$1386$in_$002[7]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1677: \in_$000 [7] -> $abc$1386$in_$000[7]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1678: $abc$1386$out[7] -> \out [7]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1679: \in_$001 [8] -> $abc$1386$in_$001[8]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1680: \in_$002 [8] -> $abc$1386$in_$002[8]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1681: \in_$000 [8] -> $abc$1386$in_$000[8]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1682: $abc$1386$out[8] -> \out [8]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1683: \in_$001 [9] -> $abc$1386$in_$001[9]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1684: \in_$002 [9] -> $abc$1386$in_$002[9]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1685: \in_$000 [9] -> $abc$1386$in_$000[9]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1686: $abc$1386$out[9] -> \out [9]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1687: \in_$001 [10] -> $abc$1386$in_$001[10]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1688: \in_$002 [10] -> $abc$1386$in_$002[10]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1689: \in_$000 [10] -> $abc$1386$in_$000[10]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1690: $abc$1386$out[10] -> \out [10]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1691: \in_$001 [11] -> $abc$1386$in_$001[11]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1692: \in_$002 [11] -> $abc$1386$in_$002[11]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1693: \in_$000 [11] -> $abc$1386$in_$000[11]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1694: $abc$1386$out[11] -> \out [11]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1695: \in_$001 [12] -> $abc$1386$in_$001[12]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1696: \in_$002 [12] -> $abc$1386$in_$002[12]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1697: \in_$000 [12] -> $abc$1386$in_$000[12]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1698: $abc$1386$out[12] -> \out [12]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1699: \in_$001 [13] -> $abc$1386$in_$001[13]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1700: \in_$002 [13] -> $abc$1386$in_$002[13]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1701: \in_$000 [13] -> $abc$1386$in_$000[13]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1702: $abc$1386$out[13] -> \out [13]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1703: \in_$001 [14] -> $abc$1386$in_$001[14]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1704: \in_$002 [14] -> $abc$1386$in_$002[14]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1705: \in_$000 [14] -> $abc$1386$in_$000[14]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1706: $abc$1386$out[14] -> \out [14]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1707: \in_$001 [15] -> $abc$1386$in_$001[15]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1708: \in_$002 [15] -> $abc$1386$in_$002[15]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1709: \in_$000 [15] -> $abc$1386$in_$000[15]
Added Mux_0x683fa1a418b072c9.$auto$insbuf.cc:79:execute$1710: $abc$1386$out[15] -> \out [15]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1711: \in_$000 [0] -> $abc$1442$in_$000[0]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1712: \in_$001 [0] -> $abc$1442$in_$001[0]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1713: \sel -> $abc$1442$sel
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1714: $abc$1442$out[0] -> \out [0]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1715: \in_$000 [1] -> $abc$1442$in_$000[1]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1716: \in_$001 [1] -> $abc$1442$in_$001[1]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1717: $abc$1442$out[1] -> \out [1]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1718: \in_$000 [2] -> $abc$1442$in_$000[2]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1719: \in_$001 [2] -> $abc$1442$in_$001[2]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1720: $abc$1442$out[2] -> \out [2]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1721: \in_$000 [3] -> $abc$1442$in_$000[3]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1722: \in_$001 [3] -> $abc$1442$in_$001[3]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1723: $abc$1442$out[3] -> \out [3]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1724: \in_$000 [4] -> $abc$1442$in_$000[4]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1725: \in_$001 [4] -> $abc$1442$in_$001[4]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1726: $abc$1442$out[4] -> \out [4]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1727: \in_$000 [5] -> $abc$1442$in_$000[5]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1728: \in_$001 [5] -> $abc$1442$in_$001[5]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1729: $abc$1442$out[5] -> \out [5]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1730: \in_$000 [6] -> $abc$1442$in_$000[6]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1731: \in_$001 [6] -> $abc$1442$in_$001[6]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1732: $abc$1442$out[6] -> \out [6]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1733: \in_$000 [7] -> $abc$1442$in_$000[7]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1734: \in_$001 [7] -> $abc$1442$in_$001[7]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1735: $abc$1442$out[7] -> \out [7]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1736: \in_$000 [8] -> $abc$1442$in_$000[8]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1737: \in_$001 [8] -> $abc$1442$in_$001[8]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1738: $abc$1442$out[8] -> \out [8]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1739: \in_$000 [9] -> $abc$1442$in_$000[9]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1740: \in_$001 [9] -> $abc$1442$in_$001[9]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1741: $abc$1442$out[9] -> \out [9]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1742: \in_$000 [10] -> $abc$1442$in_$000[10]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1743: \in_$001 [10] -> $abc$1442$in_$001[10]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1744: $abc$1442$out[10] -> \out [10]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1745: \in_$000 [11] -> $abc$1442$in_$000[11]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1746: \in_$001 [11] -> $abc$1442$in_$001[11]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1747: $abc$1442$out[11] -> \out [11]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1748: \in_$000 [12] -> $abc$1442$in_$000[12]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1749: \in_$001 [12] -> $abc$1442$in_$001[12]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1750: $abc$1442$out[12] -> \out [12]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1751: \in_$000 [13] -> $abc$1442$in_$000[13]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1752: \in_$001 [13] -> $abc$1442$in_$001[13]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1753: $abc$1442$out[13] -> \out [13]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1754: \in_$000 [14] -> $abc$1442$in_$000[14]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1755: \in_$001 [14] -> $abc$1442$in_$001[14]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1756: $abc$1442$out[14] -> \out [14]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1757: \in_$000 [15] -> $abc$1442$in_$000[15]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1758: \in_$001 [15] -> $abc$1442$in_$001[15]
Added Mux_0xdd6473406d1a99a.$auto$insbuf.cc:79:execute$1759: $abc$1442$out[15] -> \out [15]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1760: \out [0] -> $abc$1459$out[0]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1761: \in_ [0] -> $abc$1459$in_[0]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1762: \en -> $abc$1459$en
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1763: $abc$1459$0\out[15:0][0] -> $0\out[15:0][0]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1764: \out [1] -> $abc$1459$out[1]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1765: \in_ [1] -> $abc$1459$in_[1]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1766: $abc$1459$0\out[15:0][1] -> $0\out[15:0][1]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1767: \out [2] -> $abc$1459$out[2]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1768: \in_ [2] -> $abc$1459$in_[2]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1769: $abc$1459$0\out[15:0][2] -> $0\out[15:0][2]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1770: \out [3] -> $abc$1459$out[3]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1771: \in_ [3] -> $abc$1459$in_[3]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1772: $abc$1459$0\out[15:0][3] -> $0\out[15:0][3]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1773: \out [4] -> $abc$1459$out[4]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1774: \in_ [4] -> $abc$1459$in_[4]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1775: $abc$1459$0\out[15:0][4] -> $0\out[15:0][4]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1776: \out [5] -> $abc$1459$out[5]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1777: \in_ [5] -> $abc$1459$in_[5]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1778: $abc$1459$0\out[15:0][5] -> $0\out[15:0][5]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1779: \out [6] -> $abc$1459$out[6]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1780: \in_ [6] -> $abc$1459$in_[6]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1781: $abc$1459$0\out[15:0][6] -> $0\out[15:0][6]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1782: \out [7] -> $abc$1459$out[7]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1783: \in_ [7] -> $abc$1459$in_[7]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1784: $abc$1459$0\out[15:0][7] -> $0\out[15:0][7]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1785: \out [8] -> $abc$1459$out[8]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1786: \in_ [8] -> $abc$1459$in_[8]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1787: $abc$1459$0\out[15:0][8] -> $0\out[15:0][8]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1788: \out [9] -> $abc$1459$out[9]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1789: \in_ [9] -> $abc$1459$in_[9]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1790: $abc$1459$0\out[15:0][9] -> $0\out[15:0][9]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1791: \out [10] -> $abc$1459$out[10]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1792: \in_ [10] -> $abc$1459$in_[10]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1793: $abc$1459$0\out[15:0][10] -> $0\out[15:0][10]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1794: \out [11] -> $abc$1459$out[11]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1795: \in_ [11] -> $abc$1459$in_[11]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1796: $abc$1459$0\out[15:0][11] -> $0\out[15:0][11]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1797: \out [12] -> $abc$1459$out[12]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1798: \in_ [12] -> $abc$1459$in_[12]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1799: $abc$1459$0\out[15:0][12] -> $0\out[15:0][12]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1800: \out [13] -> $abc$1459$out[13]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1801: \in_ [13] -> $abc$1459$in_[13]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1802: $abc$1459$0\out[15:0][13] -> $0\out[15:0][13]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1803: \out [14] -> $abc$1459$out[14]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1804: \in_ [14] -> $abc$1459$in_[14]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1805: $abc$1459$0\out[15:0][14] -> $0\out[15:0][14]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1806: \out [15] -> $abc$1459$out[15]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1807: \in_ [15] -> $abc$1459$in_[15]
Added RegEn_0x68db79c4ec1d6e5b.$auto$insbuf.cc:79:execute$1808: $abc$1459$0\out[15:0][15] -> $0\out[15:0][15]
Added RegRst_0x9f365fdf6c8998a.$auto$insbuf.cc:79:execute$1809: \in_ [0] -> $abc$1476$in_[0]
Added RegRst_0x9f365fdf6c8998a.$auto$insbuf.cc:79:execute$1810: \reset -> $abc$1476$reset
Added RegRst_0x9f365fdf6c8998a.$auto$insbuf.cc:79:execute$1811: $abc$1476$0\out[1:0][0] -> $0\out[1:0][0]
Added RegRst_0x9f365fdf6c8998a.$auto$insbuf.cc:79:execute$1812: \in_ [1] -> $abc$1476$in_[1]
Added RegRst_0x9f365fdf6c8998a.$auto$insbuf.cc:79:execute$1813: $abc$1476$0\out[1:0][1] -> $0\out[1:0][1]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1814: \in0 [0] -> $abc$1481$in0[0]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1815: \in1 [0] -> $abc$1481$in1[0]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1816: $abc$1481$out[0] -> \out [0]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1817: \in0 [1] -> $abc$1481$in0[1]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1818: \in1 [1] -> $abc$1481$in1[1]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1819: $abc$1481$out[1] -> \out [1]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1820: \in0 [2] -> $abc$1481$in0[2]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1821: \in1 [2] -> $abc$1481$in1[2]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1822: $abc$1481$out[2] -> \out [2]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1823: \in0 [3] -> $abc$1481$in0[3]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1824: \in1 [3] -> $abc$1481$in1[3]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1825: $abc$1481$out[3] -> \out [3]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1826: \in0 [4] -> $abc$1481$in0[4]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1827: \in1 [4] -> $abc$1481$in1[4]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1828: $abc$1481$out[4] -> \out [4]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1829: \in0 [5] -> $abc$1481$in0[5]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1830: \in1 [5] -> $abc$1481$in1[5]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1831: $abc$1481$out[5] -> \out [5]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1832: \in0 [6] -> $abc$1481$in0[6]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1833: \in1 [6] -> $abc$1481$in1[6]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1834: $abc$1481$out[6] -> \out [6]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1835: \in0 [7] -> $abc$1481$in0[7]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1836: \in1 [7] -> $abc$1481$in1[7]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1837: $abc$1481$out[7] -> \out [7]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1838: \in0 [8] -> $abc$1481$in0[8]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1839: \in1 [8] -> $abc$1481$in1[8]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1840: $abc$1481$out[8] -> \out [8]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1841: \in0 [9] -> $abc$1481$in0[9]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1842: \in1 [9] -> $abc$1481$in1[9]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1843: $abc$1481$out[9] -> \out [9]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1844: \in0 [10] -> $abc$1481$in0[10]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1845: \in1 [10] -> $abc$1481$in1[10]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1846: $abc$1481$out[10] -> \out [10]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1847: \in0 [11] -> $abc$1481$in0[11]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1848: \in1 [11] -> $abc$1481$in1[11]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1849: $abc$1481$out[11] -> \out [11]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1850: \in0 [12] -> $abc$1481$in0[12]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1851: \in1 [12] -> $abc$1481$in1[12]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1852: $abc$1481$out[12] -> \out [12]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1853: \in0 [13] -> $abc$1481$in0[13]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1854: \in1 [13] -> $abc$1481$in1[13]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1855: $abc$1481$out[13] -> \out [13]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1856: \in0 [14] -> $abc$1481$in0[14]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1857: \in1 [14] -> $abc$1481$in1[14]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1858: $abc$1481$out[14] -> \out [14]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1859: \in0 [15] -> $abc$1481$in0[15]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1860: \in1 [15] -> $abc$1481$in1[15]
Added Subtractor_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1861: $abc$1481$out[15] -> \out [15]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1862: \in_ [1] -> $abc$1590$in_[1]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1863: \in_ [0] -> $abc$1590$in_[0]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1864: \in_ [3] -> $abc$1590$in_[3]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1865: \in_ [2] -> $abc$1590$in_[2]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1866: \in_ [5] -> $abc$1590$in_[5]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1867: \in_ [4] -> $abc$1590$in_[4]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1868: \in_ [7] -> $abc$1590$in_[7]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1869: \in_ [6] -> $abc$1590$in_[6]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1870: \in_ [9] -> $abc$1590$in_[9]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1871: \in_ [8] -> $abc$1590$in_[8]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1872: \in_ [11] -> $abc$1590$in_[11]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1873: \in_ [10] -> $abc$1590$in_[10]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1874: \in_ [13] -> $abc$1590$in_[13]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1875: \in_ [12] -> $abc$1590$in_[12]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1876: \in_ [15] -> $abc$1590$in_[15]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1877: \in_ [14] -> $abc$1590$in_[14]
Added ZeroComparator_0x422b1f52edd46a85.$auto$insbuf.cc:79:execute$1878: $abc$1590$out -> \out

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
Finding unused cells or wires in module \LtComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \Mux_0x683fa1a418b072c9..
Finding unused cells or wires in module \Mux_0xdd6473406d1a99a..
Finding unused cells or wires in module \RegEn_0x68db79c4ec1d6e5b..
Finding unused cells or wires in module \RegRst_0x9f365fdf6c8998a..
Finding unused cells or wires in module \Subtractor_0x422b1f52edd46a85..
Finding unused cells or wires in module \ZeroComparator_0x422b1f52edd46a85..
Finding unused cells or wires in module \gcd..
Removed 0 unused cells and 216 unused wires.
<suppressed ~5 debug messages>

15. Executing CHECK pass (checking for obvious problems).
checking module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e..
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\resp_val is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\req_rdy is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\b_reg_en is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\b_mux_sel is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\a_reg_en is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\a_mux_sel [1] is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\a_mux_sel [0] is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\next_state__0[1] is used but has no driver.
Warning: Wire GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e.\next_state__0[0] is used but has no driver.
checking module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e..
checking module LtComparator_0x422b1f52edd46a85..
Warning: Wire LtComparator_0x422b1f52edd46a85.\out is used but has no driver.
checking module Mux_0x683fa1a418b072c9..
Warning: Wire Mux_0x683fa1a418b072c9.\out [15] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [14] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [13] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [12] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [11] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [10] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [9] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [8] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [7] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [6] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [5] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [4] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [3] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [2] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [1] is used but has no driver.
Warning: Wire Mux_0x683fa1a418b072c9.\out [0] is used but has no driver.
checking module Mux_0xdd6473406d1a99a..
Warning: Wire Mux_0xdd6473406d1a99a.\out [15] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [14] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [13] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [12] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [11] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [10] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [9] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [8] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [7] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [6] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [5] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [4] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [3] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [2] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [1] is used but has no driver.
Warning: Wire Mux_0xdd6473406d1a99a.\out [0] is used but has no driver.
checking module RegEn_0x68db79c4ec1d6e5b..
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [15] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [14] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [13] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [12] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [11] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [10] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [9] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [8] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [7] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [6] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [5] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [4] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [3] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [2] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [1] is used but has no driver.
Warning: Wire RegEn_0x68db79c4ec1d6e5b.\out [0] is used but has no driver.
checking module RegRst_0x9f365fdf6c8998a..
Warning: Wire RegRst_0x9f365fdf6c8998a.\out [1] is used but has no driver.
Warning: Wire RegRst_0x9f365fdf6c8998a.\out [0] is used but has no driver.
checking module Subtractor_0x422b1f52edd46a85..
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [15] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [14] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [13] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [12] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [11] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [10] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [9] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [8] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [7] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [6] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [5] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [4] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [3] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [2] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [1] is used but has no driver.
Warning: Wire Subtractor_0x422b1f52edd46a85.\out [0] is used but has no driver.
checking module ZeroComparator_0x422b1f52edd46a85..
Warning: Wire ZeroComparator_0x422b1f52edd46a85.\out is used but has no driver.
checking module gcd..
found and reported 77 problems.

16. Printing statistics.

=== GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e ===

   Number of wires:                 36
   Number of wire bits:             37
   Number of public wires:          16
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     AND3_X4                         2
     AOI21_X1                        2
     AOI22_X1                        1
     BUF_X1                         15
     INV_X1                          1
     INV_X32                         2
     INV_X8                          1
     NAND2_X1                        1
     NOR2_X1                         2
     NOR2_X4                         1
     NOR3_X1                         1
     RegRst_0x9f365fdf6c8998a        1

   Area for cell type \RegRst_0x9f365fdf6c8998a is unknown!

   Chip area for module '\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e': 47.614000

=== GcdUnitDpathRTL_0x4d0fc71ead8d3d9e ===

   Number of wires:                 75
   Number of wire bits:            121
   Number of public wires:          75
   Number of public wire bits:     121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     LtComparator_0x422b1f52edd46a85      1
     Mux_0x683fa1a418b072c9          1
     Mux_0xdd6473406d1a99a           1
     RegEn_0x68db79c4ec1d6e5b        2
     Subtractor_0x422b1f52edd46a85      1
     ZeroComparator_0x422b1f52edd46a85      1

   Area for cell type \RegEn_0x68db79c4ec1d6e5b is unknown!
   Area for cell type \Mux_0x683fa1a418b072c9 is unknown!
   Area for cell type \LtComparator_0x422b1f52edd46a85 is unknown!
   Area for cell type \ZeroComparator_0x422b1f52edd46a85 is unknown!
   Area for cell type \Mux_0xdd6473406d1a99a is unknown!
   Area for cell type \Subtractor_0x422b1f52edd46a85 is unknown!

=== LtComparator_0x422b1f52edd46a85 ===

   Number of wires:                114
   Number of wire bits:            144
   Number of public wires:           5
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     AND2_X1                         7
     AND2_X2                         4
     AND3_X1                         1
     AND3_X2                         1
     AOI211_X2                       1
     AOI211_X4                       1
     AOI21_X1                        5
     AOI21_X2                        2
     AOI21_X4                        1
     BUF_X1                         33
     INV_X1                         10
     INV_X16                         1
     INV_X2                          4
     INV_X32                         3
     NAND2_X1                        4
     NAND3_X1                        2
     NAND4_X1                        1
     NOR2_X1                         7
     NOR2_X2                         1
     NOR2_X4                         2
     NOR3_X1                         1
     NOR3_X2                         2
     NOR4_X4                         2
     OAI211_X2                       2
     OAI21_X1                        5
     OR2_X4                          1
     OR3_X2                          1
     XNOR2_X1                        2
     XNOR2_X2                        1
     XOR2_X1                         2

   Chip area for module '\LtComparator_0x422b1f52edd46a85': 155.078000

=== Mux_0x683fa1a418b072c9 ===

   Number of wires:                112
   Number of wire bits:            173
   Number of public wires:           7
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                121
     AND2_X2                         1
     AOI22_X1                       16
     BUF_X1                         66
     BUF_X4                          2
     BUF_X8                          1
     INV_X32                         1
     NAND2_X1                       31
     NAND2_X2                        1
     NOR2_X4                         1
     XNOR2_X2                        1

   Chip area for module '\Mux_0x683fa1a418b072c9': 122.360000

=== Mux_0xdd6473406d1a99a ===

   Number of wires:                 55
   Number of wire bits:            100
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     BUF_X1                         49
     MUX2_X1                        16

   Chip area for module '\Mux_0xdd6473406d1a99a': 68.894000

=== RegEn_0x68db79c4ec1d6e5b ===

   Number of wires:                 86
   Number of wire bits:            116
   Number of public wires:           5
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     BUF_X1                         49
     DFF_X1                         16
     MUX2_X1                        16

   Chip area for module '\RegEn_0x68db79c4ec1d6e5b': 141.246000

=== RegRst_0x9f365fdf6c8998a ===

   Number of wires:                 15
   Number of wire bits:             17
   Number of public wires:           4
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BUF_X1                          5
     DFF_X1                          2
     INV_X16                         2
     NOR2_X1                         2

   Chip area for module '\RegRst_0x9f365fdf6c8998a': 23.674000

=== Subtractor_0x422b1f52edd46a85 ===

   Number of wires:                145
   Number of wire bits:            190
   Number of public wires:           5
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     AND2_X1                         8
     AND2_X2                         4
     AND3_X1                         2
     AOI21_X1                        3
     AOI21_X4                        4
     BUF_X1                         48
     INV_X1                         17
     INV_X16                         1
     INV_X2                          1
     INV_X32                         1
     INV_X8                          1
     NAND2_X1                        5
     NAND2_X2                        1
     NAND3_X1                        1
     NAND4_X1                        1
     NOR2_X1                        11
     NOR2_X2                         4
     NOR2_X4                         3
     NOR3_X1                         1
     NOR3_X2                         1
     NOR3_X4                         1
     OAI211_X2                       1
     OAI211_X4                       1
     OAI21_X1                        4
     OAI221_X4                       2
     OR3_X1                          2
     XNOR2_X1                       16
     XNOR2_X2                        9
     XOR2_X1                         2

   Chip area for module '\Subtractor_0x422b1f52edd46a85': 206.416000

=== ZeroComparator_0x422b1f52edd46a85 ===

   Number of wires:                 25
   Number of wire bits:             40
   Number of public wires:           4
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     AND4_X1                         1
     BUF_X1                         17
     NOR4_X2                         3
     NOR4_X4                         1

   Chip area for module '\ZeroComparator_0x422b1f52edd46a85': 27.132000

=== gcd ===

   Number of wires:                 15
   Number of wire bits:             61
   Number of public wires:          15
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e      1
     GcdUnitDpathRTL_0x4d0fc71ead8d3d9e      1

   Area for cell type \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e is unknown!
   Area for cell type \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e is unknown!

=== design hierarchy ===

   gcd                               1
     GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e      1
       RegRst_0x9f365fdf6c8998a      1
     GcdUnitDpathRTL_0x4d0fc71ead8d3d9e      1
       LtComparator_0x422b1f52edd46a85      1
       Mux_0x683fa1a418b072c9        1
       Mux_0xdd6473406d1a99a         1
       RegEn_0x68db79c4ec1d6e5b      2
       Subtractor_0x422b1f52edd46a85      1
       ZeroComparator_0x422b1f52edd46a85      1

   Number of wires:                764
   Number of wire bits:           1115
   Number of public wires:         147
   Number of public wire bits:     498
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                676
     AND2_X1                        15
     AND2_X2                         9
     AND3_X1                         3
     AND3_X2                         1
     AND3_X4                         2
     AND4_X1                         1
     AOI211_X2                       1
     AOI211_X4                       1
     AOI21_X1                       10
     AOI21_X2                        2
     AOI21_X4                        5
     AOI22_X1                       17
     BUF_X1                        331
     BUF_X4                          2
     BUF_X8                          1
     DFF_X1                         34
     INV_X1                         28
     INV_X16                         4
     INV_X2                          5
     INV_X32                         7
     INV_X8                          2
     MUX2_X1                        48
     NAND2_X1                       41
     NAND2_X2                        2
     NAND3_X1                        3
     NAND4_X1                        2
     NOR2_X1                        22
     NOR2_X2                         5
     NOR2_X4                         7
     NOR3_X1                         3
     NOR3_X2                         3
     NOR3_X4                         1
     NOR4_X2                         3
     NOR4_X4                         3
     OAI211_X2                       3
     OAI211_X4                       1
     OAI21_X1                        9
     OAI221_X4                       2
     OR2_X4                          1
     OR3_X1                          2
     OR3_X2                          1
     XNOR2_X1                       18
     XNOR2_X2                       11
     XOR2_X1                         4

   Chip area for top module '\gcd': 933.660000

17. Executing Verilog backend.
Dumping module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
Dumping module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
Dumping module `\LtComparator_0x422b1f52edd46a85'.
Dumping module `\Mux_0x683fa1a418b072c9'.
Dumping module `\Mux_0xdd6473406d1a99a'.
Dumping module `\RegEn_0x68db79c4ec1d6e5b'.
Dumping module `\RegRst_0x9f365fdf6c8998a'.
Dumping module `\Subtractor_0x422b1f52edd46a85'.
Dumping module `\ZeroComparator_0x422b1f52edd46a85'.
Dumping module `\gcd'.

Warnings: 85 unique messages, 149 total
End of script. Logfile hash: 9eded8f5e8
CPU: user 0.19s system 0.17s, MEM: 43.49 MB total, 31.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 15% 18x opt_expr (0 sec), 13% 19x opt_clean (0 sec), ...
