#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x120e456b0 .scope module, "decoder_brute" "decoder_brute" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /OUTPUT 8 "BCD";
v0x120e38dc0_0 .var "BCD", 7 0;
o0x128040040 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x120e79ef0_0 .net "D", 7 0, o0x128040040;  0 drivers
v0x120e79fa0_0 .var "high", 3 0;
v0x120e7a060_0 .var "low", 3 0;
E_0x120e69300 .event edge, v0x120e79ef0_0, v0x120e79fa0_0, v0x120e7a060_0;
S_0x120e345d0 .scope module, "ma_simu" "ma_simu" 3 3;
 .timescale -9 -12;
v0x120e85c10_0 .net "AN", 7 0, L_0x120e885a0;  1 drivers
v0x120e85cc0_0 .var "CLK", 0 0;
v0x120e85d50_0 .var "EN", 0 0;
o0x1280405e0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x120e85de0_0 .net "IN", 7 0, o0x1280405e0;  0 drivers
v0x120e85e70_0 .var "MODIFY", 0 0;
v0x120e85f00_0 .var "NEXT_CP_ini", 0 0;
v0x120e85fb0_0 .net "SEG", 7 0, v0x120e81250_0;  1 drivers
v0x120e86040_0 .var "SET", 0 0;
v0x120e860f0_0 .net "TMP", 0 0, L_0x120e863f0;  1 drivers
v0x120e86220_0 .var "TYPEe", 0 0;
o0x128042710 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x120e862b0_0 .net "alert", 7 0, o0x128042710;  0 drivers
v0x120e86340_0 .var "reset", 0 0;
E_0x120e7a140 .event edge, v0x120e7a8d0_0;
S_0x120e7a180 .scope module, "utt" "Clock" 3 6, 4 6 0, S_0x120e345d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "TYPEe";
    .port_info 4 /INPUT 1 "NEXT_CP_ini";
    .port_info 5 /INPUT 1 "SET";
    .port_info 6 /INPUT 1 "MODIFY";
    .port_info 7 /INPUT 8 "IN";
    .port_info 8 /OUTPUT 8 "AN";
    .port_info 9 /OUTPUT 8 "SEG";
    .port_info 10 /OUTPUT 8 "alert";
    .port_info 11 /OUTPUT 1 "TMP";
L_0x120e863f0 .functor BUFZ 1, L_0x120e866b0, C4<0>, C4<0>, C4<0>;
L_0x120e864a0 .functor BUFZ 1, v0x120e85f00_0, C4<0>, C4<0>, C4<0>;
L_0x120e86550 .functor BUFZ 1, v0x120e85e70_0, C4<0>, C4<0>, C4<0>;
L_0x120e86600 .functor BUFZ 1, v0x120e86220_0, C4<0>, C4<0>, C4<0>;
L_0x120e866b0 .functor BUFZ 1, v0x120e86340_0, C4<0>, C4<0>, C4<0>;
L_0x120e88400 .functor AND 1, v0x120e86040_0, v0x120e7b440_0, C4<1>, C4<1>;
L_0x120e884f0 .functor OR 8, v0x120e810e0_0, L_0x120e882b0, C4<00000000>, C4<00000000>;
v0x120e829c0_0 .net "AN", 7 0, L_0x120e885a0;  alias, 1 drivers
v0x120e82a80_0 .net "CLK", 0 0, v0x120e85cc0_0;  1 drivers
v0x120e82b20_0 .net "CO1", 0 0, v0x120e7dfa0_0;  1 drivers
v0x120e82bf0_0 .net "CO2", 0 0, v0x120e7d6c0_0;  1 drivers
v0x120e82cc0_0 .net "CO3", 0 0, v0x120e7c460_0;  1 drivers
v0x120e82dd0_0 .net "CP_100MS", 0 0, v0x120e7a820_0;  1 drivers
v0x120e82e60_0 .net "CP_1S", 0 0, v0x120e7ae30_0;  1 drivers
v0x120e82ef0_0 .net "CP_500MS", 0 0, v0x120e7b440_0;  1 drivers
v0x120e82f80_0 .net "EN", 0 0, v0x120e85d50_0;  1 drivers
v0x120e83090_0 .net "IN", 7 0, o0x1280405e0;  alias, 0 drivers
v0x120e83120_0 .var "LD", 3 0;
v0x120e831b0_0 .var "LD2", 1 0;
v0x120e83240_0 .var "MODE0", 1 0;
v0x120e832d0_0 .var "MODE1", 0 0;
v0x120e83360_0 .net "MODIFY", 0 0, v0x120e85e70_0;  1 drivers
v0x120e83400_0 .net "NEXT_CP", 0 0, L_0x120e864a0;  1 drivers
v0x120e834a0_0 .net "NEXT_CP_ini", 0 0, v0x120e85f00_0;  1 drivers
v0x120e83630_0 .net "RST", 0 0, L_0x120e866b0;  1 drivers
v0x120e836c0_0 .net "SEG", 7 0, v0x120e81250_0;  alias, 1 drivers
v0x120e83790_0 .net "SET", 0 0, v0x120e86040_0;  1 drivers
v0x120e83820_0 .net "SURE", 0 0, L_0x120e86550;  1 drivers
v0x120e838b0_0 .net "TMP", 0 0, L_0x120e863f0;  alias, 1 drivers
v0x120e83940_0 .net "TYPE", 0 0, L_0x120e86600;  1 drivers
v0x120e839d0_0 .net "TYPEe", 0 0, v0x120e86220_0;  1 drivers
L_0x128078760 .functor BUFT 1, C4<01100000>, C4<0>, C4<0>, C4<0>;
v0x120e83a60_0 .net/2u *"_ivl_100", 7 0, L_0x128078760;  1 drivers
v0x120e83af0_0 .net *"_ivl_102", 7 0, L_0x120e88190;  1 drivers
v0x120e83b80_0 .net *"_ivl_106", 0 0, L_0x120e88400;  1 drivers
v0x120e83c20_0 .net *"_ivl_108", 7 0, L_0x120e884f0;  1 drivers
v0x120e83cd0_0 .net *"_ivl_43", 3 0, L_0x120e86ea0;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x120e83d80_0 .net/2u *"_ivl_44", 3 0, L_0x1280782e0;  1 drivers
v0x120e83e30_0 .net *"_ivl_46", 31 0, L_0x120e86fe0;  1 drivers
L_0x128078328 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x120e83ee0_0 .net/2u *"_ivl_48", 3 0, L_0x128078328;  1 drivers
L_0x128078370 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x120e83f90_0 .net/2u *"_ivl_50", 3 0, L_0x128078370;  1 drivers
L_0x1280783b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x120e83550_0 .net/2u *"_ivl_52", 3 0, L_0x1280783b8;  1 drivers
L_0x128078400 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x120e84220_0 .net/2u *"_ivl_54", 3 0, L_0x128078400;  1 drivers
v0x120e842b0_0 .net *"_ivl_56", 31 0, L_0x120e871e0;  1 drivers
v0x120e84350_0 .net *"_ivl_60", 31 0, L_0x120e875f0;  1 drivers
L_0x128078448 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e84400_0 .net *"_ivl_63", 29 0, L_0x128078448;  1 drivers
L_0x128078490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e844b0_0 .net/2u *"_ivl_64", 31 0, L_0x128078490;  1 drivers
v0x120e84560_0 .net *"_ivl_66", 0 0, L_0x120e87830;  1 drivers
L_0x1280784d8 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x120e84600_0 .net/2u *"_ivl_68", 7 0, L_0x1280784d8;  1 drivers
v0x120e846b0_0 .net *"_ivl_70", 31 0, L_0x120e878d0;  1 drivers
L_0x128078520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e84760_0 .net *"_ivl_73", 29 0, L_0x128078520;  1 drivers
L_0x128078568 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x120e84810_0 .net/2u *"_ivl_74", 31 0, L_0x128078568;  1 drivers
v0x120e848c0_0 .net *"_ivl_76", 0 0, L_0x120e87a20;  1 drivers
L_0x1280785b0 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0x120e84960_0 .net/2u *"_ivl_78", 7 0, L_0x1280785b0;  1 drivers
v0x120e84a10_0 .net *"_ivl_80", 31 0, L_0x120e87b00;  1 drivers
L_0x1280785f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e84ac0_0 .net *"_ivl_83", 29 0, L_0x1280785f8;  1 drivers
L_0x128078640 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x120e84b70_0 .net/2u *"_ivl_84", 31 0, L_0x128078640;  1 drivers
v0x120e84c20_0 .net *"_ivl_86", 0 0, L_0x120e87c60;  1 drivers
L_0x128078688 .functor BUFT 1, C4<00110000>, C4<0>, C4<0>, C4<0>;
v0x120e84cc0_0 .net/2u *"_ivl_88", 7 0, L_0x128078688;  1 drivers
L_0x1280786d0 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0x120e84d70_0 .net/2u *"_ivl_90", 7 0, L_0x1280786d0;  1 drivers
v0x120e84e20_0 .net *"_ivl_92", 7 0, L_0x120e87d40;  1 drivers
v0x120e84ed0_0 .net *"_ivl_94", 7 0, L_0x120e87eb0;  1 drivers
v0x120e84f80_0 .net *"_ivl_96", 7 0, L_0x120e88010;  1 drivers
L_0x128078718 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x120e85030_0 .net/2u *"_ivl_98", 7 0, L_0x128078718;  1 drivers
v0x120e850e0_0 .net "alert", 7 0, o0x128042710;  alias, 0 drivers
v0x120e85190_0 .net "an", 7 0, v0x120e810e0_0;  1 drivers
v0x120e85270_0 .net "h", 7 0, v0x120e7e890_0;  1 drivers
v0x120e85300_0 .net "ha", 7 0, v0x120e7fae0_0;  1 drivers
v0x120e853b0_0 .net "hour_alarm_now", 7 0, v0x120e7bf70_0;  1 drivers
v0x120e85480_0 .net "hour_now", 7 0, v0x120e7c890_0;  1 drivers
v0x120e85550_0 .net "m", 7 0, v0x120e7ee80_0;  1 drivers
v0x120e855e0_0 .net "ma", 7 0, v0x120e80110_0;  1 drivers
v0x120e85690_0 .net "minute_alarm_now", 7 0, v0x120e7d200_0;  1 drivers
v0x120e84060_0 .net "minute_now", 7 0, v0x120e7dad0_0;  1 drivers
v0x120e84130_0 .net "ori", 7 0, L_0x120e882b0;  1 drivers
v0x120e85720_0 .net "out", 31 0, L_0x120e87490;  1 drivers
v0x120e857b0_0 .net "reset", 0 0, v0x120e86340_0;  1 drivers
v0x120e85840_0 .net "s", 7 0, v0x120e7f4b0_0;  1 drivers
v0x120e858d0_0 .net "second_now", 7 0, v0x120e7e400_0;  1 drivers
v0x120e859a0_0 .net "w", 7 0, v0x120e80740_0;  1 drivers
v0x120e85a30_0 .net "weekday_now", 7 0, v0x120e827e0_0;  1 drivers
E_0x120e7a4d0/0 .event edge, v0x120e83790_0, v0x120e83940_0, v0x120e83820_0, v0x120e832d0_0;
E_0x120e7a4d0/1 .event edge, v0x120e83240_0;
E_0x120e7a4d0 .event/or E_0x120e7a4d0/0, E_0x120e7a4d0/1;
E_0x120e7a540 .event negedge, v0x120e83400_0, v0x120e83790_0;
L_0x120e867f0 .part v0x120e83120_0, 0, 1;
L_0x120e86950 .part v0x120e83120_0, 1, 1;
L_0x120e86a30 .part v0x120e83120_0, 2, 1;
L_0x120e86b30 .part v0x120e83120_0, 3, 1;
L_0x120e86c90 .part v0x120e831b0_0, 1, 1;
L_0x120e86de0 .part v0x120e831b0_0, 0, 1;
L_0x120e86ea0 .part v0x120e80740_0, 0, 4;
LS_0x120e86fe0_0_0 .concat [ 8 8 8 4], v0x120e7f4b0_0, v0x120e7ee80_0, v0x120e7e890_0, L_0x1280782e0;
LS_0x120e86fe0_0_4 .concat [ 4 0 0 0], L_0x120e86ea0;
L_0x120e86fe0 .concat [ 28 4 0 0], LS_0x120e86fe0_0_0, LS_0x120e86fe0_0_4;
LS_0x120e871e0_0_0 .concat [ 4 8 4 4], L_0x128078400, v0x120e80110_0, L_0x1280783b8, L_0x128078370;
LS_0x120e871e0_0_4 .concat [ 8 4 0 0], v0x120e7fae0_0, L_0x128078328;
L_0x120e871e0 .concat [ 20 12 0 0], LS_0x120e871e0_0_0, LS_0x120e871e0_0_4;
L_0x120e87490 .functor MUXZ 32, L_0x120e871e0, L_0x120e86fe0, L_0x120e86600, C4<>;
L_0x120e875f0 .concat [ 2 30 0 0], v0x120e83240_0, L_0x128078448;
L_0x120e87830 .cmp/eq 32, L_0x120e875f0, L_0x128078490;
L_0x120e878d0 .concat [ 2 30 0 0], v0x120e83240_0, L_0x128078520;
L_0x120e87a20 .cmp/eq 32, L_0x120e878d0, L_0x128078568;
L_0x120e87b00 .concat [ 2 30 0 0], v0x120e83240_0, L_0x1280785f8;
L_0x120e87c60 .cmp/eq 32, L_0x120e87b00, L_0x128078640;
L_0x120e87d40 .functor MUXZ 8, L_0x1280786d0, L_0x128078688, L_0x120e87c60, C4<>;
L_0x120e87eb0 .functor MUXZ 8, L_0x120e87d40, L_0x1280785b0, L_0x120e87a20, C4<>;
L_0x120e88010 .functor MUXZ 8, L_0x120e87eb0, L_0x1280784d8, L_0x120e87830, C4<>;
L_0x120e88190 .functor MUXZ 8, L_0x128078760, L_0x128078718, v0x120e832d0_0, C4<>;
L_0x120e882b0 .functor MUXZ 8, L_0x120e88190, L_0x120e88010, L_0x120e86600, C4<>;
L_0x120e885a0 .functor MUXZ 8, v0x120e810e0_0, L_0x120e884f0, L_0x120e88400, C4<>;
S_0x120e7a580 .scope module, "div100ms" "Fdiv" 4 45, 5 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "mult";
    .port_info 2 /INPUT 1 "clk_1M";
    .port_info 3 /OUTPUT 1 "clk_1K";
v0x120e7a820_0 .var "clk_1K", 0 0;
v0x120e7a8d0_0 .net "clk_1M", 0 0, v0x120e85cc0_0;  alias, 1 drivers
v0x120e7a970_0 .var "counter", 31 0;
L_0x1280780a0 .functor BUFT 1, C4<00000000000000000000000001111101>, C4<0>, C4<0>, C4<0>;
v0x120e7aa30_0 .net "mult", 31 0, L_0x1280780a0;  1 drivers
v0x120e7aae0_0 .net "reset", 0 0, L_0x120e866b0;  alias, 1 drivers
E_0x120e7a7d0/0 .event negedge, v0x120e7aae0_0;
E_0x120e7a7d0/1 .event posedge, v0x120e7a8d0_0;
E_0x120e7a7d0 .event/or E_0x120e7a7d0/0, E_0x120e7a7d0/1;
S_0x120e7ac00 .scope module, "div1s" "Fdiv" 4 43, 5 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "mult";
    .port_info 2 /INPUT 1 "clk_1M";
    .port_info 3 /OUTPUT 1 "clk_1K";
v0x120e7ae30_0 .var "clk_1K", 0 0;
v0x120e7aed0_0 .net "clk_1M", 0 0, v0x120e85cc0_0;  alias, 1 drivers
v0x120e7af90_0 .var "counter", 31 0;
L_0x128078010 .functor BUFT 1, C4<00000000000000000000000111110100>, C4<0>, C4<0>, C4<0>;
v0x120e7b040_0 .net "mult", 31 0, L_0x128078010;  1 drivers
v0x120e7b0e0_0 .net "reset", 0 0, L_0x120e866b0;  alias, 1 drivers
S_0x120e7b200 .scope module, "div500ms" "Fdiv" 4 44, 5 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "mult";
    .port_info 2 /INPUT 1 "clk_1M";
    .port_info 3 /OUTPUT 1 "clk_1K";
v0x120e7b440_0 .var "clk_1K", 0 0;
v0x120e7b4e0_0 .net "clk_1M", 0 0, v0x120e85cc0_0;  alias, 1 drivers
v0x120e7b5c0_0 .var "counter", 31 0;
L_0x128078058 .functor BUFT 1, C4<00000000000000000000000011111010>, C4<0>, C4<0>, C4<0>;
v0x120e7b650_0 .net "mult", 31 0, L_0x128078058;  1 drivers
v0x120e7b700_0 .net "reset", 0 0, L_0x120e866b0;  alias, 1 drivers
S_0x120e7b830 .scope module, "h_a" "Counter" 4 59, 6 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "CP";
    .port_info 4 /INPUT 8 "LMT";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "CO";
v0x120e7bb30_0 .var "CO", 0 0;
o0x1280405b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x120e7bbe0_0 .net "CP", 0 0, o0x1280405b0;  0 drivers
v0x120e7bc80_0 .net "D", 7 0, o0x1280405e0;  alias, 0 drivers
v0x120e7bd40_0 .net "EN", 0 0, v0x120e85d50_0;  alias, 1 drivers
v0x120e7bde0_0 .net "LD", 0 0, L_0x120e86c90;  1 drivers
L_0x128078250 .functor BUFT 1, C4<00010111>, C4<0>, C4<0>, C4<0>;
v0x120e7bec0_0 .net "LMT", 7 0, L_0x128078250;  1 drivers
v0x120e7bf70_0 .var "Q", 7 0;
v0x120e7c020_0 .net "RST", 0 0, L_0x120e866b0;  alias, 1 drivers
E_0x120e7baf0/0 .event negedge, v0x120e7aae0_0;
E_0x120e7baf0/1 .event posedge, v0x120e7bde0_0, v0x120e7bbe0_0;
E_0x120e7baf0 .event/or E_0x120e7baf0/0, E_0x120e7baf0/1;
S_0x120e7c170 .scope module, "hou" "Counter" 4 55, 6 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "CP";
    .port_info 4 /INPUT 8 "LMT";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "CO";
v0x120e7c460_0 .var "CO", 0 0;
v0x120e7c500_0 .net "CP", 0 0, v0x120e7d6c0_0;  alias, 1 drivers
v0x120e7c5a0_0 .net "D", 7 0, o0x1280405e0;  alias, 0 drivers
v0x120e7c670_0 .net "EN", 0 0, v0x120e85d50_0;  alias, 1 drivers
v0x120e7c720_0 .net "LD", 0 0, L_0x120e86a30;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<00010111>, C4<0>, C4<0>, C4<0>;
v0x120e7c7f0_0 .net "LMT", 7 0, L_0x1280781c0;  1 drivers
v0x120e7c890_0 .var "Q", 7 0;
v0x120e7c940_0 .net "RST", 0 0, L_0x120e866b0;  alias, 1 drivers
E_0x120e7c430/0 .event negedge, v0x120e7aae0_0;
E_0x120e7c430/1 .event posedge, v0x120e7c720_0, v0x120e7c500_0;
E_0x120e7c430 .event/or E_0x120e7c430/0, E_0x120e7c430/1;
S_0x120e7cab0 .scope module, "m_a" "Counter" 4 60, 6 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "CP";
    .port_info 4 /INPUT 8 "LMT";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "CO";
v0x120e7cd90_0 .var "CO", 0 0;
o0x128040af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x120e7ce40_0 .net "CP", 0 0, o0x128040af0;  0 drivers
v0x120e7cee0_0 .net "D", 7 0, o0x1280405e0;  alias, 0 drivers
v0x120e7cfd0_0 .net "EN", 0 0, v0x120e85d50_0;  alias, 1 drivers
v0x120e7d0a0_0 .net "LD", 0 0, L_0x120e86de0;  1 drivers
L_0x128078298 .functor BUFT 1, C4<00111011>, C4<0>, C4<0>, C4<0>;
v0x120e7d170_0 .net "LMT", 7 0, L_0x128078298;  1 drivers
v0x120e7d200_0 .var "Q", 7 0;
v0x120e7d2a0_0 .net "RST", 0 0, L_0x120e866b0;  alias, 1 drivers
E_0x120e7cd30/0 .event negedge, v0x120e7aae0_0;
E_0x120e7cd30/1 .event posedge, v0x120e7d0a0_0, v0x120e7ce40_0;
E_0x120e7cd30 .event/or E_0x120e7cd30/0, E_0x120e7cd30/1;
S_0x120e7d3f0 .scope module, "minu" "Counter" 4 54, 6 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "CP";
    .port_info 4 /INPUT 8 "LMT";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "CO";
v0x120e7d6c0_0 .var "CO", 0 0;
v0x120e7d770_0 .net "CP", 0 0, v0x120e7dfa0_0;  alias, 1 drivers
v0x120e7d800_0 .net "D", 7 0, o0x1280405e0;  alias, 0 drivers
v0x120e7d8b0_0 .net "EN", 0 0, v0x120e85d50_0;  alias, 1 drivers
v0x120e7d940_0 .net "LD", 0 0, L_0x120e86950;  1 drivers
L_0x128078178 .functor BUFT 1, C4<00111011>, C4<0>, C4<0>, C4<0>;
v0x120e7da20_0 .net "LMT", 7 0, L_0x128078178;  1 drivers
v0x120e7dad0_0 .var "Q", 7 0;
v0x120e7db80_0 .net "RST", 0 0, L_0x120e866b0;  alias, 1 drivers
E_0x120e7d670/0 .event negedge, v0x120e7aae0_0;
E_0x120e7d670/1 .event posedge, v0x120e7d940_0, v0x120e7d770_0;
E_0x120e7d670 .event/or E_0x120e7d670/0, E_0x120e7d670/1;
S_0x120e7dcd0 .scope module, "sec" "Counter" 4 53, 6 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "CP";
    .port_info 4 /INPUT 8 "LMT";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "CO";
v0x120e7dfa0_0 .var "CO", 0 0;
v0x120e7e050_0 .net "CP", 0 0, v0x120e7ae30_0;  alias, 1 drivers
L_0x128078130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x120e7e100_0 .net "D", 7 0, L_0x128078130;  1 drivers
v0x120e7e1b0_0 .net "EN", 0 0, v0x120e85d50_0;  alias, 1 drivers
v0x120e7e2c0_0 .net "LD", 0 0, L_0x120e867f0;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00111011>, C4<0>, C4<0>, C4<0>;
v0x120e7e350_0 .net "LMT", 7 0, L_0x1280780e8;  1 drivers
v0x120e7e400_0 .var "Q", 7 0;
v0x120e7e4b0_0 .net "RST", 0 0, L_0x120e866b0;  alias, 1 drivers
E_0x120e7df50/0 .event negedge, v0x120e7aae0_0;
E_0x120e7df50/1 .event posedge, v0x120e7e2c0_0, v0x120e7ae30_0;
E_0x120e7df50 .event/or E_0x120e7df50/0, E_0x120e7df50/1;
S_0x120e7e600 .scope module, "u1" "decoder" 4 70, 2 16 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "bin";
    .port_info 1 /OUTPUT 8 "BCD";
v0x120e7e890_0 .var "BCD", 7 0;
v0x120e7e940_0 .net "bin", 7 0, v0x120e7c890_0;  alias, 1 drivers
v0x120e7e9e0_0 .var/i "i", 31 0;
v0x120e7ea70_0 .var "prev_bin", 7 0;
v0x120e7eb20_0 .var "tmp", 15 0;
E_0x120e7e840 .event edge, v0x120e7ea70_0, v0x120e7c890_0, v0x120e7eb20_0;
S_0x120e7ec40 .scope module, "u2" "decoder" 4 71, 2 16 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "bin";
    .port_info 1 /OUTPUT 8 "BCD";
v0x120e7ee80_0 .var "BCD", 7 0;
v0x120e7ef30_0 .net "bin", 7 0, v0x120e7dad0_0;  alias, 1 drivers
v0x120e7eff0_0 .var/i "i", 31 0;
v0x120e7f0a0_0 .var "prev_bin", 7 0;
v0x120e7f150_0 .var "tmp", 15 0;
E_0x120e7ee30 .event edge, v0x120e7f0a0_0, v0x120e7dad0_0, v0x120e7f150_0;
S_0x120e7f270 .scope module, "u3" "decoder" 4 72, 2 16 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "bin";
    .port_info 1 /OUTPUT 8 "BCD";
v0x120e7f4b0_0 .var "BCD", 7 0;
v0x120e7f560_0 .net "bin", 7 0, v0x120e7e400_0;  alias, 1 drivers
v0x120e7f620_0 .var/i "i", 31 0;
v0x120e7f6d0_0 .var "prev_bin", 7 0;
v0x120e7f780_0 .var "tmp", 15 0;
E_0x120e7f460 .event edge, v0x120e7f6d0_0, v0x120e7e400_0, v0x120e7f780_0;
S_0x120e7f8a0 .scope module, "u4" "decoder" 4 73, 2 16 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "bin";
    .port_info 1 /OUTPUT 8 "BCD";
v0x120e7fae0_0 .var "BCD", 7 0;
v0x120e7fb90_0 .net "bin", 7 0, v0x120e7bf70_0;  alias, 1 drivers
v0x120e7fc50_0 .var/i "i", 31 0;
v0x120e7fd00_0 .var "prev_bin", 7 0;
v0x120e7fdb0_0 .var "tmp", 15 0;
E_0x120e7fa90 .event edge, v0x120e7fd00_0, v0x120e7bf70_0, v0x120e7fdb0_0;
S_0x120e7fed0 .scope module, "u5" "decoder" 4 74, 2 16 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "bin";
    .port_info 1 /OUTPUT 8 "BCD";
v0x120e80110_0 .var "BCD", 7 0;
v0x120e801c0_0 .net "bin", 7 0, v0x120e7d200_0;  alias, 1 drivers
v0x120e80280_0 .var/i "i", 31 0;
v0x120e80330_0 .var "prev_bin", 7 0;
v0x120e803e0_0 .var "tmp", 15 0;
E_0x120e800c0 .event edge, v0x120e80330_0, v0x120e7d200_0, v0x120e803e0_0;
S_0x120e80500 .scope module, "u6" "decoder" 4 75, 2 16 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "bin";
    .port_info 1 /OUTPUT 8 "BCD";
v0x120e80740_0 .var "BCD", 7 0;
v0x120e807f0_0 .net "bin", 7 0, v0x120e827e0_0;  alias, 1 drivers
v0x120e808a0_0 .var/i "i", 31 0;
v0x120e80960_0 .var "prev_bin", 7 0;
v0x120e80a10_0 .var "tmp", 15 0;
E_0x120e806f0 .event edge, v0x120e80960_0, v0x120e807f0_0, v0x120e80a10_0;
S_0x120e80b30 .scope module, "utt" "scan_data" 4 126, 7 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "AN";
    .port_info 4 /OUTPUT 8 "seg";
v0x120e81b00_0 .net "AN", 7 0, v0x120e810e0_0;  alias, 1 drivers
v0x120e81b90_0 .net "clk", 0 0, v0x120e85cc0_0;  alias, 1 drivers
v0x120e81ca0_0 .net "clk_5ms", 0 0, v0x120e81650_0;  1 drivers
v0x120e81d30_0 .net "data", 31 0, L_0x120e87490;  alias, 1 drivers
v0x120e81dc0_0 .var "data_in", 3 0;
v0x120e81e50_0 .net "reset", 0 0, L_0x120e866b0;  alias, 1 drivers
v0x120e81ee0_0 .net "seg", 7 0, v0x120e81250_0;  alias, 1 drivers
v0x120e81f70_0 .var "select", 2 0;
E_0x120e80da0 .event edge, v0x120e81310_0, v0x120e81d30_0;
E_0x120e80dd0/0 .event negedge, v0x120e7aae0_0;
E_0x120e80dd0/1 .event posedge, v0x120e81650_0;
E_0x120e80dd0 .event/or E_0x120e80dd0/0, E_0x120e80dd0/1;
S_0x120e80e00 .scope module, "sh" "show" 7 23, 7 39 0, S_0x120e80b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 3 "seletct";
    .port_info 2 /OUTPUT 8 "AN";
    .port_info 3 /OUTPUT 8 "seg";
v0x120e810e0_0 .var "AN", 7 0;
v0x120e811a0_0 .net "data", 3 0, v0x120e81dc0_0;  1 drivers
v0x120e81250_0 .var "seg", 7 0;
v0x120e81310_0 .net "seletct", 2 0, v0x120e81f70_0;  1 drivers
E_0x120e81050 .event edge, v0x120e811a0_0;
E_0x120e810a0 .event edge, v0x120e81310_0;
S_0x120e81420 .scope module, "utt" "Fdiv" 7 11, 5 3 0, S_0x120e80b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 32 "mult";
    .port_info 2 /INPUT 1 "clk_1M";
    .port_info 3 /OUTPUT 1 "clk_1K";
v0x120e81650_0 .var "clk_1K", 0 0;
v0x120e816f0_0 .net "clk_1M", 0 0, v0x120e85cc0_0;  alias, 1 drivers
v0x120e81790_0 .var "counter", 31 0;
L_0x1280787a8 .functor BUFT 1, C4<00000000000000001100001101010000>, C4<0>, C4<0>, C4<0>;
v0x120e81840_0 .net "mult", 31 0, L_0x1280787a8;  1 drivers
v0x120e818f0_0 .net "reset", 0 0, L_0x120e866b0;  alias, 1 drivers
S_0x120e82090 .scope module, "week" "Counter" 4 56, 6 3 0, S_0x120e7a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 1 "CP";
    .port_info 4 /INPUT 8 "LMT";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "CO";
v0x120e82380_0 .var "CO", 0 0;
v0x120e82430_0 .net "CP", 0 0, v0x120e7c460_0;  alias, 1 drivers
v0x120e824f0_0 .net "D", 7 0, o0x1280405e0;  alias, 0 drivers
v0x120e82620_0 .net "EN", 0 0, v0x120e85d50_0;  alias, 1 drivers
v0x120e826b0_0 .net "LD", 0 0, L_0x120e86b30;  1 drivers
L_0x128078208 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x120e82740_0 .net "LMT", 7 0, L_0x128078208;  1 drivers
v0x120e827e0_0 .var "Q", 7 0;
v0x120e82880_0 .net "RST", 0 0, L_0x120e866b0;  alias, 1 drivers
E_0x120e80cf0/0 .event negedge, v0x120e7aae0_0;
E_0x120e80cf0/1 .event posedge, v0x120e826b0_0, v0x120e7c460_0;
E_0x120e80cf0 .event/or E_0x120e80cf0/0, E_0x120e80cf0/1;
    .scope S_0x120e456b0;
T_0 ;
    %wait E_0x120e69300;
    %load/vec4 v0x120e79ef0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %store/vec4 v0x120e79fa0_0, 0, 4;
    %load/vec4 v0x120e79ef0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x120e7a060_0, 0, 4;
    %load/vec4 v0x120e79fa0_0;
    %load/vec4 v0x120e7a060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e38dc0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x120e7ac00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7af90_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x120e7ac00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e7ae30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x120e7ac00;
T_3 ;
    %wait E_0x120e7a7d0;
    %load/vec4 v0x120e7b0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e7af90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7ae30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x120e7af90_0;
    %load/vec4 v0x120e7b040_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x120e7ae30_0;
    %inv;
    %assign/vec4 v0x120e7ae30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e7af90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x120e7af90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x120e7af90_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x120e7b200;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7b5c0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x120e7b200;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e7b440_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x120e7b200;
T_6 ;
    %wait E_0x120e7a7d0;
    %load/vec4 v0x120e7b700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e7b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7b440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x120e7b5c0_0;
    %load/vec4 v0x120e7b650_0;
    %cmp/e;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x120e7b440_0;
    %inv;
    %assign/vec4 v0x120e7b440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e7b5c0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x120e7b5c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x120e7b5c0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x120e7a580;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7a970_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x120e7a580;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e7a820_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x120e7a580;
T_9 ;
    %wait E_0x120e7a7d0;
    %load/vec4 v0x120e7aae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e7a970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7a820_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x120e7a970_0;
    %load/vec4 v0x120e7aa30_0;
    %cmp/e;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x120e7a820_0;
    %inv;
    %assign/vec4 v0x120e7a820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e7a970_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x120e7a970_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x120e7a970_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x120e7dcd0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7dfa0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x120e7dcd0;
T_11 ;
    %wait E_0x120e7df50;
    %load/vec4 v0x120e7e4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7dfa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x120e7e2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x120e7e100_0;
    %load/vec4 v0x120e7e350_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x120e7e100_0;
    %assign/vec4 v0x120e7e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7dfa0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x120e7e400_0;
    %assign/vec4 v0x120e7e400_0, 0;
    %load/vec4 v0x120e7dfa0_0;
    %assign/vec4 v0x120e7dfa0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x120e7e1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x120e7e400_0;
    %assign/vec4 v0x120e7e400_0, 0;
    %load/vec4 v0x120e7dfa0_0;
    %assign/vec4 v0x120e7dfa0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x120e7e400_0;
    %load/vec4 v0x120e7e350_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7e400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e7dfa0_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x120e7e400_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x120e7e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7dfa0_0, 0;
T_11.9 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x120e7d3f0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7d6c0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x120e7d3f0;
T_13 ;
    %wait E_0x120e7d670;
    %load/vec4 v0x120e7db80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7d6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x120e7d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x120e7d800_0;
    %load/vec4 v0x120e7da20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.4, 5;
    %load/vec4 v0x120e7d800_0;
    %assign/vec4 v0x120e7dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7d6c0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x120e7dad0_0;
    %assign/vec4 v0x120e7dad0_0, 0;
    %load/vec4 v0x120e7d6c0_0;
    %assign/vec4 v0x120e7d6c0_0, 0;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x120e7d8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x120e7dad0_0;
    %assign/vec4 v0x120e7dad0_0, 0;
    %load/vec4 v0x120e7d6c0_0;
    %assign/vec4 v0x120e7d6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x120e7dad0_0;
    %load/vec4 v0x120e7da20_0;
    %cmp/e;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7dad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e7d6c0_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x120e7dad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x120e7dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7d6c0_0, 0;
T_13.9 ;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x120e7c170;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7c460_0, 0;
    %end;
    .thread T_14;
    .scope S_0x120e7c170;
T_15 ;
    %wait E_0x120e7c430;
    %load/vec4 v0x120e7c940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7c460_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x120e7c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x120e7c5a0_0;
    %load/vec4 v0x120e7c7f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v0x120e7c5a0_0;
    %assign/vec4 v0x120e7c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7c460_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x120e7c890_0;
    %assign/vec4 v0x120e7c890_0, 0;
    %load/vec4 v0x120e7c460_0;
    %assign/vec4 v0x120e7c460_0, 0;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x120e7c670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x120e7c890_0;
    %assign/vec4 v0x120e7c890_0, 0;
    %load/vec4 v0x120e7c460_0;
    %assign/vec4 v0x120e7c460_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x120e7c890_0;
    %load/vec4 v0x120e7c7f0_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7c890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e7c460_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x120e7c890_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x120e7c890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7c460_0, 0;
T_15.9 ;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x120e82090;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e827e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e82380_0, 0;
    %end;
    .thread T_16;
    .scope S_0x120e82090;
T_17 ;
    %wait E_0x120e80cf0;
    %load/vec4 v0x120e82880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e827e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e82380_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x120e826b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x120e824f0_0;
    %load/vec4 v0x120e82740_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.4, 5;
    %load/vec4 v0x120e824f0_0;
    %assign/vec4 v0x120e827e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e82380_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x120e827e0_0;
    %assign/vec4 v0x120e827e0_0, 0;
    %load/vec4 v0x120e82380_0;
    %assign/vec4 v0x120e82380_0, 0;
T_17.5 ;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x120e82620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x120e827e0_0;
    %assign/vec4 v0x120e827e0_0, 0;
    %load/vec4 v0x120e82380_0;
    %assign/vec4 v0x120e82380_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x120e827e0_0;
    %load/vec4 v0x120e82740_0;
    %cmp/e;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e827e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e82380_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x120e827e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x120e827e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e82380_0, 0;
T_17.9 ;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x120e7b830;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7bb30_0, 0;
    %end;
    .thread T_18;
    .scope S_0x120e7b830;
T_19 ;
    %wait E_0x120e7baf0;
    %load/vec4 v0x120e7c020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7bb30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x120e7bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x120e7bc80_0;
    %load/vec4 v0x120e7bec0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0x120e7bc80_0;
    %assign/vec4 v0x120e7bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7bb30_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x120e7bf70_0;
    %assign/vec4 v0x120e7bf70_0, 0;
    %load/vec4 v0x120e7bb30_0;
    %assign/vec4 v0x120e7bb30_0, 0;
T_19.5 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x120e7bd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x120e7bf70_0;
    %assign/vec4 v0x120e7bf70_0, 0;
    %load/vec4 v0x120e7bb30_0;
    %assign/vec4 v0x120e7bb30_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x120e7bf70_0;
    %load/vec4 v0x120e7bec0_0;
    %cmp/e;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7bf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e7bb30_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x120e7bf70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x120e7bf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7bb30_0, 0;
T_19.9 ;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x120e7cab0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7cd90_0, 0;
    %end;
    .thread T_20;
    .scope S_0x120e7cab0;
T_21 ;
    %wait E_0x120e7cd30;
    %load/vec4 v0x120e7d2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7cd90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x120e7d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x120e7cee0_0;
    %load/vec4 v0x120e7d170_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_21.4, 5;
    %load/vec4 v0x120e7cee0_0;
    %assign/vec4 v0x120e7d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7cd90_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x120e7d200_0;
    %assign/vec4 v0x120e7d200_0, 0;
    %load/vec4 v0x120e7cd90_0;
    %assign/vec4 v0x120e7cd90_0, 0;
T_21.5 ;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x120e7cfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x120e7d200_0;
    %assign/vec4 v0x120e7d200_0, 0;
    %load/vec4 v0x120e7cd90_0;
    %assign/vec4 v0x120e7cd90_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x120e7d200_0;
    %load/vec4 v0x120e7d170_0;
    %cmp/e;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120e7d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e7cd90_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x120e7d200_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x120e7d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e7cd90_0, 0;
T_21.9 ;
T_21.7 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x120e7e600;
T_22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7e890_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7ea70_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120e7eb20_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7e9e0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x120e7e600;
T_23 ;
    %wait E_0x120e7e840;
    %load/vec4 v0x120e7ea70_0;
    %load/vec4 v0x120e7e940_0;
    %cmp/ne;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x120e7e940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e7eb20_0, 0, 16;
    %load/vec4 v0x120e7e940_0;
    %store/vec4 v0x120e7ea70_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7e9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7e9e0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x120e7e9e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.3, 5;
    %load/vec4 v0x120e7eb20_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.4, 5;
    %load/vec4 v0x120e7eb20_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7eb20_0, 4, 4;
T_23.4 ;
    %load/vec4 v0x120e7eb20_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x120e7eb20_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7eb20_0, 4, 4;
T_23.6 ;
    %load/vec4 v0x120e7eb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120e7eb20_0, 0, 16;
    %load/vec4 v0x120e7e9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120e7e9e0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %load/vec4 v0x120e7eb20_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x120e7e890_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x120e7ec40;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7ee80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7f0a0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120e7f150_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7eff0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x120e7ec40;
T_25 ;
    %wait E_0x120e7ee30;
    %load/vec4 v0x120e7f0a0_0;
    %load/vec4 v0x120e7ef30_0;
    %cmp/ne;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x120e7ef30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e7f150_0, 0, 16;
    %load/vec4 v0x120e7ef30_0;
    %store/vec4 v0x120e7f0a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7eff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7eff0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x120e7eff0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.3, 5;
    %load/vec4 v0x120e7f150_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.4, 5;
    %load/vec4 v0x120e7f150_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7f150_0, 4, 4;
T_25.4 ;
    %load/vec4 v0x120e7f150_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.6, 5;
    %load/vec4 v0x120e7f150_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7f150_0, 4, 4;
T_25.6 ;
    %load/vec4 v0x120e7f150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120e7f150_0, 0, 16;
    %load/vec4 v0x120e7eff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120e7eff0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %load/vec4 v0x120e7f150_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x120e7ee80_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x120e7f270;
T_26 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7f4b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7f6d0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120e7f780_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7f620_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x120e7f270;
T_27 ;
    %wait E_0x120e7f460;
    %load/vec4 v0x120e7f6d0_0;
    %load/vec4 v0x120e7f560_0;
    %cmp/ne;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x120e7f560_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e7f780_0, 0, 16;
    %load/vec4 v0x120e7f560_0;
    %store/vec4 v0x120e7f6d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7f620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7f620_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x120e7f620_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.3, 5;
    %load/vec4 v0x120e7f780_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.4, 5;
    %load/vec4 v0x120e7f780_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7f780_0, 4, 4;
T_27.4 ;
    %load/vec4 v0x120e7f780_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.6, 5;
    %load/vec4 v0x120e7f780_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7f780_0, 4, 4;
T_27.6 ;
    %load/vec4 v0x120e7f780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120e7f780_0, 0, 16;
    %load/vec4 v0x120e7f620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120e7f620_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %load/vec4 v0x120e7f780_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x120e7f4b0_0, 0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x120e7f8a0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7fae0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e7fd00_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120e7fdb0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7fc50_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x120e7f8a0;
T_29 ;
    %wait E_0x120e7fa90;
    %load/vec4 v0x120e7fd00_0;
    %load/vec4 v0x120e7fb90_0;
    %cmp/ne;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x120e7fb90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e7fdb0_0, 0, 16;
    %load/vec4 v0x120e7fb90_0;
    %store/vec4 v0x120e7fd00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7fc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e7fc50_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x120e7fc50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.3, 5;
    %load/vec4 v0x120e7fdb0_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0x120e7fdb0_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7fdb0_0, 4, 4;
T_29.4 ;
    %load/vec4 v0x120e7fdb0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.6, 5;
    %load/vec4 v0x120e7fdb0_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e7fdb0_0, 4, 4;
T_29.6 ;
    %load/vec4 v0x120e7fdb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120e7fdb0_0, 0, 16;
    %load/vec4 v0x120e7fc50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120e7fc50_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %load/vec4 v0x120e7fdb0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x120e7fae0_0, 0, 8;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x120e7fed0;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e80110_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e80330_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120e803e0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e80280_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_0x120e7fed0;
T_31 ;
    %wait E_0x120e800c0;
    %load/vec4 v0x120e80330_0;
    %load/vec4 v0x120e801c0_0;
    %cmp/ne;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x120e801c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e803e0_0, 0, 16;
    %load/vec4 v0x120e801c0_0;
    %store/vec4 v0x120e80330_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e80280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e80280_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x120e80280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.3, 5;
    %load/vec4 v0x120e803e0_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.4, 5;
    %load/vec4 v0x120e803e0_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e803e0_0, 4, 4;
T_31.4 ;
    %load/vec4 v0x120e803e0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.6, 5;
    %load/vec4 v0x120e803e0_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e803e0_0, 4, 4;
T_31.6 ;
    %load/vec4 v0x120e803e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120e803e0_0, 0, 16;
    %load/vec4 v0x120e80280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120e80280_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %load/vec4 v0x120e803e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x120e80110_0, 0, 8;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x120e80500;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e80740_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x120e80960_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120e80a10_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e808a0_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_0x120e80500;
T_33 ;
    %wait E_0x120e806f0;
    %load/vec4 v0x120e80960_0;
    %load/vec4 v0x120e807f0_0;
    %cmp/ne;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x120e807f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x120e80a10_0, 0, 16;
    %load/vec4 v0x120e807f0_0;
    %store/vec4 v0x120e80960_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e808a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e808a0_0, 0, 32;
T_33.2 ;
    %load/vec4 v0x120e808a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_33.3, 5;
    %load/vec4 v0x120e80a10_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.4, 5;
    %load/vec4 v0x120e80a10_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e80a10_0, 4, 4;
T_33.4 ;
    %load/vec4 v0x120e80a10_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.6, 5;
    %load/vec4 v0x120e80a10_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120e80a10_0, 4, 4;
T_33.6 ;
    %load/vec4 v0x120e80a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120e80a10_0, 0, 16;
    %load/vec4 v0x120e808a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120e808a0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %load/vec4 v0x120e80a10_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x120e80740_0, 0, 8;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x120e81420;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120e81790_0, 0, 32;
    %end;
    .thread T_34;
    .scope S_0x120e81420;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e81650_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x120e81420;
T_36 ;
    %wait E_0x120e7a7d0;
    %load/vec4 v0x120e818f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e81790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e81650_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x120e81790_0;
    %load/vec4 v0x120e81840_0;
    %cmp/e;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v0x120e81650_0;
    %inv;
    %assign/vec4 v0x120e81650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e81790_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x120e81790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x120e81790_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x120e80e00;
T_37 ;
    %wait E_0x120e810a0;
    %load/vec4 v0x120e81310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.0 ;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.1 ;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.2 ;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.3 ;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.4 ;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.6 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.7 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x120e810e0_0, 0, 8;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x120e80e00;
T_38 ;
    %wait E_0x120e81050;
    %load/vec4 v0x120e811a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.0 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.1 ;
    %pushi/vec4 159, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.2 ;
    %pushi/vec4 37, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.3 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.5 ;
    %pushi/vec4 73, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.6 ;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.7 ;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.9 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.10 ;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x120e81250_0, 0, 8;
    %jmp T_38.12;
T_38.12 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x120e80b30;
T_39 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x120e81f70_0, 0, 3;
    %end;
    .thread T_39;
    .scope S_0x120e80b30;
T_40 ;
    %wait E_0x120e80dd0;
    %load/vec4 v0x120e81e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x120e81f70_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x120e81f70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x120e81f70_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x120e80b30;
T_41 ;
    %wait E_0x120e80da0;
    %load/vec4 v0x120e81f70_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %jmp T_41.8;
T_41.0 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.1 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 24, 6;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.2 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 20, 6;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.3 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.4 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.5 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.6 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.7 ;
    %load/vec4 v0x120e81d30_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x120e81dc0_0, 0, 4;
    %jmp T_41.8;
T_41.8 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x120e7a180;
T_42 ;
    %wait E_0x120e7a540;
    %load/vec4 v0x120e83790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x120e83240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e832d0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x120e83820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x120e83940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x120e83240_0;
    %assign/vec4 v0x120e83240_0, 0;
    %load/vec4 v0x120e832d0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x120e832d0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x120e83240_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x120e83240_0, 0;
    %load/vec4 v0x120e832d0_0;
    %assign/vec4 v0x120e832d0_0, 0;
T_42.5 ;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x120e83240_0;
    %assign/vec4 v0x120e83240_0, 0;
    %load/vec4 v0x120e832d0_0;
    %assign/vec4 v0x120e832d0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x120e7a180;
T_43 ;
    %wait E_0x120e7a4d0;
    %load/vec4 v0x120e83790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x120e83940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x120e83820_0;
    %nor/r;
    %ix/getv 4, v0x120e832d0_0;
    %store/vec4 v0x120e831b0_0, 4, 1;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x120e83820_0;
    %nor/r;
    %ix/getv 4, v0x120e83240_0;
    %store/vec4 v0x120e83120_0, 4, 1;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x120e83120_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x120e831b0_0, 0, 2;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x120e345d0;
T_44 ;
    %vpi_call 3 16 "$display", "start" {0 0 0};
    %vpi_call 3 17 "$dumpfile", "main_wave.vcd" {0 0 0};
    %vpi_call 3 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x120e345d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e85cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e86340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e85d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e86220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e85f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e86040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e85e70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e86340_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e86340_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x120e345d0;
T_45 ;
    %wait E_0x120e7a140;
    %delay 5000, 0;
    %load/vec4 v0x120e85cc0_0;
    %nor/r;
    %assign/vec4 v0x120e85cc0_0, 0;
    %jmp T_45;
    .thread T_45, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/Users/mrx/Library/CloudStorage/OneDrive-/programing/digitcircuit/tmpt/dc_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Translator.v";
    "main_simu.v";
    "/Users/mrx/Library/CloudStorage/OneDrive-/programing/digitcircuit/tmpt/dc_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Clock.v";
    "/Users/mrx/Library/CloudStorage/OneDrive-/programing/digitcircuit/tmpt/dc_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Fdiv.v";
    "/Users/mrx/Library/CloudStorage/OneDrive-/programing/digitcircuit/tmpt/dc_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Counter.v";
    "/Users/mrx/Library/CloudStorage/OneDrive-/programing/digitcircuit/tmpt/dc_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Tube.v";
