- 5 stage RISC pipelined processor
- without cache
- single cycle ID
- distributed ram in ID