#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Oct  3 19:40:18 2019
# Process ID: 18752
# Current directory: D:/Projects/mine/PmodICSIF/FPGA/uart_primitive/uart_primitive.runs/synth_1
# Command line: vivado.exe -log uart_tx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_tx.tcl
# Log file: D:/Projects/mine/PmodICSIF/FPGA/uart_primitive/uart_primitive.runs/synth_1/uart_tx.vds
# Journal file: D:/Projects/mine/PmodICSIF/FPGA/uart_primitive/uart_primitive.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_tx.tcl -notrace
