{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "0" 0 0 1699644520027 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "0" 0 0 1699644520600 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive p7_3_tmp_archive.qar" {  } {  } 0 0 "All project revisions will be stored in common archive p7_3_tmp_archive.qar" 0 0 "0" 0 0 1699644520600 ""}
{ "Info" "0" "" "Initializing files for 'p7_3' revision" {  } {  } 0 0 "Initializing files for 'p7_3' revision" 0 0 "0" 0 0 1699644520647 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1699644520649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1699644521468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1699644521469 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting \";\" p7_3.sv(23) " "Verilog HDL syntax error at p7_3.sv(23) near text: \"not\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "p7_3.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.1/output_files/p7_3.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1699644529233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p7_3.sv 0 0 " "Found 0 design units, including 0 entities, in source file p7_3.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699644529233 ""}
{ "Error" "0" "" "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" {  } {  } 0 0 "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" 0 0 "0" 0 0 1699644529822 ""}
{ "Error" "0" "" "Failed to discover source files from compiler. Check Analysis & Elaboration report." {  } {  } 0 0 "Failed to discover source files from compiler. Check Analysis & Elaboration report." 0 0 "0" 0 0 1699644529823 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1699644529823 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1699644529823 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1699644529823 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "0" 0 0 1699644529858 ""}
{ "Critical Warning" "0" "" "Analysis & Elaboration was not run successfully." { { "Critical Warning" "0" "" "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." {  } {  } 1 0 "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." 0 0 "0" 0 0 1699644529860 ""}  } {  } 1 0 "Analysis & Elaboration was not run successfully." 0 0 "0" 0 0 1699644529860 ""}
{ "Warning" "WPRJ_ARC_TCL_TCL_PROJECT_NOT_COMPILED" "" "Analysis was not performed on the current project. The Quartus Prime software may not be able to automatically locate all project files." {  } {  } 0 225010 "Analysis was not performed on the current project. The Quartus Prime software may not be able to automatically locate all project files." 0 0 "Design Software" 0 -1 1699644529867 ""}
{ "Info" "0" "" "Parsing: p7_3.sv" {  } {  } 0 0 "Parsing: p7_3.sv" 0 0 "0" 0 0 1699644529948 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "0" 0 0 1699644529960 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/SFI19/Downloads/FPGA/7/7.1/output_files/ " "Using common directory C:/Users/SFI19/Downloads/FPGA/7/7.1/output_files/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Design Software" 0 -1 1699644529982 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1699644529992 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1699644529992 ""}
{ "Info" "0" "" "Generated archive 'p7_3_tmp_archive.qar'" {  } {  } 0 0 "Generated archive 'p7_3_tmp_archive.qar'" 0 0 "0" 0 0 1699644529992 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1699644529992 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1699644529992 ""}
