--
-- VHDL Entity my_project1_lib.or_gate.arch_name
--
-- Created:
--          by - Techlabs.UNKNOWN (DESKTOP-D382P7A)
--          at - 17:08:41 01-03-2024
--
-- using Mentor Graphics HDL Designer(TM) 2023.3 Built on 9 Jul 2023 at 00:00:47
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY or_gate IS
  port ( input1,input2: in std_logic;
         output: out std_logic
      );      
END ENTITY or_gate;

architecture logic of or_gate is 
begin
  process(input1,input2)
  begin
  output<=input1 or input2;
  end process;
end logic;


