{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1408805581159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1408805581159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 00:53:01 2014 " "Processing started: Sun Aug 24 00:53:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1408805581159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1408805581159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1408805581159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1408805581418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581475 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(30) " "Verilog HDL warning at EX_ALU.v(30): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1408805581477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1408805581477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1408805581518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581524 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 1023 IF_Instruction_Memory.v(13) " "Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (5) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1408805581525 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408805581525 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408805581525 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408805581525 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581527 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 ID_Registers.v(18) " "Verilog HDL warning at ID_Registers.v(18): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1408805581528 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(21) " "Verilog HDL or VHDL warning at the ID_Registers.v(21): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1408805581528 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(26) " "Verilog HDL or VHDL warning at the ID_Registers.v(26): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1408805581528 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Shift_Left_2 EX_Shift_Left_2:EX_Shift_Left_2 " "Elaborating entity \"EX_Shift_Left_2\" for hierarchy \"EX_Shift_Left_2:EX_Shift_Left_2\"" {  } { { "MIPS32.v" "EX_Shift_Left_2" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_PC_Add EX_PC_Add:EX_PC_Add " "Elaborating entity \"EX_PC_Add\" for hierarchy \"EX_PC_Add:EX_PC_Add\"" {  } { { "MIPS32.v" "EX_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "MIPS32.v" "EX_ALU_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "MIPS32.v" "EX_ALU" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "MIPS32.v" "EX_ALU_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Control_EX EX_ALU_Control.v(34) " "Verilog HDL Always Construct warning at EX_ALU_Control.v(34): inferring latch(es) for variable \"ALU_Control_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1408805581539 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[0\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[0\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805581539 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[1\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[1\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805581539 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[2\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[2\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805581539 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[3\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[3\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805581539 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "MIPS32.v" "EX_Dest_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "MIPS32.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805581541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[0\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[0\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1408805581705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[1\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[1\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1408805581705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[2\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[2\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1408805581705 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred dual-clock RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1408805581720 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred dual-clock RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1408805581720 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1408805581748 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1408805581831 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805581831 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1408805581831 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1408805581831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1408805581865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581865 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1408805581865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvh1 " "Found entity 1: altsyncram_fvh1" {  } { { "db/altsyncram_fvh1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_fvh1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pk1 " "Found entity 1: altsyncram_2pk1" {  } { { "db/altsyncram_2pk1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_2pk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805581953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805581953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1408805581963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805581963 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1408805581963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1408805582132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_Plus_4_EX\[0\] GND " "Pin \"PC_Plus_4_EX\[0\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|PC_Plus_4_EX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_Plus_4_EX\[1\] GND " "Pin \"PC_Plus_4_EX\[1\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|PC_Plus_4_EX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[0\] GND " "Pin \"Instruction_EX\[0\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[1\] GND " "Pin \"Instruction_EX\[1\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[4\] GND " "Pin \"Instruction_EX\[4\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[6\] GND " "Pin \"Instruction_EX\[6\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[7\] GND " "Pin \"Instruction_EX\[7\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[8\] GND " "Pin \"Instruction_EX\[8\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[9\] GND " "Pin \"Instruction_EX\[9\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[10\] GND " "Pin \"Instruction_EX\[10\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[13\] GND " "Pin \"Instruction_EX\[13\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[14\] GND " "Pin \"Instruction_EX\[14\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[15\] GND " "Pin \"Instruction_EX\[15\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[19\] GND " "Pin \"Instruction_EX\[19\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[20\] GND " "Pin \"Instruction_EX\[20\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[24\] GND " "Pin \"Instruction_EX\[24\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[30\] GND " "Pin \"Instruction_EX\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Instruction_EX[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_Register_MEM\[3\] GND " "Pin \"Write_Register_MEM\[3\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Write_Register_MEM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_Register_MEM\[4\] GND " "Pin \"Write_Register_MEM\[4\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805582214 "|MIPS32|Write_Register_MEM[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1408805582214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg " "Generated suppressed messages file C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1408805582354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1408805582494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1408805582494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "656 " "Implemented 656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1408805582552 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1408805582552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1408805582552 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1408805582552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1408805582552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1408805582567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 00:53:02 2014 " "Processing ended: Sun Aug 24 00:53:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1408805582567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1408805582567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1408805582567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408805582567 ""}
