

================================================================
== Vitis HLS Report for 'window_macc'
================================================================
* Date:           Mon Nov 18 23:56:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.652 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  45.000 ns|  45.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    9|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     705|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     705|    117|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_32ns_32_4_0_U97  |mac_muladd_16s_16s_32ns_32_4_0  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_0_U93   |mac_muladd_16s_16s_32s_32_4_0   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_0_U94   |mac_muladd_16s_16s_32s_32_4_0   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_0_U95   |mac_muladd_16s_16s_32s_32_4_0   |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_0_U96   |mac_muladd_16s_16s_32s_32_4_0   |  i0 + i1 * i2|
    |mul_mul_16s_16s_32_4_0_U89          |mul_mul_16s_16s_32_4_0          |       i0 * i1|
    |mul_mul_16s_16s_32_4_0_U90          |mul_mul_16s_16s_32_4_0          |       i0 * i1|
    |mul_mul_16s_16s_32_4_0_U91          |mul_mul_16s_16s_32_4_0          |       i0 * i1|
    |mul_mul_16s_16s_32_4_0_U92          |mul_mul_16s_16s_32_4_0          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln813_2_fu_212_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln813_6_fu_208_p2  |         +|   0|  0|  39|          32|          32|
    |sum_V_fu_216_p2        |         +|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 103|          96|          96|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln813_1_reg_451                |  32|   0|   32|          0|
    |add_ln813_1_reg_451_pp0_iter5_reg  |  32|   0|   32|          0|
    |add_ln813_3_reg_456                |  32|   0|   32|          0|
    |add_ln813_6_reg_466                |  32|   0|   32|          0|
    |add_ln813_reg_446                  |  32|   0|   32|          0|
    |add_ln813_reg_446_pp0_iter5_reg    |  32|   0|   32|          0|
    |ap_ce_reg                          |   1|   0|    1|          0|
    |ap_return_int_reg                  |  32|   0|   32|          0|
    |p_read10_int_reg                   |  16|   0|   16|          0|
    |p_read11_int_reg                   |  16|   0|   16|          0|
    |p_read12_int_reg                   |  16|   0|   16|          0|
    |p_read13_int_reg                   |  16|   0|   16|          0|
    |p_read14_int_reg                   |  16|   0|   16|          0|
    |p_read15_int_reg                   |  16|   0|   16|          0|
    |p_read16_int_reg                   |  16|   0|   16|          0|
    |p_read17_int_reg                   |  16|   0|   16|          0|
    |p_read18_int_reg                   |  16|   0|   16|          0|
    |p_read19_reg_331                   |  16|   0|   16|          0|
    |p_read1_int_reg                    |  16|   0|   16|          0|
    |p_read2_int_reg                    |  16|   0|   16|          0|
    |p_read3_int_reg                    |  16|   0|   16|          0|
    |p_read412_reg_326                  |  16|   0|   16|          0|
    |p_read4_int_reg                    |  16|   0|   16|          0|
    |p_read5_int_reg                    |  16|   0|   16|          0|
    |p_read6_int_reg                    |  16|   0|   16|          0|
    |p_read7_int_reg                    |  16|   0|   16|          0|
    |p_read8_int_reg                    |  16|   0|   16|          0|
    |p_read9_int_reg                    |  16|   0|   16|          0|
    |p_read_11_reg_316                  |  16|   0|   16|          0|
    |p_read_11_reg_316_pp0_iter1_reg    |  16|   0|   16|          0|
    |p_read_12_reg_321                  |  16|   0|   16|          0|
    |p_read_2_reg_291                   |  16|   0|   16|          0|
    |p_read_2_reg_291_pp0_iter1_reg     |  16|   0|   16|          0|
    |p_read_3_reg_296                   |  16|   0|   16|          0|
    |p_read_5_reg_301                   |  16|   0|   16|          0|
    |p_read_8_reg_306                   |  16|   0|   16|          0|
    |p_read_9_reg_311                   |  16|   0|   16|          0|
    |p_read_reg_286                     |  16|   0|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 705|   0|  705|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   window_macc|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   window_macc|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|   window_macc|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|   window_macc|  return value|
|p_read1    |   in|   16|     ap_none|       p_read1|        scalar|
|p_read2    |   in|   16|     ap_none|       p_read2|        scalar|
|p_read3    |   in|   16|     ap_none|       p_read3|        scalar|
|p_read4    |   in|   16|     ap_none|       p_read4|        scalar|
|p_read5    |   in|   16|     ap_none|       p_read5|        scalar|
|p_read6    |   in|   16|     ap_none|       p_read6|        scalar|
|p_read7    |   in|   16|     ap_none|       p_read7|        scalar|
|p_read8    |   in|   16|     ap_none|       p_read8|        scalar|
|p_read9    |   in|   16|     ap_none|       p_read9|        scalar|
|p_read10   |   in|   16|     ap_none|      p_read10|        scalar|
|p_read11   |   in|   16|     ap_none|      p_read11|        scalar|
|p_read12   |   in|   16|     ap_none|      p_read12|        scalar|
|p_read13   |   in|   16|     ap_none|      p_read13|        scalar|
|p_read14   |   in|   16|     ap_none|      p_read14|        scalar|
|p_read15   |   in|   16|     ap_none|      p_read15|        scalar|
|p_read16   |   in|   16|     ap_none|      p_read16|        scalar|
|p_read17   |   in|   16|     ap_none|      p_read17|        scalar|
|p_read18   |   in|   16|     ap_none|      p_read18|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

