// Seed: 1346226501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_6 = id_6;
  wire id_9;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1 - 1 or posedge 1) 1'b0)
  else;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
  wire id_3;
endmodule
