{
 "Files" : [
  {
   "Path" : "D:/doc/elecfanse/\u53c2\u6570\u4f5c\u54c1\u6e90\u7801/\u661f\u6838\u8ba1\u5212\u53c2\u8d5b\u8005\u4f5c\u54c1/\u66fe\u51e1\u5b87 \u661f\u6838\u8ba1\u5212\u4e4b\u518d\u9020\u6587\u66f2\u661f/pc1k_qspi2b/src/gowin_pllvr/gowin_pllvr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/doc/elecfanse/\u53c2\u6570\u4f5c\u54c1\u6e90\u7801/\u661f\u6838\u8ba1\u5212\u53c2\u8d5b\u8005\u4f5c\u54c1/\u66fe\u51e1\u5b87 \u661f\u6838\u8ba1\u5212\u4e4b\u518d\u9020\u6587\u66f2\u661f/pc1k_qspi2b/src/memhub.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/doc/elecfanse/\u53c2\u6570\u4f5c\u54c1\u6e90\u7801/\u661f\u6838\u8ba1\u5212\u53c2\u8d5b\u8005\u4f5c\u54c1/\u66fe\u51e1\u5b87 \u661f\u6838\u8ba1\u5212\u4e4b\u518d\u9020\u6587\u66f2\u661f/pc1k_qspi2b/src/top_adbus.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/doc/elecfanse/\u53c2\u6570\u4f5c\u54c1\u6e90\u7801/\u661f\u6838\u8ba1\u5212\u53c2\u8d5b\u8005\u4f5c\u54c1/\u66fe\u51e1\u5b87 \u661f\u6838\u8ba1\u5212\u4e4b\u518d\u9020\u6587\u66f2\u661f/pc1k_qspi2b/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}