<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">ethernet</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>$system.qsys_mm.clockCrossingAdapter</name>
        <value>HANDSHAKE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.enableEccProtection</name>
        <value>FALSE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.insertDefaultSlave</name>
        <value>FALSE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.maxAdditionalLatency</name>
        <value>1</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>ethernet</className>
    <version>1.0</version>
    <name>ethernet</name>
    <uniqueName>ethernet</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">avalon_st_adapter</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inBitsPerSymbol</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>inChannelWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inDataWidth</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>inEmptyWidth</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>inErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>inErrorWidth</name>
            <value>6</value>
          </parameter>
          <parameter>
            <name>inMaxChannel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inReadyLatency</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>inUseEmptyPort</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUsePackets</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUseValid</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outChannelWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outDataWidth</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>outEmptyWidth</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>outErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>outErrorWidth</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>outMaxChannel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outReadyLatency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outUseEmptyPort</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outUseValid</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_avalon_st_adapter</className>
        <version>18.1</version>
        <name>avalon_st_adapter</name>
        <uniqueName>ethernet_altera_avalon_st_adapter_181_bmfedey</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>dma_rx/st_sink</end>
            <start>avalon_st_adapter/out_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>avalon_st_adapter/in_clk_0</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>avalon_st_adapter/in_0</end>
            <start>mac/receive</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>avalon_st_adapter/in_rst_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.avalon_st_adapter</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>clk_bridge_0</name>
            <uniqueName>ethernet_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/data_format_adapter_0.clk</name>
                <end>data_format_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                <end>error_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/timing_adapter_0.clk</name>
                <end>timing_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter.clk_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">data_format_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>YES</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outSymbolsPerBeat</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>outUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>YES</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>data_format_adapter</className>
            <version>18.1</version>
            <name>data_format_adapter_0</name>
            <uniqueName>ethernet_data_format_adapter_181_2gqvzui</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/data_format_adapter_0.clk</name>
                <end>data_format_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>data_format_adapter_0.out/error_adapter_0.in</name>
                <end>error_adapter_0/in</end>
                <start>data_format_adapter_0/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/data_format_adapter_0.reset</name>
                <end>data_format_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>timing_adapter_0.out/data_format_adapter_0.in</name>
                <end>data_format_adapter_0/in</end>
                <start>timing_adapter_0/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter.data_format_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>YES</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>8</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>error_adapter</className>
            <version>18.1</version>
            <name>error_adapter_0</name>
            <uniqueName>ethernet_error_adapter_181_jy2tski</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                <end>error_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>data_format_adapter_0.out/error_adapter_0.in</name>
                <end>error_adapter_0/in</end>
                <start>data_format_adapter_0/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                <end>error_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter.error_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>rst_bridge_0</name>
            <uniqueName>ethernet_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/data_format_adapter_0.reset</name>
                <end>data_format_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                <end>error_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/timing_adapter_0.reset</name>
                <end>timing_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter.rst_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">timing_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>YES</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>true</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>timing_adapter</className>
            <version>18.1</version>
            <name>timing_adapter_0</name>
            <uniqueName>ethernet_timing_adapter_181_7qwysyi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/timing_adapter_0.clk</name>
                <end>timing_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/timing_adapter_0.reset</name>
                <end>timing_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>timing_adapter_0.out/data_format_adapter_0.in</name>
                <end>data_format_adapter_0/in</end>
                <start>timing_adapter_0/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter.timing_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">avalon_st_adapter_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inBitsPerSymbol</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>inChannelWidth</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>inDataWidth</name>
            <value>256</value>
          </parameter>
          <parameter>
            <name>inEmptyWidth</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>inErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>inErrorWidth</name>
            <value>8</value>
          </parameter>
          <parameter>
            <name>inMaxChannel</name>
            <value>255</value>
          </parameter>
          <parameter>
            <name>inReadyLatency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inUseEmptyPort</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUsePackets</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUseValid</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outChannelWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outDataWidth</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>outEmptyWidth</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>outErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>outErrorWidth</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outMaxChannel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outReadyLatency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outUseEmptyPort</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outUseValid</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_avalon_st_adapter</className>
        <version>18.1</version>
        <name>avalon_st_adapter_001</name>
        <uniqueName>ethernet_altera_avalon_st_adapter_181_zifr75q</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>mac/transmit</end>
            <start>avalon_st_adapter_001/out_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>avalon_st_adapter_001/in_clk_0</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>avalon_st_adapter_001/in_0</end>
            <start>dma_tx/st_source</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>avalon_st_adapter_001/in_rst_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.avalon_st_adapter_001</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">channel_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>YES</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>channel_adapter</className>
            <version>18.1</version>
            <name>channel_adapter_0</name>
            <uniqueName>ethernet_channel_adapter_181_vzs3cmy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>channel_adapter_0.out/error_adapter_0.in</name>
                <end>error_adapter_0/in</end>
                <start>channel_adapter_0/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/channel_adapter_0.clk</name>
                <end>channel_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>data_format_adapter_0.out/channel_adapter_0.in</name>
                <end>channel_adapter_0/in</end>
                <start>data_format_adapter_0/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/channel_adapter_0.reset</name>
                <end>channel_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter_001.channel_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>clk_bridge_0</name>
            <uniqueName>ethernet_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/channel_adapter_0.clk</name>
                <end>channel_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/data_format_adapter_0.clk</name>
                <end>data_format_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                <end>error_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter_001.clk_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">data_format_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>YES</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outSymbolsPerBeat</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>outUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>YES</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>data_format_adapter</className>
            <version>18.1</version>
            <name>data_format_adapter_0</name>
            <uniqueName>ethernet_data_format_adapter_181_jumd7li</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/data_format_adapter_0.clk</name>
                <end>data_format_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>data_format_adapter_0.out/channel_adapter_0.in</name>
                <end>channel_adapter_0/in</end>
                <start>data_format_adapter_0/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/data_format_adapter_0.reset</name>
                <end>data_format_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter_001.data_format_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>YES</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>error_adapter</className>
            <version>18.1</version>
            <name>error_adapter_0</name>
            <uniqueName>ethernet_error_adapter_181_bvz7ctq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>channel_adapter_0.out/error_adapter_0.in</name>
                <end>error_adapter_0/in</end>
                <start>channel_adapter_0/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                <end>error_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                <end>error_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter_001.error_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>rst_bridge_0</name>
            <uniqueName>ethernet_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/channel_adapter_0.reset</name>
                <end>channel_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/data_format_adapter_0.reset</name>
                <end>data_format_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                <end>error_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.avalon_st_adapter_001.rst_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clock</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;in_clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;in_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;out_clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectClock&lt;/key&gt;&#xa;                            &lt;value&gt;in_clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;125000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRateKnown&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_clock_bridge&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;in_clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;out_clk&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;125000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;clock&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;clock&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;clock&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;clock&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;clock&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;clock&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;clock&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/clock.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock</name>
        <uniqueName>clock</uniqueName>
        <fixedName>clock</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>avalon_st_adapter/in_clk_0</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>avalon_st_adapter_001/in_clk_0</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>dma_bridge/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>dma_rx/clock</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>dma_tx/clock</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/control_port_clock_connection</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/receive_clock_connection</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/transmit_clock_connection</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mem_bridge/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mm_interconnect_0/clock_out_clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mm_interconnect_1/clock_out_clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller_001/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.clock</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_bridge</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s0&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;&#xa;                        &lt;role&gt;readdatavalid&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_response&lt;/name&gt;&#xa;                        &lt;role&gt;response&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_burstcount&lt;/name&gt;&#xa;                        &lt;role&gt;burstcount&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;31&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_debugaccess&lt;/name&gt;&#xa;                        &lt;role&gt;debugaccess&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;2147483648&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;SYMBOLS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                            &lt;value&gt;dma_bridge.m0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;m0&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;&#xa;                        &lt;role&gt;readdatavalid&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_response&lt;/name&gt;&#xa;                        &lt;role&gt;response&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_burstcount&lt;/name&gt;&#xa;                        &lt;role&gt;burstcount&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;31&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_debugaccess&lt;/name&gt;&#xa;                        &lt;role&gt;debugaccess&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;adaptsTo&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;SYMBOLS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dBSBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamReads&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamWrites&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isAsynchronous&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isReadable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isWriteable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxAddressWidth&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;m0&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;10&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s0&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;dma_bridge&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_bridge&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_bridge&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_bridge&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_bridge&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_bridge&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_bridge&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/dma_bridge.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_bridge</name>
        <uniqueName>dma_bridge</uniqueName>
        <fixedName>dma_bridge</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>dma_bridge/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_bridge/s0</end>
            <start>mm_interconnect_1/dma_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>dma_bridge/reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.dma_bridge</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_rx</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10CX220YF780I5G</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Cyclone 10 GX</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_MAP</name>
            <value>&lt;address-map&gt;&lt;slave name='dma_bridge.s0' start='0x0' end='0x80000000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_WIDTH</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clock&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clock_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset_n&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;BOTH&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;csr&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;3&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;&#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;    &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;&#xa;      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;      &amp;lt;/registers&amp;gt;&#xa;    &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;descriptor_slave&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;response&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;response_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;response_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;response_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;response_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;response_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;&#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;    &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_msgdma_mm_response&amp;lt;/name&amp;gt;&#xa;      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;actual_bytes_transferred&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;actual_bytes_transferred&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[31:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;description&amp;gt;Determines how many bytes transferred when the mSGDMA is confgured in Avalon-ST to Avlaon-MM mode with packet support enabled&amp;lt;/description&amp;gt;&#xa;              &amp;lt;name&amp;gt;actual_bytes_transferred&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;error_and_termination&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;error_and_termination&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[7:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;description&amp;gt;Determines if any errors were issued when the mSGDMA is confgured in Avalon-ST to AvlaonMM mode with error support enabled.&amp;lt;/description&amp;gt;&#xa;              &amp;lt;name&amp;gt;error&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;description&amp;gt;Determines if a transfer terminates because the transfer length is exceeded when the SGDMA is confgured in Avalon-ST to Avalon-MM mode with packet support enabled. &amp;lt;/description&amp;gt;&#xa;              &amp;lt;name&amp;gt;early_termination&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;      &amp;lt;/registers&amp;gt;&#xa;    &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;csr_irq&lt;/name&gt;&#xa;                &lt;type&gt;interrupt&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_irq_irq&lt;/name&gt;&#xa;                        &lt;role&gt;irq&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;&#xa;                            &lt;value&gt;dma_rx.csr&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;irqScheme&lt;/key&gt;&#xa;                            &lt;value&gt;NONE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mm_write&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_write_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_write_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_write_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_write_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_write_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_write_burstcount&lt;/name&gt;&#xa;                        &lt;role&gt;burstcount&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;adaptsTo&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;SYMBOLS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dBSBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamReads&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamWrites&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isAsynchronous&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isReadable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isWriteable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxAddressWidth&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;st_sink&lt;/name&gt;&#xa;                &lt;type&gt;avalon_streaming&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_sink_data&lt;/name&gt;&#xa;                        &lt;role&gt;data&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_sink_valid&lt;/name&gt;&#xa;                        &lt;role&gt;valid&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_sink_ready&lt;/name&gt;&#xa;                        &lt;role&gt;ready&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_sink_startofpacket&lt;/name&gt;&#xa;                        &lt;role&gt;startofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_sink_endofpacket&lt;/name&gt;&#xa;                        &lt;role&gt;endofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_sink_empty&lt;/name&gt;&#xa;                        &lt;role&gt;empty&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;5&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_sink_error&lt;/name&gt;&#xa;                        &lt;role&gt;error&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;beatsPerCycle&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;errorDescriptor&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxChannel&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;packetDescription&lt;/key&gt;&#xa;                            &lt;value&gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_msgdma&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Modular Scatter-Gather DMA Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;csr&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;csr&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='csr' start='0x0' end='0x20' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;5&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;descriptor_slave&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;descriptor_slave&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='descriptor_slave' start='0x0' end='0x20' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;5&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;256&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;mm_write&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;mm_write&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='dma_bridge.s0' start='0x0' end='0x80000000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;31&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;response&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;response&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='response' start='0x0' end='0x8' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;3&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;dma_rx&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_rx&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_rx&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_rx&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_rx&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_rx&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_rx&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/dma_rx.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BURST_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BURST_WRAPPING_SUPPORT&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CHANNEL_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;8&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_FIFO_DEPTH&lt;/key&gt;&#xa;            &lt;value&gt;4096&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;256&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH&lt;/key&gt;&#xa;            &lt;value&gt;128&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DMA_MODE&lt;/key&gt;&#xa;            &lt;value&gt;2&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ENHANCED_FEATURES&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ERROR_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;8&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_COUNT&lt;/key&gt;&#xa;            &lt;value&gt;128&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MAX_BYTE&lt;/key&gt;&#xa;            &lt;value&gt;2048&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MAX_STRIDE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PREFETCHER_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESPONSE_PORT&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.TRANSFER_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;Unaligned Accesses&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,msgdma-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;msgdma&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;msgdma&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_rx</name>
        <uniqueName>dma_rx</uniqueName>
        <fixedName>dma_rx</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>dma_rx/st_sink</end>
            <start>avalon_st_adapter/out_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>dma_rx/clock</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_1/dma_rx_mm_write</end>
            <start>dma_rx/mm_write</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_rx/csr</end>
            <start>mm_interconnect_0/dma_rx_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_rx/descriptor_slave</end>
            <start>mm_interconnect_0/dma_rx_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_rx/response</end>
            <start>mm_interconnect_0/dma_rx_response</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>dma_rx/reset_n</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.dma_rx</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_tx</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10CX220YF780I5G</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Cyclone 10 GX</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_MAP</name>
            <value>&lt;address-map&gt;&lt;slave name='dma_bridge.s0' start='0x0' end='0x80000000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_WIDTH</name>
            <value>31</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clock&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clock_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset_n&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset_n_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;BOTH&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;csr&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;3&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;                &lt;cmsisInfo&gt;&#xa;                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;&#xa;&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&amp;gt;&#xa;  &amp;lt;peripherals&amp;gt;&#xa;    &amp;lt;peripheral&amp;gt;&#xa;      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;&#xa;      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;&#xa;      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;&#xa;      &amp;lt;registers&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;        &amp;lt;register&amp;gt;&#xa;          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;&#xa;          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;&#xa;          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;&#xa;          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;&#xa;          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;&#xa;          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;&#xa;          &amp;lt;fields&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;            &amp;lt;field&amp;gt;&#xa;              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;&#xa;              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;&#xa;              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;&#xa;              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;&#xa;            &amp;lt;/field&amp;gt;&#xa;          &amp;lt;/fields&amp;gt;&#xa;        &amp;lt;/register&amp;gt;&#xa;      &amp;lt;/registers&amp;gt;&#xa;    &amp;lt;/peripheral&amp;gt;&#xa;  &amp;lt;/peripherals&amp;gt;&#xa;&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;&#xa;                    &lt;addressGroup&gt;&lt;/addressGroup&gt;&#xa;                    &lt;cmsisVars/&gt;&#xa;                &lt;/cmsisInfo&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;descriptor_slave&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;csr_irq&lt;/name&gt;&#xa;                &lt;type&gt;interrupt&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;csr_irq_irq&lt;/name&gt;&#xa;                        &lt;role&gt;irq&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;&#xa;                            &lt;value&gt;dma_tx.csr&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;irqScheme&lt;/key&gt;&#xa;                            &lt;value&gt;NONE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mm_read&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_read_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_read_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_read_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_read_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_read_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_read_readdatavalid&lt;/name&gt;&#xa;                        &lt;role&gt;readdatavalid&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mm_read_burstcount&lt;/name&gt;&#xa;                        &lt;role&gt;burstcount&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;11&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;adaptsTo&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;SYMBOLS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dBSBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamReads&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamWrites&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isAsynchronous&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isReadable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isWriteable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxAddressWidth&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;st_source&lt;/name&gt;&#xa;                &lt;type&gt;avalon_streaming&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_data&lt;/name&gt;&#xa;                        &lt;role&gt;data&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;256&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_valid&lt;/name&gt;&#xa;                        &lt;role&gt;valid&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_ready&lt;/name&gt;&#xa;                        &lt;role&gt;ready&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_startofpacket&lt;/name&gt;&#xa;                        &lt;role&gt;startofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_endofpacket&lt;/name&gt;&#xa;                        &lt;role&gt;endofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_empty&lt;/name&gt;&#xa;                        &lt;role&gt;empty&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;5&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_error&lt;/name&gt;&#xa;                        &lt;role&gt;error&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;st_source_channel&lt;/name&gt;&#xa;                        &lt;role&gt;channel&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clock&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_n&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;beatsPerCycle&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;errorDescriptor&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxChannel&lt;/key&gt;&#xa;                            &lt;value&gt;255&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;packetDescription&lt;/key&gt;&#xa;                            &lt;value&gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_msgdma&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Modular Scatter-Gather DMA Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_MAP&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;csr&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;csr&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='csr' start='0x0' end='0x20' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;5&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;descriptor_slave&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;descriptor_slave&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='descriptor_slave' start='0x0' end='0x20' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;5&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;256&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;mm_read&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;mm_read&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='dma_bridge.s0' start='0x0' end='0x80000000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;31&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;dma_tx&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_tx&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_tx&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_tx&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_tx&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;dma_tx&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;dma_tx&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/dma_tx.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BURST_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.BURST_WRAPPING_SUPPORT&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.CHANNEL_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;8&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_FIFO_DEPTH&lt;/key&gt;&#xa;            &lt;value&gt;4096&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;256&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH&lt;/key&gt;&#xa;            &lt;value&gt;128&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.DMA_MODE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ENHANCED_FEATURES&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ERROR_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;8&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_COUNT&lt;/key&gt;&#xa;            &lt;value&gt;1024&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MAX_BYTE&lt;/key&gt;&#xa;            &lt;value&gt;16384&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MAX_STRIDE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PREFETCHER_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RESPONSE_PORT&lt;/key&gt;&#xa;            &lt;value&gt;2&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE_DERIVED&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.TRANSFER_TYPE&lt;/key&gt;&#xa;            &lt;value&gt;Unaligned Accesses&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,msgdma-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;msgdma&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;msgdma&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_tx</name>
        <uniqueName>dma_tx</uniqueName>
        <fixedName>dma_tx</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>dma_tx/clock</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_1/dma_tx_mm_read</end>
            <start>dma_tx/mm_read</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>avalon_st_adapter_001/in_0</end>
            <start>dma_tx/st_source</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_tx/csr</end>
            <start>mm_interconnect_0/dma_tx_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_tx/descriptor_slave</end>
            <start>mm_interconnect_0/dma_tx_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>dma_tx/reset_n</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.dma_tx</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">ethernet_iopll</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;rst&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;&#xa;                            &lt;value&gt;input&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;NONE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;refclk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;refclk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;&#xa;                            &lt;value&gt;input&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;125000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;outclk0&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;outclk_0&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;&#xa;                            &lt;value&gt;output&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;125000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRateKnown&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_iopll&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;IOPLL Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_info_device_component&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_info_device_family&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_info_device_speed_grade&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;system_part_trait_speed_grade&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;DEVICE_SPEEDGRADE&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;outclk0&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;outclk0&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;&#xa;                            &lt;value&gt;125000000&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;ethernet_iopll&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;ethernet_iopll&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;ethernet_iopll&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;ethernet_iopll&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;ethernet_iopll&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;ethernet_iopll&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;ethernet_iopll&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/ethernet_iopll.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,pll&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;clock&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
          <parameter>
            <name>system_info_device_component</name>
            <value>10CX220YF780I5G</value>
          </parameter>
          <parameter>
            <name>system_info_device_family</name>
            <value>Cyclone 10 GX</value>
          </parameter>
          <parameter>
            <name>system_info_device_speed_grade</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>system_part_trait_speed_grade</name>
            <value>5</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>ethernet_iopll</name>
        <uniqueName>ethernet_iopll</uniqueName>
        <fixedName>ethernet_iopll</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/pcs_mac_tx_clock_connection</end>
            <start>ethernet_iopll/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>ethernet_iopll/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.ethernet_iopll</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mac</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10CX220YF780I5G</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>5</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;control_port_clock_connection&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset_connection&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;control_port_clock_connection&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;control_port&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reg_addr&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reg_data_out&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reg_rd&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reg_data_in&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reg_wr&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reg_busy&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;1024&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;control_port_clock_connection&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_connection&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;transmit_clock_connection&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;receive_clock_connection&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;receive&lt;/name&gt;&#xa;                &lt;type&gt;avalon_streaming&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_data&lt;/name&gt;&#xa;                        &lt;role&gt;data&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_eop&lt;/name&gt;&#xa;                        &lt;role&gt;endofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;rx_err&lt;/name&gt;&#xa;                        &lt;role&gt;error&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;6&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_mod&lt;/name&gt;&#xa;                        &lt;role&gt;empty&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_rdy&lt;/name&gt;&#xa;                        &lt;role&gt;ready&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_sop&lt;/name&gt;&#xa;                        &lt;role&gt;startofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_dval&lt;/name&gt;&#xa;                        &lt;role&gt;valid&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;receive_clock_connection&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_connection&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;beatsPerCycle&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;errorDescriptor&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxChannel&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;packetDescription&lt;/key&gt;&#xa;                            &lt;value&gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyLatency&lt;/key&gt;&#xa;                            &lt;value&gt;2&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;transmit&lt;/name&gt;&#xa;                &lt;type&gt;avalon_streaming&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_data&lt;/name&gt;&#xa;                        &lt;role&gt;data&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_eop&lt;/name&gt;&#xa;                        &lt;role&gt;endofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_err&lt;/name&gt;&#xa;                        &lt;role&gt;error&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_mod&lt;/name&gt;&#xa;                        &lt;role&gt;empty&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;2&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_rdy&lt;/name&gt;&#xa;                        &lt;role&gt;ready&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_sop&lt;/name&gt;&#xa;                        &lt;role&gt;startofpacket&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_wren&lt;/name&gt;&#xa;                        &lt;role&gt;valid&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;transmit_clock_connection&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset_connection&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;beatsPerCycle&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;errorDescriptor&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;&#xa;                            &lt;value&gt;true&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxChannel&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;packetDescription&lt;/key&gt;&#xa;                            &lt;value&gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readyLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mac_misc_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;xon_gen&lt;/name&gt;&#xa;                        &lt;role&gt;xon_gen&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;xoff_gen&lt;/name&gt;&#xa;                        &lt;role&gt;xoff_gen&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;magic_wakeup&lt;/name&gt;&#xa;                        &lt;role&gt;magic_wakeup&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;magic_sleep_n&lt;/name&gt;&#xa;                        &lt;role&gt;magic_sleep_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_crc_fwd&lt;/name&gt;&#xa;                        &lt;role&gt;ff_tx_crc_fwd&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_septy&lt;/name&gt;&#xa;                        &lt;role&gt;ff_tx_septy&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;tx_ff_uflow&lt;/name&gt;&#xa;                        &lt;role&gt;tx_ff_uflow&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_a_full&lt;/name&gt;&#xa;                        &lt;role&gt;ff_tx_a_full&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_tx_a_empty&lt;/name&gt;&#xa;                        &lt;role&gt;ff_tx_a_empty&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;rx_err_stat&lt;/name&gt;&#xa;                        &lt;role&gt;rx_err_stat&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;18&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;rx_frm_type&lt;/name&gt;&#xa;                        &lt;role&gt;rx_frm_type&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_dsav&lt;/name&gt;&#xa;                        &lt;role&gt;ff_rx_dsav&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_a_full&lt;/name&gt;&#xa;                        &lt;role&gt;ff_rx_a_full&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ff_rx_a_empty&lt;/name&gt;&#xa;                        &lt;role&gt;ff_rx_a_empty&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mac_mdio_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mdc&lt;/name&gt;&#xa;                        &lt;role&gt;mdc&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mdio_in&lt;/name&gt;&#xa;                        &lt;role&gt;mdio_in&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mdio_out&lt;/name&gt;&#xa;                        &lt;role&gt;mdio_out&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;mdio_oen&lt;/name&gt;&#xa;                        &lt;role&gt;mdio_oen&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mac_gmii_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;gm_rx_d&lt;/name&gt;&#xa;                        &lt;role&gt;gmii_rx_d&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;gm_rx_dv&lt;/name&gt;&#xa;                        &lt;role&gt;gmii_rx_dv&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;gm_rx_err&lt;/name&gt;&#xa;                        &lt;role&gt;gmii_rx_err&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;gm_tx_d&lt;/name&gt;&#xa;                        &lt;role&gt;gmii_tx_d&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;8&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;gm_tx_en&lt;/name&gt;&#xa;                        &lt;role&gt;gmii_tx_en&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;gm_tx_err&lt;/name&gt;&#xa;                        &lt;role&gt;gmii_tx_err&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mac_mii_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m_rx_d&lt;/name&gt;&#xa;                        &lt;role&gt;mii_rx_d&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m_rx_en&lt;/name&gt;&#xa;                        &lt;role&gt;mii_rx_dv&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m_rx_err&lt;/name&gt;&#xa;                        &lt;role&gt;mii_rx_err&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m_tx_d&lt;/name&gt;&#xa;                        &lt;role&gt;mii_tx_d&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m_tx_en&lt;/name&gt;&#xa;                        &lt;role&gt;mii_tx_en&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m_tx_err&lt;/name&gt;&#xa;                        &lt;role&gt;mii_tx_err&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;mac_status_connection&lt;/name&gt;&#xa;                &lt;type&gt;conduit&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;set_10&lt;/name&gt;&#xa;                        &lt;role&gt;set_10&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;set_1000&lt;/name&gt;&#xa;                        &lt;role&gt;set_1000&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;eth_mode&lt;/name&gt;&#xa;                        &lt;role&gt;eth_mode&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;ena_10&lt;/name&gt;&#xa;                        &lt;role&gt;ena_10&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;pcs_mac_tx_clock_connection&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;tx_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;pcs_mac_rx_clock_connection&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;rx_clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_eth_tse&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Triple-Speed Ethernet Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;Cyclone IV&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;deviceFamilyName&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;part_trait_bd&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;BASE_DEVICE&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;control_port&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;control_port&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='control_port' start='0x0' end='0x400' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;10&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>deviceFamilyName</name>
            <value>Cyclone 10 GX</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;mac&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;mac&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;mac&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;mac&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;mac&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;mac&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;mac&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/mac.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.ENABLE_MACLITE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.FIFO_WIDTH&lt;/key&gt;&#xa;            &lt;value&gt;32&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.IS_MULTICHANNEL_MAC&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MACLITE_GIGE&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.MDIO_SHARED&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.NUMBER_OF_CHANNEL&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.NUMBER_OF_MAC_MDIO_SHARED&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PCS&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PCS_ID&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.PCS_SGMII&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RECEIVE_FIFO_DEPTH&lt;/key&gt;&#xa;            &lt;value&gt;8192&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.REGISTER_SHARED&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.RGMII&lt;/key&gt;&#xa;            &lt;value&gt;0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.TRANSMIT_FIFO_DEPTH&lt;/key&gt;&#xa;            &lt;value&gt;8192&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.CMacro.USE_MDIO&lt;/key&gt;&#xa;            &lt;value&gt;1&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;&#xa;            &lt;value&gt;altr,tse-1.0&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;&#xa;            &lt;value&gt;ethernet&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;&#xa;            &lt;value&gt;tse&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.ALTR,rx-fifo-depth&lt;/key&gt;&#xa;            &lt;value&gt;8192&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.params.ALTR,tx-fifo-depth&lt;/key&gt;&#xa;            &lt;value&gt;8192&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;        &lt;entry&gt;&#xa;            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;&#xa;            &lt;value&gt;altr&lt;/value&gt;&#xa;        &lt;/entry&gt;&#xa;    &lt;/assignmentValueMap&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>part_trait_bd</name>
            <value>NIGHTFURY1</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>mac</name>
        <uniqueName>mac</uniqueName>
        <fixedName>mac</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>mac/transmit</end>
            <start>avalon_st_adapter_001/out_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/control_port_clock_connection</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/receive_clock_connection</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/transmit_clock_connection</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mac/pcs_mac_tx_clock_connection</end>
            <start>ethernet_iopll/outclk0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>18.1</version>
            <end>avalon_st_adapter/in_0</end>
            <start>mac/receive</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mac/control_port</end>
            <start>mm_interconnect_0/mac_control_port</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mac/reset_connection</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.mac</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mem_bridge</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>11</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;clk&lt;/name&gt;&#xa;                &lt;type&gt;clock&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;clk&lt;/name&gt;&#xa;                        &lt;role&gt;clk&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;clockRate&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;externallyDriven&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ptfSchematicName&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;reset&lt;/name&gt;&#xa;                        &lt;role&gt;reset&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;DEASSERT&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;s0&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;&#xa;                        &lt;role&gt;readdatavalid&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_burstcount&lt;/name&gt;&#xa;                        &lt;role&gt;burstcount&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;5&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;11&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;s0_debugaccess&lt;/name&gt;&#xa;                        &lt;role&gt;debugaccess&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/assignmentValueMap&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressAlignment&lt;/key&gt;&#xa;                            &lt;value&gt;DYNAMIC&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;2048&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;SYMBOLS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bridgesToMaster&lt;/key&gt;&#xa;                            &lt;value&gt;mem_bridge.m0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isFlash&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isMemoryDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;4&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;printableDevice&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;transparentBridge&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitStates&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;m0&lt;/name&gt;&#xa;                &lt;type&gt;avalon&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_waitrequest&lt;/name&gt;&#xa;                        &lt;role&gt;waitrequest&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_readdata&lt;/name&gt;&#xa;                        &lt;role&gt;readdata&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;&#xa;                        &lt;role&gt;readdatavalid&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_burstcount&lt;/name&gt;&#xa;                        &lt;role&gt;burstcount&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;5&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_writedata&lt;/name&gt;&#xa;                        &lt;role&gt;writedata&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;32&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_address&lt;/name&gt;&#xa;                        &lt;role&gt;address&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;11&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_write&lt;/name&gt;&#xa;                        &lt;role&gt;write&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_read&lt;/name&gt;&#xa;                        &lt;role&gt;read&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_byteenable&lt;/name&gt;&#xa;                        &lt;role&gt;byteenable&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;4&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;m0_debugaccess&lt;/name&gt;&#xa;                        &lt;role&gt;debugaccess&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;adaptsTo&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressGroup&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;addressUnits&lt;/key&gt;&#xa;                            &lt;value&gt;SYMBOLS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                            &lt;value&gt;clk&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedReset&lt;/key&gt;&#xa;                            &lt;value&gt;reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;&#xa;                            &lt;value&gt;8&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;burstcountUnits&lt;/key&gt;&#xa;                            &lt;value&gt;WORDS&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;dBSBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamReads&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;doStreamWrites&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;holdTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;interleaveBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isAsynchronous&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isBigEndian&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isReadable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;isWriteable&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;linewrapBursts&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maxAddressWidth&lt;/key&gt;&#xa;                            &lt;value&gt;32&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumReadLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;prSafe&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readLatency&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;readWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;1&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;&#xa;                            &lt;value&gt;false&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;setupTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;timingUnits&lt;/key&gt;&#xa;                            &lt;value&gt;Cycles&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;writeWaitTime&lt;/key&gt;&#xa;                            &lt;value&gt;0&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;m0&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos/&gt;&#xa;                    &lt;consumedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                            &lt;value&gt;11&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/consumedSystemInfos&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;            &lt;entry&gt;&#xa;                &lt;key&gt;s0&lt;/key&gt;&#xa;                &lt;value&gt;&#xa;                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;&#xa;                    &lt;suppliedSystemInfos&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/suppliedSystemInfos&gt;&#xa;                    &lt;consumedSystemInfos/&gt;&#xa;                &lt;/value&gt;&#xa;            &lt;/entry&gt;&#xa;        &lt;/connPtSystemInfos&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;mem_bridge&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;mem_bridge&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;mem_bridge&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;mem_bridge&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;mem_bridge&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;mem_bridge&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;mem_bridge&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/mem_bridge.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>mem_bridge</name>
        <uniqueName>mem_bridge</uniqueName>
        <fixedName>mem_bridge</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>125000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mem_bridge/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_0/mem_bridge_m0</end>
            <start>mem_bridge/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mem_bridge/reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.mem_bridge</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {mem_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {mem_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {mem_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_bridge_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {mem_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {mac_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mac_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {mac_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {mac_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mac_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mac_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mac_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mac_control_port_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {mac_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mac_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mac_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mac_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {mac_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mac_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mac_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mac_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {mac_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mac_control_port_translator} {USE_READ} {1};set_instance_parameter_value {mac_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {mac_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mac_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mac_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mac_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mac_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mac_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mac_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mac_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {mac_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mac_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mac_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mac_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mac_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mac_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mac_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mac_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mac_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mac_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mac_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mac_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mac_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mac_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mac_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mac_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mac_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mac_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mac_control_port_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mac_control_port_translator} {SYNC_RESET} {0};add_instance {dma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_csr_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rx_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rx_csr_translator} {SYNC_RESET} {0};add_instance {dma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_tx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_csr_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_tx_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_tx_csr_translator} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_translator} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_translator} {SYNC_RESET} {0};add_instance {dma_rx_response_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_response_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_response_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_rx_response_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_response_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_response_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {dma_rx_response_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_response_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_READ} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_response_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_response_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_response_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_response_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_response_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_response_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_response_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_response_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_rx_response_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_rx_response_translator} {SYNC_RESET} {0};add_instance {mem_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_WUNIQUE} {97};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DOMAIN_H} {96};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DOMAIN_L} {95};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SNOOP_H} {94};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SNOOP_L} {91};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BARRIER_H} {90};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BARRIER_L} {89};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_CACHE_H} {83};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_CACHE_L} {80};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mem_bridge_m0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mem_bridge_m0_agent} {ST_DATA_W} {98};set_instance_parameter_value {mem_bridge_m0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mem_bridge_m0_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {mem_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="5"&#xa;   name="mac_control_port_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000000"&#xa;   end="0x00000000000000400"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="dma_rx_csr_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000460"&#xa;   end="0x00000000000000480"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="3"&#xa;   name="dma_tx_csr_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000440"&#xa;   end="0x00000000000000460"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="1"&#xa;   name="dma_rx_descriptor_slave_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000420"&#xa;   end="0x00000000000000440"&#xa;   responds="0"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="4"&#xa;   name="dma_tx_descriptor_slave_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000400"&#xa;   end="0x00000000000000420"&#xa;   responds="0"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="2"&#xa;   name="dma_rx_response_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000480"&#xa;   end="0x00000000000000488"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;};set_instance_parameter_value {mem_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mem_bridge_m0_agent} {ID} {0};set_instance_parameter_value {mem_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mem_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mem_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {mem_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {mem_bridge_m0_agent} {SYNC_RESET} {0};add_instance {mac_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mac_control_port_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {mac_control_port_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {mac_control_port_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {mac_control_port_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {mac_control_port_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mac_control_port_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {mac_control_port_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mac_control_port_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {mac_control_port_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {mac_control_port_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mac_control_port_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mac_control_port_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {mac_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mac_control_port_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {mac_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mac_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mac_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mac_control_port_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mac_control_port_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mac_control_port_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mac_control_port_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mac_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mac_control_port_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mac_control_port_agent} {ST_DATA_W} {98};set_instance_parameter_value {mac_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mac_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mac_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mac_control_port_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mac_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mac_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mac_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mac_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mac_control_port_agent} {ID} {5};set_instance_parameter_value {mac_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mac_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mac_control_port_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mac_control_port_agent} {SYNC_RESET} {0};add_instance {mac_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mac_control_port_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_csr_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {dma_rx_csr_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_csr_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {dma_rx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {dma_rx_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {dma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_csr_agent} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_rx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rx_csr_agent} {ID} {0};set_instance_parameter_value {dma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rx_csr_agent} {SYNC_RESET} {0};add_instance {dma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_tx_csr_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {dma_tx_csr_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_tx_csr_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {dma_tx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {dma_tx_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {dma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_tx_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_csr_agent} {ST_DATA_W} {98};set_instance_parameter_value {dma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_tx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_tx_csr_agent} {ID} {3};set_instance_parameter_value {dma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_tx_csr_agent} {SYNC_RESET} {0};add_instance {dma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_tx_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_LOCK} {303};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_PROTECTION_H} {331};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_PROTECTION_L} {329};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_POSTED} {300};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_SRC_ID_H} {324};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_SRC_ID_L} {322};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DEST_ID_H} {327};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_DEST_ID_L} {325};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ID} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {351};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_descriptor_slave_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_LOCK} {303};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_PROTECTION_H} {331};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_PROTECTION_L} {329};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_POSTED} {300};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_SRC_ID_H} {324};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_SRC_ID_L} {322};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DEST_ID_H} {327};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_DEST_ID_L} {325};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ID} {4};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {351};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_tx_descriptor_slave_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {dma_rx_response_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_response_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_response_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_response_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_response_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {dma_rx_response_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_response_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {dma_rx_response_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_response_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_response_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_response_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_response_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_response_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_response_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_response_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_response_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {dma_rx_response_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {dma_rx_response_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {dma_rx_response_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {dma_rx_response_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_response_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_response_agent} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_response_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_response_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_response_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_response_agent} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_response_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_response_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_response_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_rx_response_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_rx_response_agent} {ID} {2};set_instance_parameter_value {dma_rx_response_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_response_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_response_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_rx_response_agent} {SYNC_RESET} {0};add_instance {dma_rx_response_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_rx_response_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {5 4 1 3 0 2 };set_instance_parameter_value {router} {CHANNEL_ID} {000001 010000 001000 000100 000010 100000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write write both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400 0x420 0x440 0x460 0x480 };set_instance_parameter_value {router} {END_ADDRESS} {0x400 0x420 0x440 0x460 0x480 0x488 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {46};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router} {PKT_TRANS_READ} {50};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {5};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {46};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {46};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {46};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_003} {ST_DATA_W} {98};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {298};set_instance_parameter_value {router_004} {PKT_ADDR_L} {288};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {331};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {329};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {327};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {325};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {302};set_instance_parameter_value {router_004} {ST_DATA_W} {350};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {298};set_instance_parameter_value {router_005} {PKT_ADDR_L} {288};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {331};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {329};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {327};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {325};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {302};set_instance_parameter_value {router_005} {ST_DATA_W} {350};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {46};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_006} {ST_DATA_W} {98};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {mem_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mem_bridge_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mem_bridge_m0_limiter} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mem_bridge_m0_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {mem_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mem_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {ST_DATA_W} {98};set_instance_parameter_value {mem_bridge_m0_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mem_bridge_m0_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {mem_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mem_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mem_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mem_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_bridge_m0_limiter} {REORDER} {0};add_instance {mac_control_port_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mac_control_port_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {mac_control_port_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {mac_control_port_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {mac_control_port_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mac_control_port_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mac_control_port_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mac_control_port_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {mac_control_port_burst_adapter} {SYNC_RESET} {0};add_instance {dma_rx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_csr_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {dma_rx_csr_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_rx_csr_burst_adapter} {SYNC_RESET} {0};add_instance {dma_tx_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {dma_tx_csr_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {dma_tx_csr_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_tx_csr_burst_adapter} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {310};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_rx_descriptor_slave_burst_adapter} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {320};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {302};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {310};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_tx_descriptor_slave_burst_adapter} {SYNC_RESET} {0};add_instance {dma_rx_response_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_response_burst_adapter} {PKT_TRANS_READ} {50};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {ST_DATA_W} {98};set_instance_parameter_value {dma_rx_response_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {dma_rx_response_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_response_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_response_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_rx_response_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_rx_response_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_rx_response_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_rsp_width_adapter} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {301};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {312};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {312};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_rsp_width_adapter} {SYNC_RESET} {0};add_instance {dma_rx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {298};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {350};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_rx_descriptor_slave_cmd_width_adapter} {SYNC_RESET} {0};add_instance {dma_tx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {298};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {311};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {305};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {299};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {315};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {313};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {337};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {336};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {304};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {317};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {316};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {338};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {340};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {350};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_tx_descriptor_slave_cmd_width_adapter} {SYNC_RESET} {0};add_instance {mem_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mem_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mem_bridge_m0_translator.avalon_universal_master_0} {mem_bridge_m0_agent.av} {avalon};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {interconnectType} {STANDARD};set_connection_parameter_value {mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av} {syncResets} {FALSE};add_connection {mac_control_port_agent.m0} {mac_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {mac_control_port_agent.rf_source} {mac_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {mac_control_port_agent_rsp_fifo.out} {mac_control_port_agent.rf_sink} {avalon_streaming};add_connection {mac_control_port_agent.rdata_fifo_src} {mac_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_csr_agent.m0} {dma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_rx_csr_agent.rf_source} {dma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_csr_agent_rsp_fifo.out} {dma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_csr_agent.rdata_fifo_src} {dma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_tx_csr_agent.m0} {dma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_tx_csr_agent.rf_source} {dma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_tx_csr_agent_rsp_fifo.out} {dma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_tx_csr_agent.rdata_fifo_src} {dma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent.m0} {dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_rx_descriptor_slave_agent.rf_source} {dma_rx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent_rsp_fifo.out} {dma_rx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent.rdata_fifo_src} {dma_rx_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {dma_rx_descriptor_slave_agent_rdata_fifo.out} {dma_rx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent.m0} {dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_tx_descriptor_slave_agent.rf_source} {dma_tx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent_rsp_fifo.out} {dma_tx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent.rdata_fifo_src} {dma_tx_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {dma_tx_descriptor_slave_agent_rdata_fifo.out} {dma_tx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_response_agent.m0} {dma_rx_response_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_rx_response_agent.rf_source} {dma_rx_response_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_response_agent_rsp_fifo.out} {dma_rx_response_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_response_agent.rdata_fifo_src} {dma_rx_response_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mem_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mem_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {mac_control_port_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mac_control_port_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_rx_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_tx_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dma_rx_descriptor_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {dma_tx_descriptor_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {dma_rx_response_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_response_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {mem_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mem_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mem_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mem_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mem_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mem_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mem_bridge_m0_limiter.rsp_src} {mem_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mem_bridge_m0_limiter.rsp_src/mem_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {mac_control_port_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mac_control_port_burst_adapter.sink0} {qsys_mm.command};add_connection {mac_control_port_burst_adapter.source0} {mac_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {mac_control_port_burst_adapter.source0/mac_control_port_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {dma_rx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/dma_rx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_rx_csr_burst_adapter.source0} {dma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_rx_csr_burst_adapter.source0/dma_rx_csr_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {dma_tx_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/dma_tx_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_tx_csr_burst_adapter.source0} {dma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_tx_csr_burst_adapter.source0/dma_tx_csr_agent.cp} {qsys_mm.command};add_connection {dma_rx_descriptor_slave_burst_adapter.source0} {dma_rx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_burst_adapter.source0/dma_rx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_tx_descriptor_slave_burst_adapter.source0} {dma_tx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_burst_adapter.source0/dma_tx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {dma_rx_response_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/dma_rx_response_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_rx_response_burst_adapter.source0} {dma_rx_response_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_rx_response_burst_adapter.source0/dma_rx_response_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {router_004.src} {dma_rx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/dma_rx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_rx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_005.src} {dma_tx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/dma_tx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_tx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {dma_rx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/dma_rx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_rx_descriptor_slave_cmd_width_adapter.src} {dma_rx_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {dma_rx_descriptor_slave_cmd_width_adapter.src/dma_rx_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {dma_tx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/dma_tx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_tx_descriptor_slave_cmd_width_adapter.src} {dma_tx_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {dma_tx_descriptor_slave_cmd_width_adapter.src/dma_tx_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mem_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mem_bridge_m0_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_translator.reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mem_bridge_m0_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_agent.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mem_bridge_m0_limiter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {mac_control_port_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_csr_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_csr_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_response_burst_adapter.cr0_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_rx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mem_bridge_reset_reset_bridge.out_reset} {dma_tx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_m0_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_m0_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_m0_limiter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mac_control_port_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_csr_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_csr_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_response_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {mem_bridge_reset_reset_bridge.clk} {clock};add_interface {mem_bridge_m0} {avalon} {slave};set_interface_property {mem_bridge_m0} {EXPORT_OF} {mem_bridge_m0_translator.avalon_anti_master_0};add_interface {mac_control_port} {avalon} {master};set_interface_property {mac_control_port} {EXPORT_OF} {mac_control_port_translator.avalon_anti_slave_0};add_interface {dma_rx_csr} {avalon} {master};set_interface_property {dma_rx_csr} {EXPORT_OF} {dma_rx_csr_translator.avalon_anti_slave_0};add_interface {dma_tx_csr} {avalon} {master};set_interface_property {dma_tx_csr} {EXPORT_OF} {dma_tx_csr_translator.avalon_anti_slave_0};add_interface {dma_rx_descriptor_slave} {avalon} {master};set_interface_property {dma_rx_descriptor_slave} {EXPORT_OF} {dma_rx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_tx_descriptor_slave} {avalon} {master};set_interface_property {dma_tx_descriptor_slave} {EXPORT_OF} {dma_tx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_rx_response} {avalon} {master};set_interface_property {dma_rx_response} {EXPORT_OF} {dma_rx_response_translator.avalon_anti_slave_0};add_interface {mem_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_bridge_reset_reset_bridge.in_reset};add_interface {clock_out_clk} {clock} {slave};set_interface_property {clock_out_clk} {EXPORT_OF} {clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_rx.csr} {0};set_module_assignment {interconnect_id.dma_rx.descriptor_slave} {1};set_module_assignment {interconnect_id.dma_rx.response} {2};set_module_assignment {interconnect_id.dma_tx.csr} {3};set_module_assignment {interconnect_id.dma_tx.descriptor_slave} {4};set_module_assignment {interconnect_id.mac.control_port} {5};set_module_assignment {interconnect_id.mem_bridge.m0} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>18.1</version>
        <name>mm_interconnect_0</name>
        <uniqueName>ethernet_altera_mm_interconnect_181_cgd6l6i</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mm_interconnect_0/clock_out_clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_0/mem_bridge_m0</end>
            <start>mem_bridge/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_rx/csr</end>
            <start>mm_interconnect_0/dma_rx_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_rx/descriptor_slave</end>
            <start>mm_interconnect_0/dma_rx_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_rx/response</end>
            <start>mm_interconnect_0/dma_rx_response</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_tx/csr</end>
            <start>mm_interconnect_0/dma_tx_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_tx/descriptor_slave</end>
            <start>mm_interconnect_0/dma_tx_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mac/control_port</end>
            <start>mm_interconnect_0/mac_control_port</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_0/mem_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clock_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>clock_out_clk_clock_bridge</name>
            <uniqueName>ethernet_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_agent.clk</name>
                <end>dma_rx_csr_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_agent_rsp_fifo.clk</name>
                <end>dma_rx_csr_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_burst_adapter.cr0</name>
                <end>dma_rx_csr_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_translator.clk</name>
                <end>dma_rx_csr_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_agent.clk</name>
                <end>dma_rx_descriptor_slave_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>dma_rx_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>dma_rx_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_burst_adapter.cr0</name>
                <end>dma_rx_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_cmd_width_adapter.clk</name>
                <end>dma_rx_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_rsp_width_adapter.clk</name>
                <end>dma_rx_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_translator.clk</name>
                <end>dma_rx_descriptor_slave_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_agent.clk</name>
                <end>dma_rx_response_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_agent_rsp_fifo.clk</name>
                <end>dma_rx_response_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_burst_adapter.cr0</name>
                <end>dma_rx_response_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_translator.clk</name>
                <end>dma_rx_response_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_agent.clk</name>
                <end>dma_tx_csr_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_agent_rsp_fifo.clk</name>
                <end>dma_tx_csr_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_burst_adapter.cr0</name>
                <end>dma_tx_csr_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_translator.clk</name>
                <end>dma_tx_csr_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_agent.clk</name>
                <end>dma_tx_descriptor_slave_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>dma_tx_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>dma_tx_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_burst_adapter.cr0</name>
                <end>dma_tx_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_cmd_width_adapter.clk</name>
                <end>dma_tx_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_rsp_width_adapter.clk</name>
                <end>dma_tx_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_translator.clk</name>
                <end>dma_tx_descriptor_slave_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_agent.clk</name>
                <end>mac_control_port_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_agent_rsp_fifo.clk</name>
                <end>mac_control_port_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_burst_adapter.cr0</name>
                <end>mac_control_port_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_translator.clk</name>
                <end>mac_control_port_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_m0_agent.clk</name>
                <end>mem_bridge_m0_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_m0_limiter.clk</name>
                <end>mem_bridge_m0_limiter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_m0_translator.clk</name>
                <end>mem_bridge_m0_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_reset_reset_bridge.clk</name>
                <end>mem_bridge_reset_reset_bridge/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.clock_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>6</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>cmd_demux</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_cidtaty</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src3/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src4/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src5/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>mem_bridge_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>mem_bridge_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_2frp45y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux.src/mac_control_port_burst_adapter.sink0</name>
                <end>mac_control_port_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_2frp45y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_001.src/dma_rx_csr_burst_adapter.sink0</name>
                <end>dma_rx_csr_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_2frp45y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_002.src/dma_tx_csr_burst_adapter.sink0</name>
                <end>dma_tx_csr_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_003</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_2frp45y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src3/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_003.src/dma_rx_descriptor_slave_cmd_width_adapter.sink</name>
                <end>dma_rx_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.cmd_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_004</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_2frp45y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src4/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_004.src/dma_tx_descriptor_slave_cmd_width_adapter.sink</name>
                <end>dma_tx_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.cmd_mux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux_005</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_2frp45y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src5/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_005.src/dma_rx_response_burst_adapter.sink0</name>
                <end>dma_rx_response_burst_adapter/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.cmd_mux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_csr_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>dma_rx_csr_agent</name>
            <uniqueName>ethernet_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_agent.clk</name>
                <end>dma_rx_csr_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0</name>
                <end>dma_rx_csr_translator/avalon_universal_slave_0</end>
                <start>dma_rx_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent.rdata_fifo_src/dma_rx_csr_agent.rdata_fifo_sink</name>
                <end>dma_rx_csr_agent/rdata_fifo_sink</end>
                <start>dma_rx_csr_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent.rf_source/dma_rx_csr_agent_rsp_fifo.in</name>
                <end>dma_rx_csr_agent_rsp_fifo/in</end>
                <start>dma_rx_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_rx_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent_rsp_fifo.out/dma_rx_csr_agent.rf_sink</name>
                <end>dma_rx_csr_agent/rf_sink</end>
                <start>dma_rx_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_burst_adapter.source0/dma_rx_csr_agent.cp</name>
                <end>dma_rx_csr_agent/cp</end>
                <start>dma_rx_csr_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_agent.clk_reset</name>
                <end>dma_rx_csr_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_csr_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_csr_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_rx_csr_agent_rsp_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_agent_rsp_fifo.clk</name>
                <end>dma_rx_csr_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent.rf_source/dma_rx_csr_agent_rsp_fifo.in</name>
                <end>dma_rx_csr_agent_rsp_fifo/in</end>
                <start>dma_rx_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent_rsp_fifo.out/dma_rx_csr_agent.rf_sink</name>
                <end>dma_rx_csr_agent/rf_sink</end>
                <start>dma_rx_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_agent_rsp_fifo.clk_reset</name>
                <end>dma_rx_csr_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_csr_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_csr_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>dma_rx_csr_burst_adapter</name>
            <uniqueName>ethernet_altera_merlin_burst_adapter_181_vqipsrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_burst_adapter.cr0</name>
                <end>dma_rx_csr_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_001.src/dma_rx_csr_burst_adapter.sink0</name>
                <end>dma_rx_csr_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_burst_adapter.source0/dma_rx_csr_agent.cp</name>
                <end>dma_rx_csr_agent/cp</end>
                <start>dma_rx_csr_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_burst_adapter.cr0_reset</name>
                <end>dma_rx_csr_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_csr_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_csr_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>dma_rx_csr_translator</name>
            <uniqueName>ethernet_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_csr_translator.clk</name>
                <end>dma_rx_csr_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent.m0/dma_rx_csr_translator.avalon_universal_slave_0</name>
                <end>dma_rx_csr_translator/avalon_universal_slave_0</end>
                <start>dma_rx_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_translator.reset</name>
                <end>dma_rx_csr_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_csr_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_descriptor_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>331</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>329</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>337</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>336</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>303</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>300</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>302</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>dma_rx_descriptor_slave_agent</name>
            <uniqueName>ethernet_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_agent.clk</name>
                <end>dma_rx_descriptor_slave_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>dma_rx_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>dma_rx_descriptor_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.rdata_fifo_src/dma_rx_descriptor_slave_agent_rdata_fifo.in</name>
                <end>dma_rx_descriptor_slave_agent_rdata_fifo/in</end>
                <start>dma_rx_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.rf_source/dma_rx_descriptor_slave_agent_rsp_fifo.in</name>
                <end>dma_rx_descriptor_slave_agent_rsp_fifo/in</end>
                <start>dma_rx_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>dma_rx_descriptor_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent_rdata_fifo.out/dma_rx_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>dma_rx_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>dma_rx_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent_rsp_fifo.out/dma_rx_descriptor_slave_agent.rf_sink</name>
                <end>dma_rx_descriptor_slave_agent/rf_sink</end>
                <start>dma_rx_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_burst_adapter.source0/dma_rx_descriptor_slave_agent.cp</name>
                <end>dma_rx_descriptor_slave_agent/cp</end>
                <start>dma_rx_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_agent.clk_reset</name>
                <end>dma_rx_descriptor_slave_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_descriptor_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_descriptor_slave_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_rx_descriptor_slave_agent_rdata_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>dma_rx_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.rdata_fifo_src/dma_rx_descriptor_slave_agent_rdata_fifo.in</name>
                <end>dma_rx_descriptor_slave_agent_rdata_fifo/in</end>
                <start>dma_rx_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent_rdata_fifo.out/dma_rx_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>dma_rx_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>dma_rx_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>dma_rx_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_descriptor_slave_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_descriptor_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_rx_descriptor_slave_agent_rsp_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>dma_rx_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.rf_source/dma_rx_descriptor_slave_agent_rsp_fifo.in</name>
                <end>dma_rx_descriptor_slave_agent_rsp_fifo/in</end>
                <start>dma_rx_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent_rsp_fifo.out/dma_rx_descriptor_slave_agent.rf_sink</name>
                <end>dma_rx_descriptor_slave_agent/rf_sink</end>
                <start>dma_rx_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_rx_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_descriptor_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_descriptor_slave_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>310</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>317</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>316</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>302</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>dma_rx_descriptor_slave_burst_adapter</name>
            <uniqueName>ethernet_altera_merlin_burst_adapter_181_6qoyp7y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_burst_adapter.cr0</name>
                <end>dma_rx_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_burst_adapter.source0/dma_rx_descriptor_slave_agent.cp</name>
                <end>dma_rx_descriptor_slave_agent/cp</end>
                <start>dma_rx_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_cmd_width_adapter.src/dma_rx_descriptor_slave_burst_adapter.sink0</name>
                <end>dma_rx_descriptor_slave_burst_adapter/sink0</end>
                <start>dma_rx_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>dma_rx_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_descriptor_slave_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_descriptor_slave_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>317</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>316</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>337</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>336</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>304</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>dma_rx_descriptor_slave_cmd_width_adapter</name>
            <uniqueName>ethernet_altera_merlin_width_adapter_181_hotgygq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_cmd_width_adapter.clk</name>
                <end>dma_rx_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_003.src/dma_rx_descriptor_slave_cmd_width_adapter.sink</name>
                <end>dma_rx_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_cmd_width_adapter.src/dma_rx_descriptor_slave_burst_adapter.sink0</name>
                <end>dma_rx_descriptor_slave_burst_adapter/sink0</end>
                <start>dma_rx_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>dma_rx_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_descriptor_slave_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_descriptor_slave_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>317</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>316</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>337</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>336</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>304</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>dma_rx_descriptor_slave_rsp_width_adapter</name>
            <uniqueName>ethernet_altera_merlin_width_adapter_181_puzc3kq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_rsp_width_adapter.clk</name>
                <end>dma_rx_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>dma_rx_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>dma_rx_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_004.src/dma_rx_descriptor_slave_rsp_width_adapter.sink</name>
                <end>dma_rx_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_descriptor_slave_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_descriptor_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>dma_rx_descriptor_slave_translator</name>
            <uniqueName>ethernet_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_descriptor_slave_translator.clk</name>
                <end>dma_rx_descriptor_slave_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.m0/dma_rx_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>dma_rx_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>dma_rx_descriptor_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_translator.reset</name>
                <end>dma_rx_descriptor_slave_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_descriptor_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_response_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>dma_rx_response_agent</name>
            <uniqueName>ethernet_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_agent.clk</name>
                <end>dma_rx_response_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0</name>
                <end>dma_rx_response_translator/avalon_universal_slave_0</end>
                <start>dma_rx_response_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_agent.rdata_fifo_src/dma_rx_response_agent.rdata_fifo_sink</name>
                <end>dma_rx_response_agent/rdata_fifo_sink</end>
                <start>dma_rx_response_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_agent.rf_source/dma_rx_response_agent_rsp_fifo.in</name>
                <end>dma_rx_response_agent_rsp_fifo/in</end>
                <start>dma_rx_response_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_agent.rp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>dma_rx_response_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_agent_rsp_fifo.out/dma_rx_response_agent.rf_sink</name>
                <end>dma_rx_response_agent/rf_sink</end>
                <start>dma_rx_response_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_burst_adapter.source0/dma_rx_response_agent.cp</name>
                <end>dma_rx_response_agent/cp</end>
                <start>dma_rx_response_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_agent.clk_reset</name>
                <end>dma_rx_response_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_response_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_response_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_rx_response_agent_rsp_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_agent_rsp_fifo.clk</name>
                <end>dma_rx_response_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_agent.rf_source/dma_rx_response_agent_rsp_fifo.in</name>
                <end>dma_rx_response_agent_rsp_fifo/in</end>
                <start>dma_rx_response_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_agent_rsp_fifo.out/dma_rx_response_agent.rf_sink</name>
                <end>dma_rx_response_agent/rf_sink</end>
                <start>dma_rx_response_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_agent_rsp_fifo.clk_reset</name>
                <end>dma_rx_response_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_response_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_response_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>dma_rx_response_burst_adapter</name>
            <uniqueName>ethernet_altera_merlin_burst_adapter_181_vqipsrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_burst_adapter.cr0</name>
                <end>dma_rx_response_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_005.src/dma_rx_response_burst_adapter.sink0</name>
                <end>dma_rx_response_burst_adapter/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_burst_adapter.source0/dma_rx_response_agent.cp</name>
                <end>dma_rx_response_agent/cp</end>
                <start>dma_rx_response_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_burst_adapter.cr0_reset</name>
                <end>dma_rx_response_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_response_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_response_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>dma_rx_response_translator</name>
            <uniqueName>ethernet_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_response_translator.clk</name>
                <end>dma_rx_response_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_response_agent.m0/dma_rx_response_translator.avalon_universal_slave_0</name>
                <end>dma_rx_response_translator/avalon_universal_slave_0</end>
                <start>dma_rx_response_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_translator.reset</name>
                <end>dma_rx_response_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_rx_response_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_csr_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>dma_tx_csr_agent</name>
            <uniqueName>ethernet_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_agent.clk</name>
                <end>dma_tx_csr_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0</name>
                <end>dma_tx_csr_translator/avalon_universal_slave_0</end>
                <start>dma_tx_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent.rdata_fifo_src/dma_tx_csr_agent.rdata_fifo_sink</name>
                <end>dma_tx_csr_agent/rdata_fifo_sink</end>
                <start>dma_tx_csr_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent.rf_source/dma_tx_csr_agent_rsp_fifo.in</name>
                <end>dma_tx_csr_agent_rsp_fifo/in</end>
                <start>dma_tx_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent.rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>dma_tx_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent_rsp_fifo.out/dma_tx_csr_agent.rf_sink</name>
                <end>dma_tx_csr_agent/rf_sink</end>
                <start>dma_tx_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_burst_adapter.source0/dma_tx_csr_agent.cp</name>
                <end>dma_tx_csr_agent/cp</end>
                <start>dma_tx_csr_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_agent.clk_reset</name>
                <end>dma_tx_csr_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_csr_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_csr_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_tx_csr_agent_rsp_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_agent_rsp_fifo.clk</name>
                <end>dma_tx_csr_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent.rf_source/dma_tx_csr_agent_rsp_fifo.in</name>
                <end>dma_tx_csr_agent_rsp_fifo/in</end>
                <start>dma_tx_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent_rsp_fifo.out/dma_tx_csr_agent.rf_sink</name>
                <end>dma_tx_csr_agent/rf_sink</end>
                <start>dma_tx_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_agent_rsp_fifo.clk_reset</name>
                <end>dma_tx_csr_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_csr_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_csr_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>dma_tx_csr_burst_adapter</name>
            <uniqueName>ethernet_altera_merlin_burst_adapter_181_vqipsrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_burst_adapter.cr0</name>
                <end>dma_tx_csr_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_002.src/dma_tx_csr_burst_adapter.sink0</name>
                <end>dma_tx_csr_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_burst_adapter.source0/dma_tx_csr_agent.cp</name>
                <end>dma_tx_csr_agent/cp</end>
                <start>dma_tx_csr_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_burst_adapter.cr0_reset</name>
                <end>dma_tx_csr_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_csr_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_csr_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>dma_tx_csr_translator</name>
            <uniqueName>ethernet_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_csr_translator.clk</name>
                <end>dma_tx_csr_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent.m0/dma_tx_csr_translator.avalon_universal_slave_0</name>
                <end>dma_tx_csr_translator/avalon_universal_slave_0</end>
                <start>dma_tx_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_translator.reset</name>
                <end>dma_tx_csr_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_csr_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_descriptor_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>331</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>329</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>337</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>336</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>303</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>300</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>302</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>dma_tx_descriptor_slave_agent</name>
            <uniqueName>ethernet_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_agent.clk</name>
                <end>dma_tx_descriptor_slave_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>dma_tx_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>dma_tx_descriptor_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.rdata_fifo_src/dma_tx_descriptor_slave_agent_rdata_fifo.in</name>
                <end>dma_tx_descriptor_slave_agent_rdata_fifo/in</end>
                <start>dma_tx_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.rf_source/dma_tx_descriptor_slave_agent_rsp_fifo.in</name>
                <end>dma_tx_descriptor_slave_agent_rsp_fifo/in</end>
                <start>dma_tx_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.rp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>dma_tx_descriptor_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent_rdata_fifo.out/dma_tx_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>dma_tx_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>dma_tx_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent_rsp_fifo.out/dma_tx_descriptor_slave_agent.rf_sink</name>
                <end>dma_tx_descriptor_slave_agent/rf_sink</end>
                <start>dma_tx_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_burst_adapter.source0/dma_tx_descriptor_slave_agent.cp</name>
                <end>dma_tx_descriptor_slave_agent/cp</end>
                <start>dma_tx_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_agent.clk_reset</name>
                <end>dma_tx_descriptor_slave_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_descriptor_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_descriptor_slave_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_tx_descriptor_slave_agent_rdata_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>dma_tx_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.rdata_fifo_src/dma_tx_descriptor_slave_agent_rdata_fifo.in</name>
                <end>dma_tx_descriptor_slave_agent_rdata_fifo/in</end>
                <start>dma_tx_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent_rdata_fifo.out/dma_tx_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>dma_tx_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>dma_tx_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>dma_tx_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_descriptor_slave_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_descriptor_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_tx_descriptor_slave_agent_rsp_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>dma_tx_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.rf_source/dma_tx_descriptor_slave_agent_rsp_fifo.in</name>
                <end>dma_tx_descriptor_slave_agent_rsp_fifo/in</end>
                <start>dma_tx_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent_rsp_fifo.out/dma_tx_descriptor_slave_agent.rf_sink</name>
                <end>dma_tx_descriptor_slave_agent/rf_sink</end>
                <start>dma_tx_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_tx_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_descriptor_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_descriptor_slave_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>310</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>317</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>316</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>302</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>dma_tx_descriptor_slave_burst_adapter</name>
            <uniqueName>ethernet_altera_merlin_burst_adapter_181_6qoyp7y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_burst_adapter.cr0</name>
                <end>dma_tx_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_burst_adapter.source0/dma_tx_descriptor_slave_agent.cp</name>
                <end>dma_tx_descriptor_slave_agent/cp</end>
                <start>dma_tx_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_cmd_width_adapter.src/dma_tx_descriptor_slave_burst_adapter.sink0</name>
                <end>dma_tx_descriptor_slave_burst_adapter/sink0</end>
                <start>dma_tx_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>dma_tx_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_descriptor_slave_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_descriptor_slave_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>317</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>316</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>337</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>336</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>304</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>dma_tx_descriptor_slave_cmd_width_adapter</name>
            <uniqueName>ethernet_altera_merlin_width_adapter_181_hotgygq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_cmd_width_adapter.clk</name>
                <end>dma_tx_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux_004.src/dma_tx_descriptor_slave_cmd_width_adapter.sink</name>
                <end>dma_tx_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_cmd_width_adapter.src/dma_tx_descriptor_slave_burst_adapter.sink0</name>
                <end>dma_tx_descriptor_slave_burst_adapter/sink0</end>
                <start>dma_tx_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>dma_tx_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_descriptor_slave_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_descriptor_slave_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>312</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>315</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>313</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>317</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>316</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>311</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>305</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>337</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>336</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>299</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>304</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>18.1</version>
            <name>dma_tx_descriptor_slave_rsp_width_adapter</name>
            <uniqueName>ethernet_altera_merlin_width_adapter_181_puzc3kq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_rsp_width_adapter.clk</name>
                <end>dma_tx_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_rsp_width_adapter.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>dma_tx_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>dma_tx_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_005.src/dma_tx_descriptor_slave_rsp_width_adapter.sink</name>
                <end>dma_tx_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_descriptor_slave_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_descriptor_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>dma_tx_descriptor_slave_translator</name>
            <uniqueName>ethernet_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_descriptor_slave_translator.clk</name>
                <end>dma_tx_descriptor_slave_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.m0/dma_tx_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>dma_tx_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>dma_tx_descriptor_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_translator.reset</name>
                <end>dma_tx_descriptor_slave_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.dma_tx_descriptor_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mac_control_port_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>mac_control_port_agent</name>
            <uniqueName>ethernet_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_agent.clk</name>
                <end>mac_control_port_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0</name>
                <end>mac_control_port_translator/avalon_universal_slave_0</end>
                <start>mac_control_port_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_agent.rdata_fifo_src/mac_control_port_agent.rdata_fifo_sink</name>
                <end>mac_control_port_agent/rdata_fifo_sink</end>
                <start>mac_control_port_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_agent.rf_source/mac_control_port_agent_rsp_fifo.in</name>
                <end>mac_control_port_agent_rsp_fifo/in</end>
                <start>mac_control_port_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>mac_control_port_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_agent_rsp_fifo.out/mac_control_port_agent.rf_sink</name>
                <end>mac_control_port_agent/rf_sink</end>
                <start>mac_control_port_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_burst_adapter.source0/mac_control_port_agent.cp</name>
                <end>mac_control_port_agent/cp</end>
                <start>mac_control_port_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_agent.clk_reset</name>
                <end>mac_control_port_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mac_control_port_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mac_control_port_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>mac_control_port_agent_rsp_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_agent_rsp_fifo.clk</name>
                <end>mac_control_port_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_agent.rf_source/mac_control_port_agent_rsp_fifo.in</name>
                <end>mac_control_port_agent_rsp_fifo/in</end>
                <start>mac_control_port_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_agent_rsp_fifo.out/mac_control_port_agent.rf_sink</name>
                <end>mac_control_port_agent/rf_sink</end>
                <start>mac_control_port_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_agent_rsp_fifo.clk_reset</name>
                <end>mac_control_port_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mac_control_port_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mac_control_port_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>mac_control_port_burst_adapter</name>
            <uniqueName>ethernet_altera_merlin_burst_adapter_181_vqipsrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_burst_adapter.cr0</name>
                <end>mac_control_port_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux.src/mac_control_port_burst_adapter.sink0</name>
                <end>mac_control_port_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_burst_adapter.source0/mac_control_port_agent.cp</name>
                <end>mac_control_port_agent/cp</end>
                <start>mac_control_port_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_burst_adapter.cr0_reset</name>
                <end>mac_control_port_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mac_control_port_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mac_control_port_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>mac_control_port_translator</name>
            <uniqueName>ethernet_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mac_control_port_translator.clk</name>
                <end>mac_control_port_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>mac_control_port_agent.m0/mac_control_port_translator.avalon_universal_slave_0</name>
                <end>mac_control_port_translator/avalon_universal_slave_0</end>
                <start>mac_control_port_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_translator.reset</name>
                <end>mac_control_port_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mac_control_port_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mem_bridge_m0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="5"&#xa;   name="mac_control_port_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000000"&#xa;   end="0x00000000000000400"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="dma_rx_csr_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000460"&#xa;   end="0x00000000000000480"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="3"&#xa;   name="dma_tx_csr_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000440"&#xa;   end="0x00000000000000460"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="1"&#xa;   name="dma_rx_descriptor_slave_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000420"&#xa;   end="0x00000000000000440"&#xa;   responds="0"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="4"&#xa;   name="dma_tx_descriptor_slave_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000400"&#xa;   end="0x00000000000000420"&#xa;   responds="0"&#xa;   user_default="0" /&gt;&#xa; &lt;slave&#xa;   id="2"&#xa;   name="dma_rx_response_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000480"&#xa;   end="0x00000000000000488"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>61</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>47</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>52</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>18.1</version>
            <name>mem_bridge_m0_agent</name>
            <uniqueName>ethernet_altera_merlin_master_agent_181_t5eyqrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_m0_agent.clk</name>
                <end>mem_bridge_m0_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>mem_bridge_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_limiter.rsp_src/mem_bridge_m0_agent.rp</name>
                <end>mem_bridge_m0_agent/rp</end>
                <start>mem_bridge_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av</name>
                <end>mem_bridge_m0_agent/av</end>
                <start>mem_bridge_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mem_bridge_m0_agent.clk_reset</name>
                <end>mem_bridge_m0_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mem_bridge_m0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mem_bridge_m0_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>6</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>18.1</version>
            <name>mem_bridge_m0_limiter</name>
            <uniqueName>ethernet_altera_merlin_traffic_limiter_181_reppfiq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_m0_limiter.clk</name>
                <end>mem_bridge_m0_limiter/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>mem_bridge_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>mem_bridge_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_limiter.rsp_src/mem_bridge_m0_agent.rp</name>
                <end>mem_bridge_m0_agent/rp</end>
                <start>mem_bridge_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mem_bridge_m0_limiter.clk_reset</name>
                <end>mem_bridge_m0_limiter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router.src/mem_bridge_m0_limiter.cmd_sink</name>
                <end>mem_bridge_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux.src/mem_bridge_m0_limiter.rsp_sink</name>
                <end>mem_bridge_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mem_bridge_m0_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ALMOST_FULL_THRESHOLD</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_POP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_STOP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>IMPL</name>
                    <value>reg</value>
                  </parameter>
                  <parameter>
                    <name>SHOWAHEAD</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>18.1</version>
                <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                <uniqueName>ethernet_altera_merlin_traffic_limiter_181_qwneafy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ethernet.mm_interconnect_0.mem_bridge_m0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ALMOST_FULL_THRESHOLD</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_POP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_STOP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>IMPL</name>
                        <value>reg</value>
                      </parameter>
                      <parameter>
                        <name>SHOWAHEAD</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>alt_hiconnect_sc_fifo</className>
                    <version>18.1</version>
                    <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                    <uniqueName>ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ethernet.mm_interconnect_0.mem_bridge_m0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>18.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>ethernet_altera_merlin_traffic_limiter_181_3yc6smq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ethernet.mm_interconnect_0.mem_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>18.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ethernet.mm_interconnect_0.mem_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mem_bridge_m0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>18.1</version>
            <name>mem_bridge_m0_translator</name>
            <uniqueName>ethernet_altera_merlin_master_translator_181_mhudjri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_m0_translator.clk</name>
                <end>mem_bridge_m0_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>mem_bridge_m0_translator.avalon_universal_master_0/mem_bridge_m0_agent.av</name>
                <end>mem_bridge_m0_agent/av</end>
                <start>mem_bridge_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mem_bridge_m0_translator.reset</name>
                <end>mem_bridge_m0_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mem_bridge_m0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mem_bridge_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>mem_bridge_reset_reset_bridge</name>
            <uniqueName>ethernet_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/mem_bridge_reset_reset_bridge.clk</name>
                <end>mem_bridge_reset_reset_bridge/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_agent.clk_reset</name>
                <end>dma_rx_csr_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_agent_rsp_fifo.clk_reset</name>
                <end>dma_rx_csr_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_burst_adapter.cr0_reset</name>
                <end>dma_rx_csr_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_csr_translator.reset</name>
                <end>dma_rx_csr_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_agent.clk_reset</name>
                <end>dma_rx_descriptor_slave_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>dma_rx_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_rx_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>dma_rx_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>dma_rx_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>dma_rx_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_descriptor_slave_translator.reset</name>
                <end>dma_rx_descriptor_slave_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_agent.clk_reset</name>
                <end>dma_rx_response_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_agent_rsp_fifo.clk_reset</name>
                <end>dma_rx_response_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_burst_adapter.cr0_reset</name>
                <end>dma_rx_response_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_rx_response_translator.reset</name>
                <end>dma_rx_response_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_agent.clk_reset</name>
                <end>dma_tx_csr_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_agent_rsp_fifo.clk_reset</name>
                <end>dma_tx_csr_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_burst_adapter.cr0_reset</name>
                <end>dma_tx_csr_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_csr_translator.reset</name>
                <end>dma_tx_csr_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_agent.clk_reset</name>
                <end>dma_tx_descriptor_slave_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>dma_tx_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_tx_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>dma_tx_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>dma_tx_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>dma_tx_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/dma_tx_descriptor_slave_translator.reset</name>
                <end>dma_tx_descriptor_slave_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_agent.clk_reset</name>
                <end>mac_control_port_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_agent_rsp_fifo.clk_reset</name>
                <end>mac_control_port_agent_rsp_fifo/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_burst_adapter.cr0_reset</name>
                <end>mac_control_port_burst_adapter/cr0_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mac_control_port_translator.reset</name>
                <end>mac_control_port_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mem_bridge_m0_agent.clk_reset</name>
                <end>mem_bridge_m0_agent/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mem_bridge_m0_limiter.clk_reset</name>
                <end>mem_bridge_m0_limiter/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/mem_bridge_m0_translator.reset</name>
                <end>mem_bridge_m0_translator/reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.mem_bridge_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>000001,010000,001000,000100,000010,100000</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>5,4,1,3,0,2</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x400,0x420,0x440,0x460,0x480,0x488</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>5:000001:0x0:0x400:both:1:0:0:1,4:010000:0x400:0x420:write:1:0:0:1,1:001000:0x420:0x440:write:1:0:0:1,3:000100:0x440:0x460:both:1:0:0:1,0:000010:0x460:0x480:both:1:0:0:1,2:100000:0x480:0x488:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x400,0x420,0x440,0x460,0x480</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,write,write,both,both,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router</name>
            <uniqueName>ethernet_altera_merlin_router_181_sfibayi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mem_bridge_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>mem_bridge_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router.src/mem_bridge_m0_limiter.cmd_sink</name>
                <end>mem_bridge_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_001</name>
            <uniqueName>ethernet_altera_merlin_router_181_p4nyq3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>mac_control_port_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>mac_control_port_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_002</name>
            <uniqueName>ethernet_altera_merlin_router_181_p4nyq3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_csr_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_rx_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_002.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_003</name>
            <uniqueName>ethernet_altera_merlin_router_181_p4nyq3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_csr_agent.rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>dma_tx_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_003.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>331</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>329</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>302</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_004</name>
            <uniqueName>ethernet_altera_merlin_router_181_4dkolai</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>dma_rx_descriptor_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_004.src/dma_rx_descriptor_slave_rsp_width_adapter.sink</name>
                <end>dma_rx_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(349) domain(348:347) snoop(346:343) barrier(342:341) ori_burst_size(340:338) response_status(337:336) cache(335:332) protection(331:329) thread_id(328) dest_id(327:325) src_id(324:322) qos(321) begin_burst(320) data_sideband(319) addr_sideband(318) burst_type(317:316) burst_size(315:313) burstwrap(312) byte_cnt(311:305) trans_exclusive(304) trans_lock(303) trans_read(302) trans_write(301) trans_posted(300) trans_compressed_read(299) addr(298:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>298</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>327</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>331</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>329</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>302</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>301</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_005</name>
            <uniqueName>ethernet_altera_merlin_router_181_4dkolai</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_agent.rp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>dma_tx_descriptor_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_005.src/dma_tx_descriptor_slave_rsp_width_adapter.sink</name>
                <end>dma_tx_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>46</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>75</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_006</name>
            <uniqueName>ethernet_altera_merlin_router_181_p4nyq3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_response_agent.rp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>dma_rx_response_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_006.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.router_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_v27smiy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_v27smiy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_002.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_v27smiy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_003.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_003</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_v27smiy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>dma_rx_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_003.src0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.rsp_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_004</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_v27smiy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_descriptor_slave_rsp_width_adapter.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>dma_tx_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_004.src0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.rsp_demux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux_005</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_v27smiy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_006.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_005.src0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.rsp_demux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(97) domain(96:95) snoop(94:91) barrier(90:89) ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>51</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>rsp_mux</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_4vfw7ri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>mem_bridge_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>mem_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_003.src0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_004.src0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux_005.src0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux.src/mem_bridge_m0_limiter.rsp_sink</name>
                <end>mem_bridge_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {dma_tx_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {SYNC_RESET} {0};set_instance_parameter_value {dma_tx_mm_read_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {dma_rx_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {SYNC_RESET} {0};set_instance_parameter_value {dma_rx_mm_write_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {dma_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {dma_bridge_s0_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {dma_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_bridge_s0_translator} {SYNC_RESET} {0};add_instance {dma_tx_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_WUNIQUE} {375};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DOMAIN_H} {374};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DOMAIN_L} {373};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SNOOP_H} {372};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SNOOP_L} {369};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BARRIER_H} {368};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BARRIER_L} {367};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {366};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {364};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_H} {363};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_L} {362};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_QOS_H} {351};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_QOS_L} {351};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_H} {349};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_L} {349};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {348};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {348};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_TYPE_H} {347};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_TYPE_L} {346};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_CACHE_H} {361};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_CACHE_L} {358};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_THREAD_ID_H} {354};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_THREAD_ID_L} {354};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_PROTECTION_H} {357};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_PROTECTION_L} {355};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SRC_ID_H} {352};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_SRC_ID_L} {352};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DEST_ID_H} {353};set_instance_parameter_value {dma_tx_mm_read_agent} {PKT_DEST_ID_L} {353};set_instance_parameter_value {dma_tx_mm_read_agent} {ST_DATA_W} {376};set_instance_parameter_value {dma_tx_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_tx_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_tx_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_tx_mm_read_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="dma_bridge_s0_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000000"&#xa;   end="0x00000000080000000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;};set_instance_parameter_value {dma_tx_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {ID} {1};set_instance_parameter_value {dma_tx_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_tx_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_tx_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_tx_mm_read_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_tx_mm_read_agent} {SYNC_RESET} {0};add_instance {dma_rx_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_WUNIQUE} {375};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DOMAIN_H} {374};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DOMAIN_L} {373};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SNOOP_H} {372};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SNOOP_L} {369};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BARRIER_H} {368};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BARRIER_L} {367};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {366};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {364};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_H} {363};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_L} {362};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_QOS_H} {351};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_QOS_L} {351};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_H} {349};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_L} {349};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {348};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {348};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_TYPE_H} {347};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_TYPE_L} {346};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_CACHE_H} {361};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_CACHE_L} {358};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_THREAD_ID_H} {354};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_THREAD_ID_L} {354};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_PROTECTION_H} {357};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_PROTECTION_L} {355};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SRC_ID_H} {352};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_SRC_ID_L} {352};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DEST_ID_H} {353};set_instance_parameter_value {dma_rx_mm_write_agent} {PKT_DEST_ID_L} {353};set_instance_parameter_value {dma_rx_mm_write_agent} {ST_DATA_W} {376};set_instance_parameter_value {dma_rx_mm_write_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_rx_mm_write_agent} {AV_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_rx_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_rx_mm_write_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="dma_bridge_s0_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000000"&#xa;   end="0x00000000080000000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;};set_instance_parameter_value {dma_rx_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {ID} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_rx_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_rx_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_rx_mm_write_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_rx_mm_write_agent} {SYNC_RESET} {0};add_instance {dma_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {366};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {364};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {363};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {362};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_PROTECTION_H} {357};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_PROTECTION_L} {355};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_SRC_ID_H} {352};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_SRC_ID_L} {352};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DEST_ID_H} {353};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_DEST_ID_L} {353};set_instance_parameter_value {dma_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_bridge_s0_agent} {ST_DATA_W} {376};set_instance_parameter_value {dma_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_bridge_s0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {dma_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_bridge_s0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {dma_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_bridge_s0_agent} {ID} {0};set_instance_parameter_value {dma_bridge_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_bridge_s0_agent} {SYNC_RESET} {0};add_instance {dma_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {319};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {357};set_instance_parameter_value {router} {PKT_PROTECTION_L} {355};set_instance_parameter_value {router} {PKT_DEST_ID_H} {353};set_instance_parameter_value {router} {PKT_DEST_ID_L} {353};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router} {PKT_TRANS_READ} {323};set_instance_parameter_value {router} {ST_DATA_W} {376};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {319};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {357};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {355};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {353};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {353};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_001} {ST_DATA_W} {376};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {319};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {357};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {355};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {353};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {353};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_002} {ST_DATA_W} {376};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {dma_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {350};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {345};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {343};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {347};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {346};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {ST_DATA_W} {376};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {338};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {342};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {dma_bridge_s0_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {376};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {376};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {376};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {376};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {376};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {376};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {dma_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_tx_mm_read_translator.avalon_universal_master_0} {dma_tx_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {domainAlias} {};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {interconnectType} {STANDARD};set_connection_parameter_value {dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av} {syncResets} {FALSE};add_connection {rsp_mux.src} {dma_tx_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_tx_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_rx_mm_write_translator.avalon_universal_master_0} {dma_rx_mm_write_agent.av} {avalon};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {domainAlias} {};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {interconnectType} {STANDARD};set_connection_parameter_value {dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av} {syncResets} {FALSE};add_connection {rsp_mux_001.src} {dma_rx_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_rx_mm_write_agent.rp} {qsys_mm.response};add_connection {dma_bridge_s0_agent.m0} {dma_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {dma_bridge_s0_agent.rf_source} {dma_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_bridge_s0_agent_rsp_fifo.out} {dma_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {dma_bridge_s0_agent.rdata_fifo_src} {dma_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_tx_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_rx_mm_write_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_mm_write_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {dma_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {dma_bridge_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/dma_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_bridge_s0_burst_adapter.source0} {dma_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_bridge_s0_burst_adapter.source0/dma_bridge_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_tx_mm_read_translator.reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_rx_mm_write_translator.reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_translator.reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_tx_mm_read_agent.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_rx_mm_write_agent.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_agent.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {dma_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_bridge_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_mm_read_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_mm_write_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_translator.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_tx_mm_read_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_rx_mm_write_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_agent.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_s0_burst_adapter.cr0} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_out_clk_clock_bridge.out_clk} {dma_bridge_reset_reset_bridge.clk} {clock};add_interface {dma_tx_mm_read} {avalon} {slave};set_interface_property {dma_tx_mm_read} {EXPORT_OF} {dma_tx_mm_read_translator.avalon_anti_master_0};add_interface {dma_rx_mm_write} {avalon} {slave};set_interface_property {dma_rx_mm_write} {EXPORT_OF} {dma_rx_mm_write_translator.avalon_anti_master_0};add_interface {dma_bridge_s0} {avalon} {master};set_interface_property {dma_bridge_s0} {EXPORT_OF} {dma_bridge_s0_translator.avalon_anti_slave_0};add_interface {dma_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_bridge_reset_reset_bridge.in_reset};add_interface {clock_out_clk} {clock} {slave};set_interface_property {clock_out_clk} {EXPORT_OF} {clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_bridge.s0} {0};set_module_assignment {interconnect_id.dma_rx.mm_write} {0};set_module_assignment {interconnect_id.dma_tx.mm_read} {1};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>18.1</version>
        <name>mm_interconnect_1</name>
        <uniqueName>ethernet_altera_mm_interconnect_181_n7fyt6a</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>mm_interconnect_1/clock_out_clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_1/dma_rx_mm_write</end>
            <start>dma_rx/mm_write</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>mm_interconnect_1/dma_tx_mm_read</end>
            <start>dma_tx/mm_read</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>18.1</version>
            <end>dma_bridge/s0</end>
            <start>mm_interconnect_1/dma_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_1/dma_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.mm_interconnect_1</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clock_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>clock_out_clk_clock_bridge</name>
            <uniqueName>ethernet_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_reset_reset_bridge.clk</name>
                <end>dma_bridge_reset_reset_bridge/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_agent.clk</name>
                <end>dma_bridge_s0_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_agent_rsp_fifo.clk</name>
                <end>dma_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_burst_adapter.cr0</name>
                <end>dma_bridge_s0_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_translator.clk</name>
                <end>dma_bridge_s0_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_mm_write_agent.clk</name>
                <end>dma_rx_mm_write_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_mm_write_translator.clk</name>
                <end>dma_rx_mm_write_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_mm_read_agent.clk</name>
                <end>dma_tx_mm_read_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_mm_read_translator.clk</name>
                <end>dma_tx_mm_read_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.clock_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>cmd_demux</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_rjblapi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_rjblapi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>cmd_mux</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_lsgunpy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux.src/dma_bridge_s0_burst_adapter.sink0</name>
                <end>dma_bridge_s0_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_bridge_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>dma_bridge_reset_reset_bridge</name>
            <uniqueName>ethernet_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_reset_reset_bridge.clk</name>
                <end>dma_bridge_reset_reset_bridge/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_agent.clk_reset</name>
                <end>dma_bridge_s0_agent/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>dma_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_burst_adapter.cr0_reset</name>
                <end>dma_bridge_s0_burst_adapter/cr0_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_translator.reset</name>
                <end>dma_bridge_s0_translator/reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_rx_mm_write_agent.clk_reset</name>
                <end>dma_rx_mm_write_agent/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_rx_mm_write_translator.reset</name>
                <end>dma_rx_mm_write_translator/reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_tx_mm_read_agent.clk_reset</name>
                <end>dma_tx_mm_read_agent/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_tx_mm_read_translator.reset</name>
                <end>dma_tx_mm_read_translator/reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_bridge_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_bridge_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4096</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>345</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>343</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>341</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>366</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>364</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>362</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>18.1</version>
            <name>dma_bridge_s0_agent</name>
            <uniqueName>ethernet_altera_merlin_slave_agent_181_a7g37xa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_agent.clk</name>
                <end>dma_bridge_s0_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_agent.clk_reset</name>
                <end>dma_bridge_s0_agent/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>dma_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>dma_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent.rdata_fifo_src/dma_bridge_s0_agent.rdata_fifo_sink</name>
                <end>dma_bridge_s0_agent/rdata_fifo_sink</end>
                <start>dma_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent.rf_source/dma_bridge_s0_agent_rsp_fifo.in</name>
                <end>dma_bridge_s0_agent_rsp_fifo/in</end>
                <start>dma_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent_rsp_fifo.out/dma_bridge_s0_agent.rf_sink</name>
                <end>dma_bridge_s0_agent/rf_sink</end>
                <start>dma_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_burst_adapter.source0/dma_bridge_s0_agent.cp</name>
                <end>dma_bridge_s0_agent/cp</end>
                <start>dma_bridge_s0_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_bridge_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_bridge_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>18.1</version>
            <name>dma_bridge_s0_agent_rsp_fifo</name>
            <uniqueName>ethernet_altera_avalon_sc_fifo_181_oywqgnq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_agent_rsp_fifo.clk</name>
                <end>dma_bridge_s0_agent_rsp_fifo/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>dma_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent.rf_source/dma_bridge_s0_agent_rsp_fifo.in</name>
                <end>dma_bridge_s0_agent_rsp_fifo/in</end>
                <start>dma_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent_rsp_fifo.out/dma_bridge_s0_agent.rf_sink</name>
                <end>dma_bridge_s0_agent/rf_sink</end>
                <start>dma_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_bridge_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_bridge_s0_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>345</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>343</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>347</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>346</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>341</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>18.1</version>
            <name>dma_bridge_s0_burst_adapter</name>
            <uniqueName>ethernet_altera_merlin_burst_adapter_181_wo6j46a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_burst_adapter.cr0</name>
                <end>dma_bridge_s0_burst_adapter/cr0</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>cmd_mux.src/dma_bridge_s0_burst_adapter.sink0</name>
                <end>dma_bridge_s0_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_burst_adapter.cr0_reset</name>
                <end>dma_bridge_s0_burst_adapter/cr0_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_burst_adapter.source0/dma_bridge_s0_agent.cp</name>
                <end>dma_bridge_s0_agent/cp</end>
                <start>dma_bridge_s0_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_bridge_s0_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_bridge_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>18.1</version>
            <name>dma_bridge_s0_translator</name>
            <uniqueName>ethernet_altera_merlin_slave_translator_181_5aswt6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_bridge_s0_translator.clk</name>
                <end>dma_bridge_s0_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_bridge_s0_translator.reset</name>
                <end>dma_bridge_s0_translator/reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent.m0/dma_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>dma_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>dma_bridge_s0_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_bridge_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_mm_write_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="dma_bridge_s0_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000000"&#xa;   end="0x00000000080000000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>348</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>348</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>345</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>343</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>347</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>346</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>341</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>361</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>366</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>364</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>362</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>18.1</version>
            <name>dma_rx_mm_write_agent</name>
            <uniqueName>ethernet_altera_merlin_master_agent_181_t5eyqrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_mm_write_agent.clk</name>
                <end>dma_rx_mm_write_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_rx_mm_write_agent.clk_reset</name>
                <end>dma_rx_mm_write_agent/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_mm_write_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_rx_mm_write_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av</name>
                <end>dma_rx_mm_write_agent/av</end>
                <start>dma_rx_mm_write_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux_001.src/dma_rx_mm_write_agent.rp</name>
                <end>dma_rx_mm_write_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_rx_mm_write_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_rx_mm_write_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>18.1</version>
            <name>dma_rx_mm_write_translator</name>
            <uniqueName>ethernet_altera_merlin_master_translator_181_mhudjri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_rx_mm_write_translator.clk</name>
                <end>dma_rx_mm_write_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_rx_mm_write_translator.reset</name>
                <end>dma_rx_mm_write_translator/reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_rx_mm_write_translator.avalon_universal_master_0/dma_rx_mm_write_agent.av</name>
                <end>dma_rx_mm_write_agent/av</end>
                <start>dma_rx_mm_write_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_rx_mm_write_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_mm_read_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;&#xa;&lt;address_map&gt;&#xa; &lt;slave&#xa;   id="0"&#xa;   name="dma_bridge_s0_translator.avalon_universal_slave_0"&#xa;   start="0x0000000000000000"&#xa;   end="0x00000000080000000"&#xa;   responds="1"&#xa;   user_default="0" /&gt;&#xa;&lt;/address_map&gt;&#xa;</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>348</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>348</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>342</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>345</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>343</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>347</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>346</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>341</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>361</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>366</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>364</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>362</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>18.1</version>
            <name>dma_tx_mm_read_agent</name>
            <uniqueName>ethernet_altera_merlin_master_agent_181_t5eyqrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_mm_read_agent.clk</name>
                <end>dma_tx_mm_read_agent/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_tx_mm_read_agent.clk_reset</name>
                <end>dma_tx_mm_read_agent/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_mm_read_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>dma_tx_mm_read_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av</name>
                <end>dma_tx_mm_read_agent/av</end>
                <start>dma_tx_mm_read_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux.src/dma_tx_mm_read_agent.rp</name>
                <end>dma_tx_mm_read_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_tx_mm_read_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_tx_mm_read_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>18.1</version>
            <name>dma_tx_mm_read_translator</name>
            <uniqueName>ethernet_altera_merlin_master_translator_181_mhudjri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/dma_tx_mm_read_translator.clk</name>
                <end>dma_tx_mm_read_translator/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/dma_tx_mm_read_translator.reset</name>
                <end>dma_tx_mm_read_translator/reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>18.1</version>
                <name>dma_tx_mm_read_translator.avalon_universal_master_0/dma_tx_mm_read_agent.av</name>
                <end>dma_tx_mm_read_agent/av</end>
                <start>dma_tx_mm_read_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.dma_tx_mm_read_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x80000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x80000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router</name>
            <uniqueName>ethernet_altera_merlin_router_181_tiz4wla</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_tx_mm_read_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>dma_tx_mm_read_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x80000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x80000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_001</name>
            <uniqueName>ethernet_altera_merlin_router_181_tiz4wla</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_rx_mm_write_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_rx_mm_write_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read,write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>18.1</version>
            <name>router_002</name>
            <uniqueName>ethernet_altera_merlin_router_181_lxq7bcy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>dma_bridge_s0_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>18.1</version>
            <name>rsp_demux</name>
            <uniqueName>ethernet_altera_merlin_demultiplexer_181_2vo2s3a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>rsp_mux</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_uwbxjty</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux.src/dma_tx_mm_read_agent.rp</name>
                <end>dma_tx_mm_read_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(375) domain(374:373) snoop(372:369) barrier(368:367) ori_burst_size(366:364) response_status(363:362) cache(361:358) protection(357:355) thread_id(354) dest_id(353) src_id(352) qos(351) begin_burst(350) data_sideband(349) addr_sideband(348) burst_type(347:346) burst_size(345:343) burstwrap(342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>18.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>ethernet_altera_merlin_multiplexer_181_uwbxjty</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>clock_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clock_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>dma_bridge_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>dma_bridge_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>18.1</version>
                <name>rsp_mux_001.src/dma_rx_mm_write_agent.rp</name>
                <end>dma_rx_mm_write_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ethernet.mm_interconnect_1.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;&#xa;    &lt;boundary&gt;&#xa;        &lt;interfaces&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;in_reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;false&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;in_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Input&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;NONE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;            &lt;interface&gt;&#xa;                &lt;name&gt;out_reset&lt;/name&gt;&#xa;                &lt;type&gt;reset&lt;/type&gt;&#xa;                &lt;isStart&gt;true&lt;/isStart&gt;&#xa;                &lt;ports&gt;&#xa;                    &lt;port&gt;&#xa;                        &lt;name&gt;out_reset_n&lt;/name&gt;&#xa;                        &lt;role&gt;reset_n&lt;/role&gt;&#xa;                        &lt;direction&gt;Output&lt;/direction&gt;&#xa;                        &lt;width&gt;1&lt;/width&gt;&#xa;                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;&#xa;                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;&#xa;                    &lt;/port&gt;&#xa;                &lt;/ports&gt;&#xa;                &lt;assignments&gt;&#xa;                    &lt;assignmentValueMap/&gt;&#xa;                &lt;/assignments&gt;&#xa;                &lt;parameters&gt;&#xa;                    &lt;parameterValueMap&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedClock&lt;/key&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedDirectReset&lt;/key&gt;&#xa;                            &lt;value&gt;in_reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;associatedResetSinks&lt;/key&gt;&#xa;                            &lt;value&gt;in_reset&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                        &lt;entry&gt;&#xa;                            &lt;key&gt;synchronousEdges&lt;/key&gt;&#xa;                            &lt;value&gt;NONE&lt;/value&gt;&#xa;                        &lt;/entry&gt;&#xa;                    &lt;/parameterValueMap&gt;&#xa;                &lt;/parameters&gt;&#xa;            &lt;/interface&gt;&#xa;        &lt;/interfaces&gt;&#xa;    &lt;/boundary&gt;&#xa;    &lt;originalModuleInfo&gt;&#xa;        &lt;className&gt;altera_reset_bridge&lt;/className&gt;&#xa;        &lt;version&gt;18.1&lt;/version&gt;&#xa;        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;&#xa;    &lt;/originalModuleInfo&gt;&#xa;    &lt;systemInfoParameterDescriptors&gt;&#xa;        &lt;descriptors&gt;&#xa;            &lt;descriptor&gt;&#xa;                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;&#xa;                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;&#xa;                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;&#xa;                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;&#xa;                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;&#xa;            &lt;/descriptor&gt;&#xa;        &lt;/descriptors&gt;&#xa;    &lt;/systemInfoParameterDescriptors&gt;&#xa;    &lt;systemInfos&gt;&#xa;        &lt;connPtSystemInfos/&gt;&#xa;    &lt;/systemInfos&gt;&#xa;&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;&#xa;    &lt;hdlLibraryName&gt;reset&lt;/hdlLibraryName&gt;&#xa;    &lt;fileSets&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;reset&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;reset&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;reset&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;reset&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;        &lt;fileSet&gt;&#xa;            &lt;fileSetName&gt;reset&lt;/fileSetName&gt;&#xa;            &lt;fileSetFixedName&gt;reset&lt;/fileSetFixedName&gt;&#xa;            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;&#xa;            &lt;fileSetFiles/&gt;&#xa;        &lt;/fileSet&gt;&#xa;    &lt;/fileSets&gt;&#xa;&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ethernet/reset.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;&#xa;    &lt;assignmentValueMap/&gt;&#xa;&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset</name>
        <uniqueName>reset</uniqueName>
        <fixedName>reset</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>ethernet_iopll/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller/reset_in0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.reset</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>18.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller/reset_in0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>avalon_st_adapter/in_rst_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>avalon_st_adapter_001/in_rst_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>dma_bridge/reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mac/reset_connection</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mem_bridge/reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_0/mem_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>mm_interconnect_1/dma_bridge_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>18.1</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>18.1</version>
            <end>rst_controller_001/clk</end>
            <start>clock/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>rst_controller_001/reset_in0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>dma_rx/reset_n</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>18.1</version>
            <end>dma_tx/reset_n</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ethernet.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>