v 20170226 2
C 38100 60100 1 0 0 7400-1.sym
{
T 38400 61000 5 10 1 1 0 0 1
refdes=U100
T 39000 60200 5 10 1 1 0 0 1
net=netattrib:5
}
C 41000 58800 1 0 0 7404-1.sym
{
T 41300 59700 5 10 1 1 0 0 1
refdes=U200
T 41300 58600 5 10 1 0 0 0 1
net=XGND:7
}
N 40000 59300 41000 59300 4
{
T 40100 59400 5 10 1 1 0 0 1
netname=two
}
N 40000 59300 40000 61300 4
N 40000 61300 41200 61300 4
{
T 40200 61400 5 10 1 1 0 0 1
netname=one
}
C 41200 60800 1 0 0 7404-1.sym
{
T 41500 61700 5 10 1 1 0 0 1
refdes=U300
}
N 39400 60600 40000 60600 4
N 42100 59300 43300 59300 4
{
T 42500 59400 5 10 1 1 0 0 1
netname=netattrib
}
N 42300 61300 43000 61300 4
N 38400 58600 39100 58600 4
{
T 38500 58700 5 10 1 1 0 0 1
netname=two
}
C 39100 58600 1 0 0 fuse-1.sym
{
T 39300 58800 5 10 1 1 0 0 1
refdes=F1
}
C 37000 56300 1 0 0 gnd-1.sym
{
T 37300 56500 5 10 1 0 0 0 1
net=DGND:1
}
C 37100 56900 1 0 0 7400-1.sym
{
T 37400 57800 5 10 1 1 0 0 1
refdes=U400
T 36100 57700 5 10 1 0 0 0 1
net=signal1:1
T 38100 57700 5 10 1 0 0 0 1
net=signal3:3
T 37600 58000 5 10 0 1 0 0 1
slot=1
}
N 37100 56600 37100 57200 4
N 38400 57400 40200 57400 4
{
T 38700 57500 5 10 1 0 0 0 1
netname=out3
}
C 41500 56900 1 0 0 7400-1.sym
{
T 41800 57800 5 10 1 1 0 0 1
refdes=U400
T 40400 57700 5 10 1 0 0 0 1
net=signal4:4
T 42500 57700 5 10 1 0 0 0 1
net=signal6:6
T 42000 58000 5 10 0 0 0 0 1
slot=2
}
N 42800 57400 44900 57400 4
T 43100 57500 9 10 1 0 0 0 1
unnamed net
C 44900 56700 1 0 0 7400-1.sym
{
T 45200 57600 5 10 1 1 0 0 1
refdes=U400
T 46000 57400 5 10 1 0 0 0 1
net=signal8:8
T 45400 57800 5 10 0 0 0 0 1
slot=3
T 44100 57700 5 10 1 0 0 0 1
net=signal9:9
T 46000 57000 5 10 1 0 0 0 1
net=signal8x:8
T 45200 56400 5 10 1 0 0 0 1
net=signal12:12
T 45200 56200 5 10 1 0 0 0 1
net=signal12x:12
}
N 41300 57600 41500 57600 4
T 41300 56600 9 10 1 0 0 0 1
unnamed net
N 46200 57200 48500 57200 4
{
T 47300 57300 5 10 1 0 0 0 1
netname=out8
}
C 38100 54500 1 0 0 7400-1.sym
{
T 38400 55400 5 10 1 1 0 0 1
refdes=U500
T 37100 55300 5 10 1 0 0 0 1
net=signal1:1
T 38400 54300 5 10 1 0 0 0 1
net=3.3V:14
T 38600 55600 5 10 0 1 0 0 1
slot=1
}
C 39700 54500 1 0 0 7400-1.sym
{
T 40000 55400 5 10 1 1 0 0 1
refdes=U500
T 40000 54300 5 10 1 0 0 0 1
net=5V:14
T 40200 55600 5 10 0 0 0 0 1
slot=2
}
N 39400 55000 39700 55000 4
N 39700 54800 39700 55200 4
C 44300 54500 1 0 0 7400-custom.sym
{
T 44800 55400 5 10 0 0 0 0 1
device=7400
T 44600 55400 5 10 1 1 0 0 1
refdes=U500
T 44800 56750 5 10 0 0 0 0 1
footprint=DIP14
T 44800 55600 5 10 0 1 0 0 1
slot=3
}
C 44200 53000 1 0 0 gnd-custom.sym
T 44400 53150 5 10 1 0 0 0 1
net=DGND:1
T 44400 53400 9 10 1 0 0 0 1
attached net=
N 44300 54800 44300 53300 4
C 41900 54900 1 0 0 gnd-1.sym
N 42000 55200 43200 55200 4
{
T 42700 55300 5 10 1 1 0 0 1
netname=sig9
}
N 43600 55200 44300 55200 4
{
T 43700 55300 5 10 1 1 0 0 1
netname=sig9
}
T 42200 54900 9 10 1 0 0 0 1
internal net=
V 44000 64500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 64500 5 12 1 0 0 4 1
1
T 44300 64500 5 12 1 0 0 1 1
Connection by both net= and netname=
}
T 44300 64800 9 24 1 0 0 0 1
Tests:
V 39300 60000 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 39300 60000 5 12 1 0 0 4 1
1
}
V 42800 59100 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 42800 59100 5 12 1 0 0 4 1
1
}
V 44000 64100 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 64100 5 12 1 0 0 4 1
2
T 44300 64100 5 12 1 0 0 1 1
Net renaming by 2 different netname=
}
V 40800 59500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 40800 59500 5 12 1 0 0 4 1
2
}
V 40800 61500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 40800 61500 5 12 1 0 0 4 1
2
}
V 44000 63700 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 63700 5 12 1 0 0 4 1
3
T 44300 63700 5 12 1 0 0 1 1
Connection of two unconnected nets by 2 netname=
}
V 40800 59100 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 40800 59100 5 12 1 0 0 4 1
3
}
V 38600 58400 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 38600 58400 5 12 1 0 0 4 1
3
}
V 44000 63300 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 63300 5 12 1 0 0 4 1
4
T 44300 63300 5 12 1 0 0 1 1
Connection by 2 net= overriding explicit pins
}
V 36500 57400 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 36500 57400 5 12 1 0 0 4 1
4
}
V 37500 55100 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 37500 55100 5 12 1 0 0 4 1
4
}
N 40200 57400 40200 57200 4
N 40200 57200 41500 57200 4
V 44000 62900 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 62900 5 12 1 0 0 4 1
5
T 44300 62900 5 12 1 0 0 1 1
Using either net= or netname= for naming a net connected to explicit pin
}
V 38700 57200 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 38700 57200 5 12 1 0 0 4 1
5
}
V 44000 62500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 62500 5 12 1 0 0 4 1
6
T 44300 62500 5 12 1 0 0 1 1
Naming an unnamed net using net= overriding explicit pin
}
V 43600 57200 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 43600 57200 5 12 1 0 0 4 1
9
}
V 44000 62100 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 62100 5 12 1 0 0 4 1
7
T 44300 62100 5 12 1 0 0 1 1
2 different net= overriding the same explicit pin connected to a net named by netname=
}
V 46400 57700 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 46400 57700 5 12 1 0 0 4 1
7
}
V 44000 61700 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 61700 5 12 1 0 0 4 1
8
T 44300 61700 5 12 1 0 0 1 1
2 different net= for implicit pin
}
V 44900 56400 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44900 56400 5 12 1 0 0 4 1
8
}
V 44000 61300 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 61300 5 12 1 0 0 4 1
9
T 44300 61300 5 12 1 0 0 1 1
Naming an unnamed net using two different net= overriding explicit pins
}
N 41300 57600 41300 56800 4
N 41300 56800 44900 56800 4
N 44900 57000 44900 56800 4
V 44000 60900 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 60900 5 12 1 0 0 4 1
10
T 44300 60900 5 12 1 0 0 1 1
Redefining inherited net= by attached net=
}
V 37600 56300 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 37600 56300 5 12 1 0 0 4 1
10
}
V 44000 60500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 60500 5 12 1 0 0 4 1
11
T 44300 60500 5 12 1 0 0 1 1
2 conflicting attached net= for pin defined by inherited net=
}
V 39500 54000 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 39500 54000 5 12 1 0 0 4 1
11
}
V 44000 60100 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 60100 5 12 1 0 0 4 1
12
T 44300 60100 5 12 1 0 0 1 1
Renaming net by inherited net=
}
V 42000 54600 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 42000 54600 5 12 1 0 0 4 1
12
}
V 44000 59700 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 59700 5 12 1 0 0 4 1
13
T 44300 59700 5 12 1 0 0 1 1
net= attached to primitives or pins inside symbol
}
V 47000 54500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 47000 54500 5 12 1 0 0 4 1
13
}
V 44000 59300 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 59300 5 12 1 0 0 4 1
14
T 44300 59300 5 12 1 0 0 1 1
Check that overridden inherited net= does not appear in netlist
}
V 44000 53400 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 53400 5 12 1 0 0 4 1
14
}
V 40900 57500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 40900 57500 5 12 1 0 0 4 1
6
}
V 44000 58900 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 58900 5 12 1 0 0 4 1
15
T 44300 58900 5 12 1 0 0 1 1
Connect two nets by same netname=
}
V 43400 55400 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 43400 55400 5 12 1 0 0 4 1
15
}
V 44000 58500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 44000 58500 5 12 1 0 0 4 1
16
T 44300 58500 5 12 1 0 0 1 1
Unnamed nets without net= or netname=
}
V 42600 61500 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 42600 61500 5 12 1 0 0 4 1
16
}
V 39500 55400 150 8 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 39500 55400 5 12 1 0 0 4 1
16
}
