Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 11:46:47 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (11)
7. checking multiple_clock (108)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (108)
--------------------------------
 There are 108 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.290        0.000                      0                  120        0.069        0.000                      0                  120        3.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.290        0.000                      0                  120        0.152        0.000                      0                  120        9.500        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.292        0.000                      0                  120        0.152        0.000                      0                  120        9.500        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.290        0.000                      0                  120        0.069        0.000                      0                  120  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.290        0.000                      0                  120        0.069        0.000                      0                  120  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 3.058ns (22.270%)  route 10.673ns (77.730%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.963    12.665    display_number[15]_i_5_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.789 r  display_number[13]_i_1/O
                         net (fo=1, routed)           0.000    12.789    display_number[13]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.077    19.079    display_number_reg[13]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 3.058ns (22.427%)  route 10.578ns (77.573%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.867    12.569    display_number[15]_i_5_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.124    12.693 r  display_number[14]_i_1/O
                         net (fo=1, routed)           0.000    12.693    display_number[14]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.029    19.031    display_number_reg[14]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.519ns  (logic 2.402ns (17.768%)  route 11.117ns (82.232%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.011     3.906    display_number[15]_i_190_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.030 r  display_number[15]_i_173/O
                         net (fo=5, routed)           1.216     5.246    display_number[15]_i_173_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  display_number[15]_i_146/O
                         net (fo=9, routed)           0.854     6.224    display_number[15]_i_146_n_0
    SLICE_X59Y42         LUT5 (Prop_lut5_I3_O)        0.150     6.374 r  display_number[15]_i_114/O
                         net (fo=4, routed)           0.859     7.233    display_number[15]_i_114_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.559 r  display_number[15]_i_75/O
                         net (fo=4, routed)           0.861     8.420    display_number[15]_i_75_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display_number[15]_i_42/O
                         net (fo=4, routed)           0.834     9.378    display_number[15]_i_42_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.502 r  display_number[15]_i_41/O
                         net (fo=6, routed)           1.041    10.543    display_number[15]_i_41_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.667 r  display_number[15]_i_15/O
                         net (fo=2, routed)           0.789    11.456    display_number[15]_i_15_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    11.580 r  display_number[15]_i_3/O
                         net (fo=3, routed)           0.872    12.452    display_number[15]_i_3_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.576 r  display_number[15]_i_1/O
                         net (fo=1, routed)           0.000    12.576    display_number[15]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.031    19.033    display_number_reg[15]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -12.576    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 2.640ns (19.706%)  route 10.757ns (80.294%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.542    12.129    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.455 r  display_number[8]_i_1/O
                         net (fo=1, routed)           0.000    12.455    display_number[8]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.032    19.031    display_number_reg[8]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.394ns  (logic 2.640ns (19.710%)  route 10.754ns (80.290%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.539    12.125    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.451 r  display_number[7]_i_1/O
                         net (fo=1, routed)           0.000    12.451    display_number[7]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[7]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.353ns  (logic 2.640ns (19.771%)  route 10.713ns (80.229%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.498    12.084    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.410 r  display_number[6]_i_1/O
                         net (fo=1, routed)           0.000    12.410    display_number[6]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[6]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 2.410ns (18.328%)  route 10.739ns (81.672%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.524    12.083    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.207 r  display_number[9]_i_1/O
                         net (fo=1, routed)           0.000    12.207    shifted1_out[8]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.032    19.031    display_number_reg[9]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 2.410ns (18.335%)  route 10.734ns (81.665%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.519    12.078    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.202 r  display_number[12]_i_1/O
                         net (fo=1, routed)           0.000    12.202    shifted1_out[11]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[12]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 2.410ns (18.400%)  route 10.688ns (81.600%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.473    12.031    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  display_number[10]_i_1/O
                         net (fo=1, routed)           0.000    12.155    shifted1_out[9]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.029    19.028    display_number_reg[10]
  -------------------------------------------------------------------
                         required time                         19.028    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 2.410ns (18.405%)  route 10.685ns (81.595%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.470    12.028    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.152 r  display_number[11]_i_1/O
                         net (fo=1, routed)           0.000    12.152    shifted1_out[10]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[11]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X53Y28         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  counter_reg[3]/Q
                         net (fo=8, routed)           0.099    -0.385    counter_reg_n_0_[3]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    counter[6]
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.825    -0.865    clk_50mhz
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.252    -0.612    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.120    -0.492    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.404    button_sync[0]
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.826    -0.864    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.060    -0.564    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 button_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    clk_50mhz
    SLICE_X54Y32         FDRE                                         r  button_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  button_down_reg/Q
                         net (fo=35, routed)          0.073    -0.401    g_MEALY.impl_mealy/start
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.098    -0.303 r  g_MEALY.impl_mealy/accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    g_MEALY.impl_mealy/accumulator[2]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.121    -0.500    g_MEALY.impl_mealy/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[3]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.544    g_MEALY.impl_mealy/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[4]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.544    g_MEALY.impl_mealy/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.587%)  route 0.154ns (48.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  g_MEALY.impl_mealy/accumulator_reg[0]/Q
                         net (fo=4, routed)           0.154    -0.303    accumulator[0]
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.831    -0.859    clk_50mhz
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X55Y34         FDRE (Hold_fdre_C_D)         0.075    -0.530    display_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 button_capt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.327    g_MEALY.impl_mealy/buttons[2]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.052    -0.555    g_MEALY.impl_mealy/last_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 button_capt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  button_capt_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.304    g_MEALY.impl_mealy/buttons[0]
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.070    -0.537    g_MEALY.impl_mealy/last_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.286    counter_reg_n_0_[0]
    SLICE_X52Y27         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    counter[1]
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.824    -0.866    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.131    -0.494    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_controller_impl/seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.832    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.134    -0.458    seven_seg_controller_impl/seg_refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    g_USEPLL.clk_wiz_impl/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y30     button_capt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y32     button_down_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y29     button_sync_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y29     button_sync_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    g_USEPLL.clk_wiz_impl/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 3.058ns (22.270%)  route 10.673ns (77.730%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.963    12.665    display_number[15]_i_5_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.789 r  display_number[13]_i_1/O
                         net (fo=1, routed)           0.000    12.789    display_number[13]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.082    19.004    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.077    19.081    display_number_reg[13]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 3.058ns (22.427%)  route 10.578ns (77.573%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.867    12.569    display_number[15]_i_5_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.124    12.693 r  display_number[14]_i_1/O
                         net (fo=1, routed)           0.000    12.693    display_number[14]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.082    19.004    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.029    19.033    display_number_reg[14]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.519ns  (logic 2.402ns (17.768%)  route 11.117ns (82.232%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.011     3.906    display_number[15]_i_190_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.030 r  display_number[15]_i_173/O
                         net (fo=5, routed)           1.216     5.246    display_number[15]_i_173_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  display_number[15]_i_146/O
                         net (fo=9, routed)           0.854     6.224    display_number[15]_i_146_n_0
    SLICE_X59Y42         LUT5 (Prop_lut5_I3_O)        0.150     6.374 r  display_number[15]_i_114/O
                         net (fo=4, routed)           0.859     7.233    display_number[15]_i_114_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.559 r  display_number[15]_i_75/O
                         net (fo=4, routed)           0.861     8.420    display_number[15]_i_75_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display_number[15]_i_42/O
                         net (fo=4, routed)           0.834     9.378    display_number[15]_i_42_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.502 r  display_number[15]_i_41/O
                         net (fo=6, routed)           1.041    10.543    display_number[15]_i_41_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.667 r  display_number[15]_i_15/O
                         net (fo=2, routed)           0.789    11.456    display_number[15]_i_15_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    11.580 r  display_number[15]_i_3/O
                         net (fo=3, routed)           0.872    12.452    display_number[15]_i_3_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.576 r  display_number[15]_i_1/O
                         net (fo=1, routed)           0.000    12.576    display_number[15]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.082    19.004    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.031    19.035    display_number_reg[15]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                         -12.576    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 2.640ns (19.706%)  route 10.757ns (80.294%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.542    12.129    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.455 r  display_number[8]_i_1/O
                         net (fo=1, routed)           0.000    12.455    display_number[8]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.032    19.033    display_number_reg[8]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.394ns  (logic 2.640ns (19.710%)  route 10.754ns (80.290%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.539    12.125    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.451 r  display_number[7]_i_1/O
                         net (fo=1, routed)           0.000    12.451    display_number[7]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.032    display_number_reg[7]
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.353ns  (logic 2.640ns (19.771%)  route 10.713ns (80.229%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.498    12.084    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.410 r  display_number[6]_i_1/O
                         net (fo=1, routed)           0.000    12.410    display_number[6]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.032    display_number_reg[6]
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 2.410ns (18.328%)  route 10.739ns (81.672%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.524    12.083    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.207 r  display_number[9]_i_1/O
                         net (fo=1, routed)           0.000    12.207    shifted1_out[8]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.032    19.033    display_number_reg[9]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 2.410ns (18.335%)  route 10.734ns (81.665%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.519    12.078    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.202 r  display_number[12]_i_1/O
                         net (fo=1, routed)           0.000    12.202    shifted1_out[11]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.032    display_number_reg[12]
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 2.410ns (18.400%)  route 10.688ns (81.600%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.473    12.031    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  display_number[10]_i_1/O
                         net (fo=1, routed)           0.000    12.155    shifted1_out[9]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.029    19.030    display_number_reg[10]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 2.410ns (18.405%)  route 10.685ns (81.595%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.470    12.028    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.152 r  display_number[11]_i_1/O
                         net (fo=1, routed)           0.000    12.152    shifted1_out[10]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.082    19.001    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.032    display_number_reg[11]
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  6.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X53Y28         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  counter_reg[3]/Q
                         net (fo=8, routed)           0.099    -0.385    counter_reg_n_0_[3]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    counter[6]
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.825    -0.865    clk_50mhz
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.252    -0.612    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.120    -0.492    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.404    button_sync[0]
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.826    -0.864    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.060    -0.564    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 button_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    clk_50mhz
    SLICE_X54Y32         FDRE                                         r  button_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  button_down_reg/Q
                         net (fo=35, routed)          0.073    -0.401    g_MEALY.impl_mealy/start
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.098    -0.303 r  g_MEALY.impl_mealy/accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    g_MEALY.impl_mealy/accumulator[2]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.121    -0.500    g_MEALY.impl_mealy/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[3]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.544    g_MEALY.impl_mealy/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[4]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.544    g_MEALY.impl_mealy/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.587%)  route 0.154ns (48.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  g_MEALY.impl_mealy/accumulator_reg[0]/Q
                         net (fo=4, routed)           0.154    -0.303    accumulator[0]
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.831    -0.859    clk_50mhz
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X55Y34         FDRE (Hold_fdre_C_D)         0.075    -0.530    display_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 button_capt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.327    g_MEALY.impl_mealy/buttons[2]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.052    -0.555    g_MEALY.impl_mealy/last_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 button_capt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  button_capt_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.304    g_MEALY.impl_mealy/buttons[0]
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.070    -0.537    g_MEALY.impl_mealy/last_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.286    counter_reg_n_0_[0]
    SLICE_X52Y27         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    counter[1]
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.824    -0.866    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.131    -0.494    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_controller_impl/seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.832    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.134    -0.458    seven_seg_controller_impl/seg_refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    g_USEPLL.clk_wiz_impl/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y30     button_capt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y30     button_capt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y32     button_down_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y29     button_sync_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y29     button_sync_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y30     button_capt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y30     button_capt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    g_USEPLL.clk_wiz_impl/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 3.058ns (22.270%)  route 10.673ns (77.730%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.963    12.665    display_number[15]_i_5_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.789 r  display_number[13]_i_1/O
                         net (fo=1, routed)           0.000    12.789    display_number[13]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.077    19.079    display_number_reg[13]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 3.058ns (22.427%)  route 10.578ns (77.573%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.867    12.569    display_number[15]_i_5_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.124    12.693 r  display_number[14]_i_1/O
                         net (fo=1, routed)           0.000    12.693    display_number[14]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.029    19.031    display_number_reg[14]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.519ns  (logic 2.402ns (17.768%)  route 11.117ns (82.232%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.011     3.906    display_number[15]_i_190_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.030 r  display_number[15]_i_173/O
                         net (fo=5, routed)           1.216     5.246    display_number[15]_i_173_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  display_number[15]_i_146/O
                         net (fo=9, routed)           0.854     6.224    display_number[15]_i_146_n_0
    SLICE_X59Y42         LUT5 (Prop_lut5_I3_O)        0.150     6.374 r  display_number[15]_i_114/O
                         net (fo=4, routed)           0.859     7.233    display_number[15]_i_114_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.559 r  display_number[15]_i_75/O
                         net (fo=4, routed)           0.861     8.420    display_number[15]_i_75_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display_number[15]_i_42/O
                         net (fo=4, routed)           0.834     9.378    display_number[15]_i_42_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.502 r  display_number[15]_i_41/O
                         net (fo=6, routed)           1.041    10.543    display_number[15]_i_41_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.667 r  display_number[15]_i_15/O
                         net (fo=2, routed)           0.789    11.456    display_number[15]_i_15_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    11.580 r  display_number[15]_i_3/O
                         net (fo=3, routed)           0.872    12.452    display_number[15]_i_3_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.576 r  display_number[15]_i_1/O
                         net (fo=1, routed)           0.000    12.576    display_number[15]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.031    19.033    display_number_reg[15]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -12.576    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 2.640ns (19.706%)  route 10.757ns (80.294%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.542    12.129    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.455 r  display_number[8]_i_1/O
                         net (fo=1, routed)           0.000    12.455    display_number[8]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.032    19.031    display_number_reg[8]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.394ns  (logic 2.640ns (19.710%)  route 10.754ns (80.290%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.539    12.125    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.451 r  display_number[7]_i_1/O
                         net (fo=1, routed)           0.000    12.451    display_number[7]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[7]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.353ns  (logic 2.640ns (19.771%)  route 10.713ns (80.229%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.498    12.084    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.410 r  display_number[6]_i_1/O
                         net (fo=1, routed)           0.000    12.410    display_number[6]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[6]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 2.410ns (18.328%)  route 10.739ns (81.672%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.524    12.083    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.207 r  display_number[9]_i_1/O
                         net (fo=1, routed)           0.000    12.207    shifted1_out[8]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.032    19.031    display_number_reg[9]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 2.410ns (18.335%)  route 10.734ns (81.665%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.519    12.078    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.202 r  display_number[12]_i_1/O
                         net (fo=1, routed)           0.000    12.202    shifted1_out[11]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[12]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 2.410ns (18.400%)  route 10.688ns (81.600%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.473    12.031    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  display_number[10]_i_1/O
                         net (fo=1, routed)           0.000    12.155    shifted1_out[9]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.029    19.028    display_number_reg[10]
  -------------------------------------------------------------------
                         required time                         19.028    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 2.410ns (18.405%)  route 10.685ns (81.595%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.470    12.028    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.152 r  display_number[11]_i_1/O
                         net (fo=1, routed)           0.000    12.152    shifted1_out[10]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[11]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X53Y28         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  counter_reg[3]/Q
                         net (fo=8, routed)           0.099    -0.385    counter_reg_n_0_[3]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    counter[6]
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.825    -0.865    clk_50mhz
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.252    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.120    -0.409    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.404    button_sync[0]
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.826    -0.864    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.060    -0.481    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 button_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    clk_50mhz
    SLICE_X54Y32         FDRE                                         r  button_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  button_down_reg/Q
                         net (fo=35, routed)          0.073    -0.401    g_MEALY.impl_mealy/start
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.098    -0.303 r  g_MEALY.impl_mealy/accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    g_MEALY.impl_mealy/accumulator[2]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.084    -0.538    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.121    -0.417    g_MEALY.impl_mealy/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[3]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.461    g_MEALY.impl_mealy/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[4]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.461    g_MEALY.impl_mealy/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.587%)  route 0.154ns (48.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  g_MEALY.impl_mealy/accumulator_reg[0]/Q
                         net (fo=4, routed)           0.154    -0.303    accumulator[0]
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.831    -0.859    clk_50mhz
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X55Y34         FDRE (Hold_fdre_C_D)         0.075    -0.447    display_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 button_capt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.327    g_MEALY.impl_mealy/buttons[2]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.052    -0.472    g_MEALY.impl_mealy/last_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 button_capt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  button_capt_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.304    g_MEALY.impl_mealy/buttons[0]
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.070    -0.454    g_MEALY.impl_mealy/last_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.286    counter_reg_n_0_[0]
    SLICE_X52Y27         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    counter[1]
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.824    -0.866    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.131    -0.411    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_controller_impl/seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.832    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.134    -0.375    seven_seg_controller_impl/seg_refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 3.058ns (22.270%)  route 10.673ns (77.730%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.963    12.665    display_number[15]_i_5_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.789 r  display_number[13]_i_1/O
                         net (fo=1, routed)           0.000    12.789    display_number[13]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X64Y39         FDRE                                         r  display_number_reg[13]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.077    19.079    display_number_reg[13]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 3.058ns (22.427%)  route 10.578ns (77.573%))
  Logic Levels:           12  (LUT5=6 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.869     1.799    p_0_in9_out[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.328     2.127 r  display_number[15]_i_211/O
                         net (fo=9, routed)           0.639     2.766    display_number[15]_i_211_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.118     2.884 r  display_number[15]_i_201/O
                         net (fo=6, routed)           1.116     4.000    display_number[15]_i_201_n_0
    SLICE_X58Y43         LUT5 (Prop_lut5_I3_O)        0.352     4.352 r  display_number[15]_i_176/O
                         net (fo=5, routed)           0.686     5.038    display_number[15]_i_176_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.326     5.364 r  display_number[15]_i_144/O
                         net (fo=9, routed)           0.845     6.209    display_number[15]_i_144_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.150     6.359 r  display_number[15]_i_117/O
                         net (fo=4, routed)           0.923     7.282    display_number[15]_i_117_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.610 r  display_number[15]_i_78/O
                         net (fo=4, routed)           0.952     8.562    display_number[15]_i_78_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  display_number[15]_i_45/O
                         net (fo=4, routed)           0.830     9.516    display_number[15]_i_45_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  display_number[15]_i_22/O
                         net (fo=7, routed)           0.843    10.483    display_number[15]_i_22_n_0
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.152    10.635 r  display_number[15]_i_17/O
                         net (fo=3, routed)           0.741    11.376    display_number[15]_i_17_n_0
    SLICE_X65Y41         LUT6 (Prop_lut6_I0_O)        0.326    11.702 r  display_number[15]_i_5/O
                         net (fo=3, routed)           0.867    12.569    display_number[15]_i_5_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.124    12.693 r  display_number[14]_i_1/O
                         net (fo=1, routed)           0.000    12.693    display_number[14]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[14]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.029    19.031    display_number_reg[14]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.519ns  (logic 2.402ns (17.768%)  route 11.117ns (82.232%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 18.522 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.011     3.906    display_number[15]_i_190_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.030 r  display_number[15]_i_173/O
                         net (fo=5, routed)           1.216     5.246    display_number[15]_i_173_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  display_number[15]_i_146/O
                         net (fo=9, routed)           0.854     6.224    display_number[15]_i_146_n_0
    SLICE_X59Y42         LUT5 (Prop_lut5_I3_O)        0.150     6.374 r  display_number[15]_i_114/O
                         net (fo=4, routed)           0.859     7.233    display_number[15]_i_114_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I1_O)        0.326     7.559 r  display_number[15]_i_75/O
                         net (fo=4, routed)           0.861     8.420    display_number[15]_i_75_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display_number[15]_i_42/O
                         net (fo=4, routed)           0.834     9.378    display_number[15]_i_42_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.502 r  display_number[15]_i_41/O
                         net (fo=6, routed)           1.041    10.543    display_number[15]_i_41_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.667 r  display_number[15]_i_15/O
                         net (fo=2, routed)           0.789    11.456    display_number[15]_i_15_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124    11.580 r  display_number[15]_i_3/O
                         net (fo=3, routed)           0.872    12.452    display_number[15]_i_3_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.576 r  display_number[15]_i_1/O
                         net (fo=1, routed)           0.000    12.576    display_number[15]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    18.522    clk_50mhz
    SLICE_X63Y39         FDRE                                         r  display_number_reg[15]/C
                         clock pessimism              0.564    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.031    19.033    display_number_reg[15]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -12.576    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 2.640ns (19.706%)  route 10.757ns (80.294%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.542    12.129    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.455 r  display_number[8]_i_1/O
                         net (fo=1, routed)           0.000    12.455    display_number[8]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[8]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.032    19.031    display_number_reg[8]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.394ns  (logic 2.640ns (19.710%)  route 10.754ns (80.290%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.539    12.125    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.451 r  display_number[7]_i_1/O
                         net (fo=1, routed)           0.000    12.451    display_number[7]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[7]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[7]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.353ns  (logic 2.640ns (19.771%)  route 10.713ns (80.229%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.152    11.587 r  display_number[8]_i_6/O
                         net (fo=4, routed)           0.498    12.084    display_number[8]_i_6_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.410 r  display_number[6]_i_1/O
                         net (fo=1, routed)           0.000    12.410    display_number[6]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X62Y35         FDRE                                         r  display_number_reg[6]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[6]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 2.410ns (18.328%)  route 10.739ns (81.672%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.524    12.083    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.207 r  display_number[9]_i_1/O
                         net (fo=1, routed)           0.000    12.207    shifted1_out[8]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[9]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.032    19.031    display_number_reg[9]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 2.410ns (18.335%)  route 10.734ns (81.665%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.519    12.078    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.202 r  display_number[12]_i_1/O
                         net (fo=1, routed)           0.000    12.202    shifted1_out[11]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[12]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[12]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 2.410ns (18.400%)  route 10.688ns (81.600%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.473    12.031    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  display_number[10]_i_1/O
                         net (fo=1, routed)           0.000    12.155    shifted1_out[9]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[10]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.029    19.028    display_number_reg[10]
  -------------------------------------------------------------------
                         required time                         19.028    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 2.410ns (18.405%)  route 10.685ns (81.595%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 18.519 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.569    -0.943    g_MEALY.impl_mealy/clk
    SLICE_X55Y39         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  g_MEALY.impl_mealy/accumulator_reg[28]/Q
                         net (fo=16, routed)          1.267     0.780    accumulator[28]
    SLICE_X56Y42         LUT5 (Prop_lut5_I3_O)        0.150     0.930 r  display_number[15]_i_220/O
                         net (fo=5, routed)           0.660     1.590    p_0_in9_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.328     1.918 r  display_number[15]_i_209/O
                         net (fo=2, routed)           0.853     2.771    display_number[15]_i_209_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.895 r  display_number[15]_i_190/O
                         net (fo=9, routed)           1.036     3.932    display_number[15]_i_190_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.056 r  display_number[15]_i_156/O
                         net (fo=5, routed)           1.272     5.328    display_number[15]_i_156_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.452 r  display_number[15]_i_124/O
                         net (fo=5, routed)           0.795     6.246    display_number[15]_i_124_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  display_number[15]_i_84/O
                         net (fo=5, routed)           1.035     7.406    display_number[15]_i_84_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.530 r  display_number[15]_i_59/O
                         net (fo=4, routed)           0.817     8.347    display_number[15]_i_59_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  display_number[15]_i_27/O
                         net (fo=6, routed)           0.856     9.327    display_number[15]_i_27_n_0
    SLICE_X63Y38         LUT5 (Prop_lut5_I3_O)        0.152     9.479 r  display_number[12]_i_19/O
                         net (fo=2, routed)           0.642    10.121    display_number[12]_i_19_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.332    10.453 r  display_number[8]_i_3/O
                         net (fo=6, routed)           0.982    11.435    display_number[8]_i_3_n_0
    SLICE_X61Y35         LUT5 (Prop_lut5_I2_O)        0.124    11.559 r  display_number[12]_i_7/O
                         net (fo=4, routed)           0.470    12.028    display_number[12]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.152 r  display_number[11]_i_1/O
                         net (fo=1, routed)           0.000    12.152    shifted1_out[10]
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.514    18.519    clk_50mhz
    SLICE_X63Y36         FDRE                                         r  display_number_reg[11]/C
                         clock pessimism              0.564    19.082    
                         clock uncertainty           -0.084    18.999    
    SLICE_X63Y36         FDRE (Setup_fdre_C_D)        0.031    19.030    display_number_reg[11]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X53Y28         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  counter_reg[3]/Q
                         net (fo=8, routed)           0.099    -0.385    counter_reg_n_0_[3]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.340 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    counter[6]
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.825    -0.865    clk_50mhz
    SLICE_X52Y28         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.252    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.120    -0.409    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 button_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  button_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.404    button_sync[0]
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.826    -0.864    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[1]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.060    -0.481    button_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 button_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    clk_50mhz
    SLICE_X54Y32         FDRE                                         r  button_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  button_down_reg/Q
                         net (fo=35, routed)          0.073    -0.401    g_MEALY.impl_mealy/start
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.098    -0.303 r  g_MEALY.impl_mealy/accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    g_MEALY.impl_mealy/accumulator[2]_i_1_n_0
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[2]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.084    -0.538    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.121    -0.417    g_MEALY.impl_mealy/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 button_capt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[3]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[3]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.461    g_MEALY.impl_mealy/last_op_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 button_capt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.326    g_MEALY.impl_mealy/buttons[4]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[4]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.063    -0.461    g_MEALY.impl_mealy/last_op_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 g_MEALY.impl_mealy/accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.587%)  route 0.154ns (48.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.560    -0.621    g_MEALY.impl_mealy/clk
    SLICE_X54Y32         FDRE                                         r  g_MEALY.impl_mealy/accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  g_MEALY.impl_mealy/accumulator_reg[0]/Q
                         net (fo=4, routed)           0.154    -0.303    accumulator[0]
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.831    -0.859    clk_50mhz
    SLICE_X55Y34         FDRE                                         r  display_number_reg[0]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X55Y34         FDRE (Hold_fdre_C_D)         0.075    -0.447    display_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 button_capt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  button_capt_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.327    g_MEALY.impl_mealy/buttons[2]
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X52Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[2]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.052    -0.472    g_MEALY.impl_mealy/last_op_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 button_capt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_MEALY.impl_mealy/last_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.558    -0.623    clk_50mhz
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  button_capt_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.304    g_MEALY.impl_mealy/buttons[0]
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.829    -0.861    g_MEALY.impl_mealy/clk
    SLICE_X53Y32         FDRE                                         r  g_MEALY.impl_mealy/last_op_reg[0]/C
                         clock pessimism              0.253    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.070    -0.454    g_MEALY.impl_mealy/last_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.556    -0.625    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  counter_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.286    counter_reg_n_0_[0]
    SLICE_X52Y27         LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    counter[1]
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.824    -0.866    clk_50mhz
    SLICE_X52Y27         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.131    -0.411    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_controller_impl/seg_refresh_counter_reg_n_0_[14]
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_controller_impl/seg_refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.832    seven_seg_controller_impl/clk_out1
    SLICE_X64Y32         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[14]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.134    -0.375    seven_seg_controller_impl/seg_refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.171    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 4.959ns (49.394%)  route 5.080ns (50.606%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           5.080     6.535    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.039 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.039    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.987ns (61.607%)  route 3.108ns (38.393%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           3.108     4.576    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.094 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.094    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 4.978ns (61.899%)  route 3.064ns (38.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=2, routed)           3.064     4.520    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.041 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.041    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.991ns (62.825%)  route 2.953ns (37.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.953     4.415    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.944 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.944    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.960ns (63.218%)  route 2.886ns (36.782%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=2, routed)           2.886     4.339    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.846 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.846    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.971ns (67.472%)  route 2.396ns (32.528%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           2.396     3.852    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.367 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.367    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 4.968ns (67.807%)  route 2.358ns (32.193%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           2.358     3.822    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.326 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.326    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 4.983ns (69.324%)  route 2.205ns (30.676%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           2.205     3.663    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.188 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.188    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.355%)  route 2.194ns (30.645%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.194     3.658    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 4.959ns (69.282%)  route 2.199ns (30.718%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           2.199     3.650    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.158 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.158    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.425ns (75.486%)  route 0.463ns (24.514%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.463     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.888 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.888    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.441     0.675    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.462     0.689    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.427ns (75.459%)  route 0.464ns (24.541%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.464     0.685    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.891 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.891    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.430ns (75.525%)  route 0.463ns (24.475%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           0.463     0.684    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.893 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.893    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.486     0.702    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.486     0.718    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.452ns (74.729%)  route 0.491ns (25.271%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           0.491     0.717    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.943 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.943    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.437ns (72.116%)  route 0.555ns (27.884%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.555     0.787    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.992 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.992    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 4.554ns (48.584%)  route 4.819ns (51.416%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.804     2.682    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.152     2.834 r  seven_seg_controller_impl/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.898     4.731    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.491 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.491    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.107ns  (logic 4.286ns (47.061%)  route 4.821ns (52.939%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 f  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.804     2.682    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.806 r  seven_seg_controller_impl/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.900     4.706    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.226 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.226    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.531ns (49.843%)  route 4.560ns (50.157%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.599     2.477    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.153     2.630 r  seven_seg_controller_impl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.843     4.473    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736     8.209 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.209    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.525ns (50.230%)  route 4.484ns (49.770%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.120     0.756    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.880 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.253     2.133    seven_seg_controller_impl/LED_IN__29[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.148     2.281 r  seven_seg_controller_impl/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.111     4.393    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735     8.128 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.128    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.301ns (48.275%)  route 4.608ns (51.725%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.599     2.477    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.601 r  seven_seg_controller_impl/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.892     4.493    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.028 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.028    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.277ns (48.386%)  route 4.562ns (51.614%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.613     2.491    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.615 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.831     4.446    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.957 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.957    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 4.270ns (49.724%)  route 4.318ns (50.276%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.120     0.756    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.880 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.253     2.133    seven_seg_controller_impl/LED_IN__29[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.257 r  seven_seg_controller_impl/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.945     4.202    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.707 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.707    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 4.395ns (57.735%)  route 3.217ns (42.265%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.391     1.028    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.152     1.180 r  seven_seg_controller_impl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.006    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.731 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.731    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.580ns  (logic 4.381ns (57.798%)  route 3.199ns (42.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.390     1.027    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.152     1.179 r  seven_seg_controller_impl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     2.987    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     6.698 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.698    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 4.152ns (55.610%)  route 3.314ns (44.390%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.390     1.027    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.151 r  seven_seg_controller_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.924     3.075    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.585 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.585    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.409ns (66.845%)  route 0.699ns (33.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 f  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.372    -0.056    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.011 r  seven_seg_controller_impl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.317    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.517 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.517    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.494ns (66.728%)  route 0.745ns (33.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.372    -0.056    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.044    -0.012 r  seven_seg_controller_impl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     0.362    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     1.648 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.648    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.480ns (66.035%)  route 0.761ns (33.965%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.371    -0.057    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.012 r  seven_seg_controller_impl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.390     0.379    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     1.650 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.650    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.452ns (64.472%)  route 0.800ns (35.528%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.297    -0.053    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.045    -0.008 r  seven_seg_controller_impl/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.441    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.662 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.662    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.420ns (63.005%)  route 0.834ns (36.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 f  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.371    -0.057    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.012 r  seven_seg_controller_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.463     0.452    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.663 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.663    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.443ns (62.324%)  route 0.872ns (37.676%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.400     0.050    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.095 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.513    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.725 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.725    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.543ns (65.755%)  route 0.804ns (34.245%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.297    -0.053    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.048    -0.005 r  seven_seg_controller_impl/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.453     0.447    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     1.757 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.757    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.467ns (61.543%)  route 0.917ns (38.457%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 f  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.416     0.066    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.111 r  seven_seg_controller_impl/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.447     0.557    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.793 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.793    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.437ns (60.039%)  route 0.956ns (39.961%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.429     0.079    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.124 r  seven_seg_controller_impl/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.473     0.597    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.802 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.802    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.533ns (63.116%)  route 0.896ns (36.884%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.416     0.066    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.049     0.115 r  seven_seg_controller_impl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.426     0.541    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.298     1.839 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.839    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 4.554ns (48.584%)  route 4.819ns (51.416%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.804     2.682    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.152     2.834 r  seven_seg_controller_impl/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.898     4.731    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.491 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.491    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.107ns  (logic 4.286ns (47.061%)  route 4.821ns (52.939%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 f  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.804     2.682    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.806 r  seven_seg_controller_impl/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.900     4.706    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.226 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.226    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.531ns (49.843%)  route 4.560ns (50.157%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.599     2.477    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.153     2.630 r  seven_seg_controller_impl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.843     4.473    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736     8.209 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.209    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.525ns (50.230%)  route 4.484ns (49.770%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.120     0.756    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.880 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.253     2.133    seven_seg_controller_impl/LED_IN__29[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.148     2.281 r  seven_seg_controller_impl/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.111     4.393    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735     8.128 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.128    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.301ns (48.275%)  route 4.608ns (51.725%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.599     2.477    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.601 r  seven_seg_controller_impl/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.892     4.493    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.028 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.028    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.277ns (48.386%)  route 4.562ns (51.614%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.118     0.754    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.878 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.613     2.491    seven_seg_controller_impl/LED_IN__29[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.615 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.831     4.446    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.957 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.957    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 4.270ns (49.724%)  route 4.318ns (50.276%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.120     0.756    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X63Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.880 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.253     2.133    seven_seg_controller_impl/LED_IN__29[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.257 r  seven_seg_controller_impl/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.945     4.202    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.707 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.707    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 4.395ns (57.735%)  route 3.217ns (42.265%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.391     1.028    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.152     1.180 r  seven_seg_controller_impl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.006    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.731 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.731    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.580ns  (logic 4.381ns (57.798%)  route 3.199ns (42.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.390     1.027    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.152     1.179 r  seven_seg_controller_impl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     2.987    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     6.698 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.698    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 4.152ns (55.610%)  route 3.314ns (44.390%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.630    -0.882    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  seven_seg_controller_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.390     1.027    seven_seg_controller_impl/LED_activate_counter[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.151 r  seven_seg_controller_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.924     3.075    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.585 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.585    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.409ns (66.845%)  route 0.699ns (33.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 f  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.372    -0.056    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.011 r  seven_seg_controller_impl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.317    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.517 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.517    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.494ns (66.728%)  route 0.745ns (33.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.372    -0.056    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.044    -0.012 r  seven_seg_controller_impl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     0.362    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     1.648 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.648    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.480ns (66.035%)  route 0.761ns (33.965%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.371    -0.057    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.012 r  seven_seg_controller_impl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.390     0.379    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     1.650 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.650    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.452ns (64.472%)  route 0.800ns (35.528%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.297    -0.053    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.045    -0.008 r  seven_seg_controller_impl/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.441    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.662 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.662    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.420ns (63.005%)  route 0.834ns (36.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    seven_seg_controller_impl/clk_out1
    SLICE_X64Y33         FDRE                                         r  seven_seg_controller_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.427 f  seven_seg_controller_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.371    -0.057    seven_seg_controller_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.012 r  seven_seg_controller_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.463     0.452    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.663 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.663    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.443ns (62.324%)  route 0.872ns (37.676%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.400     0.050    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.095 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.513    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.725 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.725    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.543ns (65.755%)  route 0.804ns (34.245%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.297    -0.053    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.048    -0.005 r  seven_seg_controller_impl/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.453     0.447    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     1.757 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.757    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.467ns (61.543%)  route 0.917ns (38.457%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 f  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.416     0.066    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.111 r  seven_seg_controller_impl/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.447     0.557    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.793 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.793    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.437ns (60.039%)  route 0.956ns (39.961%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.429     0.079    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.124 r  seven_seg_controller_impl/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.473     0.597    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.802 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.802    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.533ns (63.116%)  route 0.896ns (36.884%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.591    -0.590    clk_50mhz
    SLICE_X62Y34         FDRE                                         r  display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_number_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.395    seven_seg_controller_impl/Q[4]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.350 r  seven_seg_controller_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.416     0.066    seven_seg_controller_impl/LED_IN__29[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.049     0.115 r  seven_seg_controller_impl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.426     0.541    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.298     1.839 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.839    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    g_USEPLL.clk_wiz_impl/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  g_USEPLL.clk_wiz_impl/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    g_USEPLL.clk_wiz_impl/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    g_USEPLL.clk_wiz_impl/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    g_USEPLL.clk_wiz_impl/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  g_USEPLL.clk_wiz_impl/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    g_USEPLL.clk_wiz_impl/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    g_USEPLL.clk_wiz_impl/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            button_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.578ns (29.795%)  route 3.718ns (70.205%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttons_IBUF[0]_inst/O
                         net (fo=2, routed)           3.419     4.873    buttons_IBUF[0]
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.997 r  button_sync[0]_i_1/O
                         net (fo=1, routed)           0.298     5.295    button_sync_reg1
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_capt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.461ns (31.086%)  route 3.240ns (68.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.240     4.701    led_OBUF[1]
    SLICE_X53Y33         FDRE                                         r  sw_capt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.445    -1.550    clk_50mhz
    SLICE_X53Y33         FDRE                                         r  sw_capt_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_capt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.448ns (31.217%)  route 3.192ns (68.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           3.192     4.640    led_OBUF[3]
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_capt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.450ns (31.296%)  route 3.183ns (68.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           3.183     4.632    led_OBUF[6]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[6]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_capt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.459ns (32.127%)  route 3.082ns (67.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           3.082     4.541    led_OBUF[7]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[7]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_capt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 1.451ns (31.974%)  route 3.086ns (68.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.086     4.537    led_OBUF[4]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_capt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.464ns (32.508%)  route 3.039ns (67.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           3.039     4.503    led_OBUF[2]
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[2]/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            button_capt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 1.451ns (32.721%)  route 2.984ns (67.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[3]_inst/O
                         net (fo=2, routed)           2.984     4.435    buttons_IBUF[3]
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            button_capt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.451ns (33.126%)  route 2.930ns (66.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[2]_inst/O
                         net (fo=2, routed)           2.930     4.381    buttons_IBUF[2]
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_capt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.376ns  (logic 1.466ns (33.503%)  route 2.910ns (66.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.910     4.376    led_OBUF[5]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_capt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.223ns (25.475%)  route 0.651ns (74.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           0.651     0.874    led_OBUF[8]
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.832    -0.858    clk_50mhz
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[8]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_capt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.221ns (24.453%)  route 0.683ns (75.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=2, routed)           0.683     0.904    led_OBUF[13]
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_capt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.223ns (24.616%)  route 0.684ns (75.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           0.684     0.907    led_OBUF[14]
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[14]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_capt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.237ns (25.568%)  route 0.689ns (74.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           0.689     0.926    led_OBUF[12]
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_capt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.220ns (23.616%)  route 0.713ns (76.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           0.713     0.933    led_OBUF[9]
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.833    -0.857    clk_50mhz
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_capt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.226ns (23.404%)  route 0.739ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           0.739     0.965    led_OBUF[10]
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.833    -0.857    clk_50mhz
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[10]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_capt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.224ns (22.075%)  route 0.792ns (77.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=2, routed)           0.792     1.016    led_OBUF[15]
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[15]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_capt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.232ns (21.259%)  route 0.859ns (78.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.859     1.090    led_OBUF[11]
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.832    -0.858    clk_50mhz
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[11]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            button_capt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.222ns (14.557%)  route 1.302ns (85.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  buttons_IBUF[0]_inst/O
                         net (fo=2, routed)           1.302     1.524    buttons_IBUF[0]
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.827    -0.863    clk_50mhz
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            button_capt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.221ns (14.322%)  route 1.319ns (85.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  buttons_IBUF[1]_inst/O
                         net (fo=2, routed)           1.319     1.540    buttons_IBUF[1]
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.827    -0.863    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            button_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.578ns (29.795%)  route 3.718ns (70.205%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  buttons_IBUF[0]_inst/O
                         net (fo=2, routed)           3.419     4.873    buttons_IBUF[0]
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.997 r  button_sync[0]_i_1/O
                         net (fo=1, routed)           0.298     5.295    button_sync_reg1
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X52Y29         FDRE                                         r  button_sync_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_capt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.461ns (31.086%)  route 3.240ns (68.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           3.240     4.701    led_OBUF[1]
    SLICE_X53Y33         FDRE                                         r  sw_capt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.445    -1.550    clk_50mhz
    SLICE_X53Y33         FDRE                                         r  sw_capt_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_capt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.448ns (31.217%)  route 3.192ns (68.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           3.192     4.640    led_OBUF[3]
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_capt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.450ns (31.296%)  route 3.183ns (68.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           3.183     4.632    led_OBUF[6]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[6]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_capt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.459ns (32.127%)  route 3.082ns (67.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           3.082     4.541    led_OBUF[7]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[7]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_capt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 1.451ns (31.974%)  route 3.086ns (68.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           3.086     4.537    led_OBUF[4]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_capt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.464ns (32.508%)  route 3.039ns (67.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           3.039     4.503    led_OBUF[2]
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X52Y30         FDRE                                         r  sw_capt_reg[2]/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            button_capt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 1.451ns (32.721%)  route 2.984ns (67.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[3]_inst/O
                         net (fo=2, routed)           2.984     4.435    buttons_IBUF[3]
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[3]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            button_capt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.451ns (33.126%)  route 2.930ns (66.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[2]_inst/O
                         net (fo=2, routed)           2.930     4.381    buttons_IBUF[2]
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_capt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.376ns  (logic 1.466ns (33.503%)  route 2.910ns (66.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.910     4.376    led_OBUF[5]
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         1.441    -1.554    clk_50mhz
    SLICE_X53Y30         FDRE                                         r  sw_capt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_capt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.223ns (25.475%)  route 0.651ns (74.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           0.651     0.874    led_OBUF[8]
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.832    -0.858    clk_50mhz
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[8]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_capt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.221ns (24.453%)  route 0.683ns (75.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=2, routed)           0.683     0.904    led_OBUF[13]
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_capt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.223ns (24.616%)  route 0.684ns (75.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           0.684     0.907    led_OBUF[14]
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[14]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_capt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.237ns (25.568%)  route 0.689ns (74.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           0.689     0.926    led_OBUF[12]
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y38         FDRE                                         r  sw_capt_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_capt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.220ns (23.616%)  route 0.713ns (76.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           0.713     0.933    led_OBUF[9]
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.833    -0.857    clk_50mhz
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_capt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.226ns (23.404%)  route 0.739ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           0.739     0.965    led_OBUF[10]
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.833    -0.857    clk_50mhz
    SLICE_X54Y37         FDRE                                         r  sw_capt_reg[10]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_capt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.224ns (22.075%)  route 0.792ns (77.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=2, routed)           0.792     1.016    led_OBUF[15]
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    clk_50mhz
    SLICE_X54Y39         FDRE                                         r  sw_capt_reg[15]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_capt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.232ns (21.259%)  route 0.859ns (78.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.859     1.090    led_OBUF[11]
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.832    -0.858    clk_50mhz
    SLICE_X54Y36         FDRE                                         r  sw_capt_reg[11]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            button_capt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.222ns (14.557%)  route 1.302ns (85.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  buttons_IBUF[0]_inst/O
                         net (fo=2, routed)           1.302     1.524    buttons_IBUF[0]
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.827    -0.863    clk_50mhz
    SLICE_X50Y30         FDRE                                         r  button_capt_reg[0]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            button_capt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.221ns (14.322%)  route 1.319ns (85.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  buttons_IBUF[1]_inst/O
                         net (fo=2, routed)           1.319     1.540    buttons_IBUF[1]
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    g_USEPLL.clk_wiz_impl/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  g_USEPLL.clk_wiz_impl/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    g_USEPLL.clk_wiz_impl/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  g_USEPLL.clk_wiz_impl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    g_USEPLL.clk_wiz_impl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  g_USEPLL.clk_wiz_impl/inst/clkout1_buf/O
                         net (fo=108, routed)         0.827    -0.863    clk_50mhz
    SLICE_X51Y30         FDRE                                         r  button_capt_reg[1]/C





