0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0027: mov_imm:
	regs[5] = 0x11dbd846, opcode= 0x02
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x004e: mov_imm:
	regs[5] = 0x783839c2, opcode= 0x02
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x06
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0060: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0084: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x06
0x008d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0093: mov_imm:
	regs[5] = 0x7b162740, opcode= 0x02
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x00bb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x00c6: mov_imm:
	regs[5] = 0xfba5b888, opcode= 0x02
0x00cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00cf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x00d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00df: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x00ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00f0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x00ff: mov_imm:
	regs[5] = 0xdf494f3e, opcode= 0x02
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x06
0x010e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0111: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x06
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0138: mov_imm:
	regs[5] = 0x853dab03, opcode= 0x02
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0150: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0156: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x015c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0168: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x016b: mov_imm:
	regs[5] = 0x7f08ad97, opcode= 0x02
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0180: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0183: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0186: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x018c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0195: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x01a4: mov_imm:
	regs[5] = 0x7898d1fd, opcode= 0x02
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x01b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01bc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x01bf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x01c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01c8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x01cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01ce: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x01d1: mov_imm:
	regs[5] = 0xc1efb020, opcode= 0x02
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01e0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x01ec: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x01ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0207: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x020a: mov_imm:
	regs[5] = 0xf72579af, opcode= 0x02
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0213: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0216: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0222: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0228: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x022b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x022e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x06
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x023d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0246: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0249: mov_imm:
	regs[5] = 0x75fe0a51, opcode= 0x02
0x0250: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0264: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0267: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x026a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x026d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0273: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x06
0x027c: mov_imm:
	regs[5] = 0xf829cbe5, opcode= 0x02
0x0282: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0285: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0288: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x028e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0294: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0297: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x029a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x029d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02a0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x02a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02a6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02af: mov_imm:
	regs[5] = 0x6b2cc324, opcode= 0x02
0x02b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x02bb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x02be: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x02c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02cd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x02d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02d3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x02d6: mov_imm:
	regs[5] = 0x13263174, opcode= 0x02
0x02dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02df: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x02e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x06
0x02f4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x02f7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0300: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0304: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x030c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0310: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0315: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0318: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x031b: mov_imm:
	regs[5] = 0x8d16f3e0, opcode= 0x02
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0327: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0330: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0334: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0339: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x033c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0345: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0348: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x034b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0354: mov_imm:
	regs[5] = 0x769ef1f3, opcode= 0x02
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0363: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0366: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x036c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x037e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0381: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0384: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0387: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x038a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x038d: mov_imm:
	regs[5] = 0x9c1cdf50, opcode= 0x02
0x0393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0396: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x039f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x03a2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03b1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03b7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x03bb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03c0: mov_imm:
	regs[5] = 0x83381cc2, opcode= 0x02
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03cf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x03d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03de: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x03e2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03e7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03f6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0402: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x06
0x040b: mov_imm:
	regs[5] = 0x99e635e7, opcode= 0x02
0x0411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x06
0x041a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x041d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0420: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0435: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x043b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0444: mov_imm:
	regs[5] = 0xd0e601d7, opcode= 0x02
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0453: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0474: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x047b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0480: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0483: mov_imm:
	regs[5] = 0xc463bc88, opcode= 0x02
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x048f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0492: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0495: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0498: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x049b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x049e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04a7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x04b6: mov_imm:
	regs[5] = 0x293b4f60, opcode= 0x02
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04cb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x04ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04e6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x04e9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x04ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x04f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04f8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04fe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0507: mov_imm:
	regs[5] = 0xb1d953ae, opcode= 0x02
0x050d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0516: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0519: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x051c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x051f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0522: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0525: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0528: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x052b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x052e: mov_imm:
	regs[5] = 0x8c08df7f, opcode= 0x02
0x0534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0537: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x053a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0540: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0546: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0549: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0556: jmp_imm:
	pc += 0x1, opcode= 0x06
0x055b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x055e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0561: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0564: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0567: mov_imm:
	regs[5] = 0xeee02114, opcode= 0x02
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0576: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0579: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x057c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x057f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0585: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x06
0x058e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0591: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0594: mov_imm:
	regs[5] = 0x659df44a, opcode= 0x02
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x05a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05b2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x05b5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x05b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05c4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x05c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05ca: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x05cd: mov_imm:
	regs[5] = 0xbdb3e83d, opcode= 0x02
0x05d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05dc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x05df: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x05e2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x05e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05eb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x05ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05f2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x05f7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x05fa: mov_imm:
	regs[5] = 0x2d0ade0f, opcode= 0x02
0x0600: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0603: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0606: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x060c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0612: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0615: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0618: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0621: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0624: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0627: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x062a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x062d: mov_imm:
	regs[5] = 0xf74c9e1c, opcode= 0x02
0x0633: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x06
0x063c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x063f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0642: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0645: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0648: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x064b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x064e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0651: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0654: mov_imm:
	regs[5] = 0xf62609b4, opcode= 0x02
0x065a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x065d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0666: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x066c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0672: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x06
0x067b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x067e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0681: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0684: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0690: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0693: mov_imm:
	regs[5] = 0x8f3f0e3e, opcode= 0x02
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x069f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06a8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06b1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x06b4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x06b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06bd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06c9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x06cc: mov_imm:
	regs[5] = 0xd0ba48cf, opcode= 0x02
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x06de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06ea: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x06ed: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x06f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x06ff: mov_imm:
	regs[5] = 0x5c9835d1, opcode= 0x02
0x0706: jmp_imm:
	pc += 0x1, opcode= 0x06
0x070b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x070e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0711: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0714: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0717: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x071a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0723: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x06
0x072c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x072f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0732: mov_imm:
	regs[5] = 0x687b399f, opcode= 0x02
0x0738: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x073b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0744: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0750: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0756: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0762: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x06
0x076b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0774: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0777: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x077a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x077d: mov_imm:
	regs[5] = 0x9ab1498a, opcode= 0x02
0x0783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0786: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x078a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x078f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0792: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0795: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0798: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x079b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x079e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07a2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07a7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x07aa: mov_imm:
	regs[5] = 0x99b01b17, opcode= 0x02
0x07b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07b9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x07bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07c8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x07cb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x07ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x07da: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x07dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x07e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x07e9: mov_imm:
	regs[5] = 0xf0179c96, opcode= 0x02
0x07ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07f2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x07f5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x07f8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x07fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x06
0x080a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x080d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0810: mov_imm:
	regs[5] = 0x8e886dd0, opcode= 0x02
0x0816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x081c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0822: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0828: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x082b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0834: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x06
0x083d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0840: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0843: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x06
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x084f: mov_imm:
	regs[5] = 0x3db02df1, opcode= 0x02
0x0855: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0858: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0861: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0864: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0867: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0870: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0873: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0876: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0882: mov_imm:
	regs[5] = 0x6ad70419, opcode= 0x02
0x0889: jmp_imm:
	pc += 0x1, opcode= 0x06
0x088e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0891: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0894: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x089a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08a0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x08a3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x08a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08b2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x08b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08be: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08c7: mov_imm:
	regs[5] = 0x7162437d, opcode= 0x02
0x08cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08d9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x08dc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x08df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08e5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x08ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08f1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x08f4: mov_imm:
	regs[5] = 0xedcdaf30, opcode= 0x02
0x08fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08fd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0900: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x06
0x090c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0918: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x091b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x091e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0921: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0924: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0927: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x092a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x092d: mov_imm:
	regs[5] = 0x38845724, opcode= 0x02
0x0933: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x093f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0942: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0945: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x06
0x094e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0951: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0954: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0957: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0960: mov_imm:
	regs[5] = 0x902a1b09, opcode= 0x02
0x0966: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0969: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0972: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x06
0x097e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0984: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0987: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x098a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x098d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0996: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0999: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x099c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x099f: mov_imm:
	regs[5] = 0xc7b24e99, opcode= 0x02
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09b4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x09b7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x09ba: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x09bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09c3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x09c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09c9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x09cc: mov_imm:
	regs[5] = 0xd4b7760, opcode= 0x02
0x09d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09db: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09f0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x09f9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x09fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a08: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a14: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a17: mov_imm:
	regs[5] = 0x11f7828, opcode= 0x02
0x0a1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a20: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0a23: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0a26: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a3b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a47: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a4a: mov_imm:
	regs[5] = 0x5d1b1557, opcode= 0x02
0x0a50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a53: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a56: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a5c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a68: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0a6b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0a6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a74: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a80: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a89: mov_imm:
	regs[5] = 0xd0216c00, opcode= 0x02
0x0a8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a92: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0a9b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0a9e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0aa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ab0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ab3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ab6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ab9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0abc: mov_imm:
	regs[5] = 0xc1e447a9, opcode= 0x02
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ac8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0acb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ace: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ad4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ada: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0add: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0ae0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ae9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0aec: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0aef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0af2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0af5: mov_imm:
	regs[5] = 0xfd5c0c3c, opcode= 0x02
0x0afb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b04: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b08: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b0d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b10: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b1f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b31: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b3a: mov_imm:
	regs[5] = 0xa12718ff, opcode= 0x02
0x0b40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b43: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b46: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b52: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b59: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b5e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0b61: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b7c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b82: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0b85: mov_imm:
	regs[5] = 0xaf3343bb, opcode= 0x02
0x0b8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b8e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b91: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0b9a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ba0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ba9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0bac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0baf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0bb2: mov_imm:
	regs[5] = 0x3705ed67, opcode= 0x02
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0bbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0bc7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0bca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bd0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0bdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0be5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bee: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0bf1: mov_imm:
	regs[5] = 0x35548ea, opcode= 0x02
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0bfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c00: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c09: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0c0c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0c0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c16: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c1b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c27: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c2a: mov_imm:
	regs[5] = 0x3d62eb34, opcode= 0x02
0x0c30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c33: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c36: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c3d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c51: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0c54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c5a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c61: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c66: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c69: mov_imm:
	regs[5] = 0x747bff4, opcode= 0x02
0x0c70: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c7e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c81: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c8a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0c8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0c99: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ca2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0cab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0cae: mov_imm:
	regs[5] = 0x64671278, opcode= 0x02
0x0cb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cb7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0cba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cc0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cc6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0cca: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ccf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0cd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0cd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0cd8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0cdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cde: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ce1: mov_imm:
	regs[5] = 0xd51bfdb3, opcode= 0x02
0x0ce7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0cf0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0cf3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0cf6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0cf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0cfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0cff: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d05: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d08: mov_imm:
	regs[5] = 0x4760bc80, opcode= 0x02
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d1a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d2f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d3e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d4a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d4d: mov_imm:
	regs[5] = 0xd3aa47ed, opcode= 0x02
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d5c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d5f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0d62: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0d65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d77: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d7d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d80: mov_imm:
	regs[5] = 0xb76aa2d4, opcode= 0x02
0x0d86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d89: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0d92: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d98: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d9e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0da7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0daa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0dad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0db0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0db9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dbc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0dbf: mov_imm:
	regs[5] = 0x9bd2431a, opcode= 0x02
0x0dc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0dce: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0dd7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0dda: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0ddd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0de6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0def: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0df2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0df6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0dfb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e04: mov_imm:
	regs[5] = 0x8e9701d8, opcode= 0x02
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e13: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e16: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e1c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e22: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e2b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0e2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e34: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e43: mov_imm:
	regs[5] = 0x287eef28, opcode= 0x02
0x0e49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e4c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e4f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e58: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0e5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e67: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e73: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e76: mov_imm:
	regs[5] = 0x6724fe85, opcode= 0x02
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0e82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e85: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e94: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0e97: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0e9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ea0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ea3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ea7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0eac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0eaf: mov_imm:
	regs[5] = 0xcbe4799c, opcode= 0x02
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ebb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ebe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ec2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0ec7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0eca: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0ecd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ed0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ed3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ed6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ed9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0edc: mov_imm:
	regs[5] = 0xe9f30eff, opcode= 0x02
0x0ee2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ee8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0eee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ef4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f12: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f15: mov_imm:
	regs[5] = 0xd5fce556, opcode= 0x02
0x0f1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f24: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f27: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0f2a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0f2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f3f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f48: mov_imm:
	regs[5] = 0xf08e85b5, opcode= 0x02
0x0f4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f51: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f54: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f5a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f60: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0f63: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f78: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f7e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f87: mov_imm:
	regs[5] = 0x9c3b06f1, opcode= 0x02
0x0f8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0f96: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f99: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0f9c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0f9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0fa8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fab: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0fae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0fb5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0fba: mov_imm:
	regs[5] = 0x11c61b29, opcode= 0x02
0x0fc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0fc9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0fcc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fd2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fd8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0fdb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0fde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fe1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fe4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0fe8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x0fed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ff0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ff3: mov_imm:
	regs[5] = 0x40ea05b2, opcode= 0x02
0x0ff9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ffc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0fff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1002: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x06
0x100b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x100e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1011: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x06
0x101a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x101d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1020: mov_imm:
	regs[5] = 0x531bcb0d, opcode= 0x02
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x06
0x102c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x102f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1032: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x06
0x103e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1044: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x06
0x104d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1050: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1054: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1059: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x105c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x105f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1062: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1065: mov_imm:
	regs[5] = 0xf8617fda, opcode= 0x02
0x106b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x106e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1071: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1074: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1077: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x107a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1083: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x06
0x108c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x108f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1092: mov_imm:
	regs[5] = 0xd009793, opcode= 0x02
0x1098: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x109b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x109e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10aa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10b3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10c3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10c8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10ce: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x10d1: mov_imm:
	regs[5] = 0x312b7037, opcode= 0x02
0x10d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10da: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x10dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x10e0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x10e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10e9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x10ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x10f5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x10f8: mov_imm:
	regs[5] = 0xa24513cd, opcode= 0x02
0x10fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1101: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1104: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x110a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1116: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1119: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x111c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x111f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1122: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1125: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1128: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1131: mov_imm:
	regs[5] = 0x8414d843, opcode= 0x02
0x1137: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x113a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x113d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1140: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1143: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1146: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x114c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1152: mov_imm:
	regs[5] = 0xc5b89786, opcode= 0x02
0x1158: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x115b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1170: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x06
0x117c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1185: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x06
0x118e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1191: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1194: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1197: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x119b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11a0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x11a3: mov_imm:
	regs[5] = 0xf2e6108, opcode= 0x02
0x11a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11ac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x11af: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11b8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x11bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11c1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11cd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x11d0: mov_imm:
	regs[5] = 0xed3e93ea, opcode= 0x02
0x11d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x11dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11e8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x11ec: jmp_imm:
	pc += 0x1, opcode= 0x06
0x11f1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x11f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1200: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1203: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x06
0x120c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1215: mov_imm:
	regs[5] = 0xd5402fa9, opcode= 0x02
0x121b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x121e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1221: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1224: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1227: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x122a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x122d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1236: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1239: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x123c: mov_imm:
	regs[5] = 0x92f261e8, opcode= 0x02
0x1242: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1245: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1248: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x124e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1254: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x06
0x125d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1260: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1263: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x06
0x126c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x126f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1273: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1278: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x127b: mov_imm:
	regs[5] = 0x11686a5d, opcode= 0x02
0x1282: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1287: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x128a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x128d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1290: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1299: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12a5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x12a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12ab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x12ae: mov_imm:
	regs[5] = 0x89c7cb5e, opcode= 0x02
0x12b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12d2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x12d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x12d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12de: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x12e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12e4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x12ed: mov_imm:
	regs[5] = 0xa7c11d48, opcode= 0x02
0x12f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12f6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1302: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1305: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1308: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x130b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x130e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1312: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1317: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x131a: mov_imm:
	regs[5] = 0xa71aa781, opcode= 0x02
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1326: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1329: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x132c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1332: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1338: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1341: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1344: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1347: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1350: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1353: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1356: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x135a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x135f: mov_imm:
	regs[5] = 0xcc7265cf, opcode= 0x02
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x06
0x136b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x136e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1371: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x06
0x137a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x137d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1380: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1384: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1389: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x138c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1390: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1395: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1398: mov_imm:
	regs[5] = 0x2fc3974c, opcode= 0x02
0x139e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13a1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x13a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13b0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x13b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13bc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13c2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x13c5: mov_imm:
	regs[5] = 0x583dfa7f, opcode= 0x02
0x13cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13ce: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x13d1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x13d4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x13d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13dd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13e3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x13e6: mov_imm:
	regs[5] = 0x822fe770, opcode= 0x02
0x13ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13ef: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x13f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13fe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1401: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x06
0x140a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x06
0x141c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x141f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1422: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1425: mov_imm:
	regs[5] = 0x9b51b5ee, opcode= 0x02
0x142b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x142e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1437: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x143a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1443: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x06
0x144c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x144f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1452: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1455: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1458: mov_imm:
	regs[5] = 0x751ed0bf, opcode= 0x02
0x145e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1467: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x146a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1470: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1476: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1479: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x147c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1485: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1488: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x148b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1497: mov_imm:
	regs[5] = 0xa981219e, opcode= 0x02
0x149d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14a0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x14a3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x14a6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x14a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14af: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x14b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14bb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x14be: mov_imm:
	regs[5] = 0x2f9e9454, opcode= 0x02
0x14c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x14d0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14d6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14dc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x14df: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x14e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x14ee: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14f4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x14fd: mov_imm:
	regs[5] = 0x6c87be95, opcode= 0x02
0x1503: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1506: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1509: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x150c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x150f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1512: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1516: jmp_imm:
	pc += 0x1, opcode= 0x06
0x151b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1527: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x152a: mov_imm:
	regs[5] = 0xeefd09ec, opcode= 0x02
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1546: jmp_imm:
	pc += 0x1, opcode= 0x06
0x154b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1554: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x06
0x155d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1566: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1569: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x156c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x156f: mov_imm:
	regs[5] = 0x10be6784, opcode= 0x02
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1581: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x06
0x158a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x158d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1591: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1596: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1599: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x159c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15a5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x15a8: mov_imm:
	regs[5] = 0x43a1f7e, opcode= 0x02
0x15ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15b1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x15b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15cc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x15cf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15de: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x15e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15ea: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x15ed: mov_imm:
	regs[5] = 0x28bc0e5b, opcode= 0x02
0x15f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x15fc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x15ff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1602: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1605: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1608: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x160b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x160e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1611: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1614: mov_imm:
	regs[5] = 0x4479c09, opcode= 0x02
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1620: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1623: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1626: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x162c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1632: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1636: jmp_imm:
	pc += 0x1, opcode= 0x06
0x163b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1644: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1647: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x164a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1653: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1656: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1659: mov_imm:
	regs[5] = 0xb4b2c75b, opcode= 0x02
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1668: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x166b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x166e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1677: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1680: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1683: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1686: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1689: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1692: mov_imm:
	regs[5] = 0x40304624, opcode= 0x02
0x1698: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x169b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16b0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x16b3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x16b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16bc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x16bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16c2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16cb: mov_imm:
	regs[5] = 0x2619d9aa, opcode= 0x02
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16da: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x16dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x16ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16ef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x16f8: mov_imm:
	regs[5] = 0xbeaf9114, opcode= 0x02
0x16fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1701: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x170a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1710: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x06
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1726: jmp_imm:
	pc += 0x1, opcode= 0x06
0x172b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1731: mov_imm:
	regs[5] = 0x6d95bd5b, opcode= 0x02
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x06
0x173d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1740: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1743: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x174f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1752: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x06
0x175e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1761: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1764: mov_imm:
	regs[5] = 0x8bcbe916, opcode= 0x02
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1770: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1773: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1776: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x177c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1782: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1785: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1791: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1794: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1797: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17a0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x17a3: mov_imm:
	regs[5] = 0xe0d290e6, opcode= 0x02
0x17a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17ac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17b5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17be: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x17c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17c7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x17ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17cd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x17d0: mov_imm:
	regs[5] = 0x69696865, opcode= 0x02
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17df: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x17e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x06
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x17f7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1806: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1809: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x180c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x180f: mov_imm:
	regs[5] = 0xee975109, opcode= 0x02
0x1815: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1818: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1821: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x06
0x182a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1836: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1839: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1842: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x06
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1854: mov_imm:
	regs[5] = 0x961ed188, opcode= 0x02
0x185a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1863: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1866: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x186c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1878: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x187b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x187e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1887: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x188a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x188d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1890: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1894: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1899: mov_imm:
	regs[5] = 0x88856756, opcode= 0x02
0x189f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18a2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x18a6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x18ab: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x18ae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x18b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x18ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18bd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18c3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x18cc: mov_imm:
	regs[5] = 0xff046db6, opcode= 0x02
0x18d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x18d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x06
0x18e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18ea: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x18ed: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18f6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x18ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1902: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1905: mov_imm:
	regs[5] = 0xd7bd96fe, opcode= 0x02
0x190b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x190e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1911: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1914: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1917: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x191a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1923: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1926: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1929: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x192c: mov_imm:
	regs[5] = 0x8364dc87, opcode= 0x02
0x1932: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1935: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1938: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1953: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1956: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1959: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x195f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1965: mov_imm:
	regs[5] = 0x13beb492, opcode= 0x02
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1977: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1980: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1983: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1986: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x198c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x198f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1992: mov_imm:
	regs[5] = 0xb8ce59f4, opcode= 0x02
0x1998: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19b3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x19b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19c2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x19c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19c8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x19cb: mov_imm:
	regs[5] = 0x6956dca0, opcode= 0x02
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19da: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x19dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x19e0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x19e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19ef: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x19f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x19fb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x19fe: mov_imm:
	regs[5] = 0x843e6798, opcode= 0x02
0x1a04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a07: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a10: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a16: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a1c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1a1f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1a22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a28: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a34: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1a37: mov_imm:
	regs[5] = 0x7ba53b57, opcode= 0x02
0x1a3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a40: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1a43: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1a46: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1a49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a4f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a5b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a64: mov_imm:
	regs[5] = 0xb223f15f, opcode= 0x02
0x1a6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a6d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a70: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a76: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a7c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1a7f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1a82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a86: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a94: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1a9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1aa0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1aa3: mov_imm:
	regs[5] = 0xd67ef940, opcode= 0x02
0x1aa9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1aac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ab5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1ab8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1abb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1abe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ac1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1aca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ad3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1adc: mov_imm:
	regs[5] = 0x8a57334a, opcode= 0x02
0x1ae2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1aeb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1aee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1afa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b00: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1b03: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b1e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b21: mov_imm:
	regs[5] = 0x3375d371, opcode= 0x02
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b4b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b51: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b5a: mov_imm:
	regs[5] = 0x83a8b889, opcode= 0x02
0x1b60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b69: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b6d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b72: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b78: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b7e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1b81: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1b84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1b8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b90: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b96: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b99: mov_imm:
	regs[5] = 0x8219ec6, opcode= 0x02
0x1b9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ba2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ba5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1bae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1bb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1bb7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1bba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bbd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1bc0: mov_imm:
	regs[5] = 0xc66b6d5a, opcode= 0x02
0x1bc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bc9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1bcc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bd2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bd8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1bdb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1bde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1be1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1bea: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1bed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bf0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1bf3: mov_imm:
	regs[5] = 0x77b57eb1, opcode= 0x02
0x1bf9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c02: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c05: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1c08: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1c0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c1d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c24: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c29: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c2c: mov_imm:
	regs[5] = 0x9092e0d4, opcode= 0x02
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c41: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c44: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c4a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c56: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1c59: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1c5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c60: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c68: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c6e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c71: mov_imm:
	regs[5] = 0x2d0d471a, opcode= 0x02
0x1c78: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c80: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c84: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c89: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1c8c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1c8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1c98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c9c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ca1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ca4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ca8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1cad: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1cb0: mov_imm:
	regs[5] = 0xf4e33242, opcode= 0x02
0x1cb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1cbf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1cc8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cd4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1cd7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1cda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ce0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ce4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ce9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cec: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1cef: mov_imm:
	regs[5] = 0x7fe378d4, opcode= 0x02
0x1cf5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cf8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1cfb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1cfe: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1d01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d05: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d0d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d13: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d1c: mov_imm:
	regs[5] = 0x5c062be1, opcode= 0x02
0x1d22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d25: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d34: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d3a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d43: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d64: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1d6d: mov_imm:
	regs[5] = 0xbaa353dc, opcode= 0x02
0x1d73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d76: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d85: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d8b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d8e: mov_imm:
	regs[5] = 0x4de0b51a, opcode= 0x02
0x1d94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d97: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d9a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1db2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1dbb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1dbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1dc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1dca: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1dcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1dd0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1dd9: mov_imm:
	regs[5] = 0x7b22e082, opcode= 0x02
0x1de0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1de5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1de8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1df4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1df7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1dfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1dfd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e03: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e06: mov_imm:
	regs[5] = 0x28ce126c, opcode= 0x02
0x1e0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e0f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e12: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e1e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e24: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1e27: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e36: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e3a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e42: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e45: mov_imm:
	regs[5] = 0x521ff380, opcode= 0x02
0x1e4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e54: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e57: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1e5a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1e5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e63: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e75: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e78: mov_imm:
	regs[5] = 0x92c5ec31, opcode= 0x02
0x1e7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1e87: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e90: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e96: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1e99: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ea2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1eab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1eae: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1eb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1eb4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1eb8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ebd: mov_imm:
	regs[5] = 0x9aad92b0, opcode= 0x02
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ec9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ecc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ecf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ed8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1edb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ede: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ee4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ee7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1eea: mov_imm:
	regs[5] = 0xe2207b6e, opcode= 0x02
0x1ef0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ef3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ef6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1efc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f08: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1f0b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1f0f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f20: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f32: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f3b: mov_imm:
	regs[5] = 0xebb92b43, opcode= 0x02
0x1f41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f44: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1f48: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f4d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1f50: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1f53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f5f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f6b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f74: mov_imm:
	regs[5] = 0xc59d8c80, opcode= 0x02
0x1f7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f7d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f80: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1f8c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f92: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1f95: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1f98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fa1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1fa4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1fa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fb0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fb9: mov_imm:
	regs[5] = 0x9cc1c28a, opcode= 0x02
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fc8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fd1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1fd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fdb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1fe3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1fe6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x1ff8: mov_imm:
	regs[5] = 0x340212a0, opcode= 0x02
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2007: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x200a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2010: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2016: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2019: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x201c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2028: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x202b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x202e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2031: mov_imm:
	regs[5] = 0xfacf6cb1, opcode= 0x02
0x2037: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2040: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2044: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2049: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x204c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x204f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2052: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2055: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2058: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x205b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x205e: mov_imm:
	regs[5] = 0x7f937822, opcode= 0x02
0x2064: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2067: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x206a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2070: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x06
0x207c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x207f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2088: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x208b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x208e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2091: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2094: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x06
0x209d: mov_imm:
	regs[5] = 0x5583d9f4, opcode= 0x02
0x20a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20ac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x20af: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x20b2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x20b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20c1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20c7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20d0: mov_imm:
	regs[5] = 0x3044c251, opcode= 0x02
0x20d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x20dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20e8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x20eb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x06
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20fa: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2100: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2109: mov_imm:
	regs[5] = 0xe40b2e76, opcode= 0x02
0x210f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2112: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x06
0x211b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x211e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2127: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x212a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2133: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x06
0x213c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x213f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2142: mov_imm:
	regs[5] = 0x64b66f95, opcode= 0x02
0x2148: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x214b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2160: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2163: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2166: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x216f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2178: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2187: mov_imm:
	regs[5] = 0x90447b5f, opcode= 0x02
0x218d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2190: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2199: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x219c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x219f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21a5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21ab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x21ae: mov_imm:
	regs[5] = 0xe13022b0, opcode= 0x02
0x21b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x21ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21c6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x06
0x21cf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x21d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x21de: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21e4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x21e7: mov_imm:
	regs[5] = 0x3c6e805c, opcode= 0x02
0x21ee: jmp_imm:
	pc += 0x1, opcode= 0x06
0x21f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21f7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x21fc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x21ff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2202: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x06
0x220b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x220e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2217: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x221a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x221d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2220: mov_imm:
	regs[5] = 0x910990d, opcode= 0x02
0x2226: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2229: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x222c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2232: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2238: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2241: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2244: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2247: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x224a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x224d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2250: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2259: mov_imm:
	regs[5] = 0x732fa88e, opcode= 0x02
0x225f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2262: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2265: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2268: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x226b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2274: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2277: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x227a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x227d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2286: mov_imm:
	regs[5] = 0xad766897, opcode= 0x02
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2292: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x229e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22a4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x22a7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x22aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22b0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22b6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x22ba: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22bf: mov_imm:
	regs[5] = 0x2268f654, opcode= 0x02
0x22c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22c8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x22cb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22ea: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22ef: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x22f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22fb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x22fe: mov_imm:
	regs[5] = 0x4bd3455b, opcode= 0x02
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x06
0x230d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2310: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2316: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2331: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x06
0x233a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x233d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2340: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2343: mov_imm:
	regs[5] = 0xc7b6be50, opcode= 0x02
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x234f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2352: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x06
0x235b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2364: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2367: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x236a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x236d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2376: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2379: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2382: mov_imm:
	regs[5] = 0x3e55115c, opcode= 0x02
0x2388: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x238b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2394: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x239a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23a0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x23a4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23c4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x23c7: mov_imm:
	regs[5] = 0x6fab7f07, opcode= 0x02
0x23ce: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23d6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x23d9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x23e2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x23e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23eb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23f1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x23f4: mov_imm:
	regs[5] = 0xc6b5c07, opcode= 0x02
0x23fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23fd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2400: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2406: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x240c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x240f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2418: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x241b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x241e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2422: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2427: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x242a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x242d: mov_imm:
	regs[5] = 0x3693d709, opcode= 0x02
0x2433: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2436: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2439: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x243c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2440: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2445: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2448: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x244b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x244e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2451: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2454: mov_imm:
	regs[5] = 0x5e0a0bfa, opcode= 0x02
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2460: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2469: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x246c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2472: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2478: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x247b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x247e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2481: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2484: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2487: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x248a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x248d: mov_imm:
	regs[5] = 0xc5bc7262, opcode= 0x02
0x2493: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2496: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2499: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x249c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x249f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24a5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24b1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x24b4: mov_imm:
	regs[5] = 0xebd1c6b0, opcode= 0x02
0x24ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24c3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24cc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24de: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x24e1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x24e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24ea: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x24ee: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24f6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x24ff: mov_imm:
	regs[5] = 0xbefcbaea, opcode= 0x02
0x2505: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2508: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x250b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x250e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2511: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x06
0x251a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x251d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2526: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2529: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x252c: mov_imm:
	regs[5] = 0xcf8ce5e0, opcode= 0x02
0x2532: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x06
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x253e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2544: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2559: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x255c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x255f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2562: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2565: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2568: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x256b: mov_imm:
	regs[5] = 0x732d12ac, opcode= 0x02
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2574: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x257a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x257d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2580: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2583: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x06
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x258f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2592: mov_imm:
	regs[5] = 0x29baad9d, opcode= 0x02
0x2598: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x259b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x259e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25aa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25b3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25c2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x25c5: mov_imm:
	regs[5] = 0x55679a81, opcode= 0x02
0x25cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25ce: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x25d1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x25d4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x25d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25e3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x25f5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x25f8: mov_imm:
	regs[5] = 0x849ba671, opcode= 0x02
0x25fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2601: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2604: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2610: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2616: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x261a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x261f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2622: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x06
0x262b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x262e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x06
0x263d: mov_imm:
	regs[5] = 0x44327c3a, opcode= 0x02
0x2643: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2646: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2649: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x264c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x264f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2652: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2655: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x06
0x265e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2661: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2664: mov_imm:
	regs[5] = 0x6bc45758, opcode= 0x02
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2670: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2673: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2676: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2682: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2688: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x268b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x268e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2691: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2694: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2697: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x269a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x269d: mov_imm:
	regs[5] = 0x5033fad, opcode= 0x02
0x26a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26ac: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26b5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x26bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26c7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x26ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26cd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x26d0: mov_imm:
	regs[5] = 0xf648c556, opcode= 0x02
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26df: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x26e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26ee: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x26f1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x26f5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x26fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2700: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2703: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2706: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2709: mov_imm:
	regs[5] = 0xf0bb466e, opcode= 0x02
0x270f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2712: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2715: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2718: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x271b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x271f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2724: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2728: jmp_imm:
	pc += 0x1, opcode= 0x06
0x272d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2736: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x273f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2742: mov_imm:
	regs[5] = 0x2a74af2c, opcode= 0x02
0x2748: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x274b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2754: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x275a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2766: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2775: mov_imm:
	regs[5] = 0x7bb38d5d, opcode= 0x02
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x277e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2781: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2784: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x06
0x278d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2790: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2793: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2796: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2799: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x279c: mov_imm:
	regs[5] = 0x21dc0b66, opcode= 0x02
0x27a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27ab: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x27ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27c0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x27c3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x27c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27d2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x27d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27d8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x27db: mov_imm:
	regs[5] = 0x4993713e, opcode= 0x02
0x27e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x27e7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x27ea: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x27ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x27f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27f9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x27fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27ff: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2808: mov_imm:
	regs[5] = 0x1edce382, opcode= 0x02
0x280e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2811: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2814: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x281a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2820: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2823: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2826: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2829: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x282c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x282f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2832: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2835: mov_imm:
	regs[5] = 0xc3f0f1fa, opcode= 0x02
0x283b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x283e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2847: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x284a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x284d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2850: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2853: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2856: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2859: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x285c: mov_imm:
	regs[5] = 0x46629cb9, opcode= 0x02
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x06
0x286e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2874: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2880: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2889: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x288d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2892: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2895: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2898: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28a4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28ad: mov_imm:
	regs[5] = 0xf8a51e41, opcode= 0x02
0x28b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28bc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28c5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28ce: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x28d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28dd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x28e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28e9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x28ec: mov_imm:
	regs[5] = 0x53e87d6a, opcode= 0x02
0x28f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x28f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2904: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x06
0x290d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2910: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2913: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2916: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2919: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x291c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x291f: mov_imm:
	regs[5] = 0x6a76caa8, opcode= 0x02
0x2925: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2928: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x292b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x292e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2931: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2934: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2937: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x293a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x293d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2940: mov_imm:
	regs[5] = 0x47ed0383, opcode= 0x02
0x2946: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x294f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2952: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2958: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x295e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2967: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2970: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2973: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2976: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2979: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x297c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x297f: mov_imm:
	regs[5] = 0x2baddfff, opcode= 0x02
0x2985: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2988: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x298b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x298e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2991: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2994: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2997: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x299a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x299e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29a3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x29a6: mov_imm:
	regs[5] = 0xb7199618, opcode= 0x02
0x29ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29b5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x29b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29c4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x29c7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x29ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29d6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x29d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29dc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x29e5: mov_imm:
	regs[5] = 0x9fe6fbe2, opcode= 0x02
0x29eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29ee: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x29f1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x29f4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x29f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a03: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a09: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a12: mov_imm:
	regs[5] = 0x7e0d2d2f, opcode= 0x02
0x2a18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a1b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a24: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a30: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2a34: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a39: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2a3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a40: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a4e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a54: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a57: mov_imm:
	regs[5] = 0xf2977a76, opcode= 0x02
0x2a5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a60: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a63: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a6c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2a6f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2a78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a7b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a81: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a84: mov_imm:
	regs[5] = 0x609d9dd8, opcode= 0x02
0x2a8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a8d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a96: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a9c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2a9f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2aa2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2aa5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2aa8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2aab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2aae: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ab1: mov_imm:
	regs[5] = 0x4f3211c0, opcode= 0x02
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2abd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ac0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ac3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2ac6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2ac9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ad5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ad8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2adc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ae1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ae4: mov_imm:
	regs[5] = 0x380f9fba, opcode= 0x02
0x2aea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2aed: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2af0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2afc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b05: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2b08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b0e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b14: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b17: mov_imm:
	regs[5] = 0xb3a294c0, opcode= 0x02
0x2b1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b20: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b23: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2b26: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b3b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b42: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b47: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b4a: mov_imm:
	regs[5] = 0x8e3b67ad, opcode= 0x02
0x2b50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b53: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b56: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b5c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b62: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2b66: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b6b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2b6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b7a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b86: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b8f: mov_imm:
	regs[5] = 0x32bb3d68, opcode= 0x02
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2b9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b9e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ba1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2ba4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2ba7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2baa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2bad: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2bb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bb3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2bb6: mov_imm:
	regs[5] = 0xb3bfad2b, opcode= 0x02
0x2bbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2bc5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2bce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bd4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2be0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2be9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2bf2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2bf5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2bfe: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c0a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c0d: mov_imm:
	regs[5] = 0x8918645f, opcode= 0x02
0x2c13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c16: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c19: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2c1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c2b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c31: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c34: mov_imm:
	regs[5] = 0x6b850fc8, opcode= 0x02
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c3d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c40: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c46: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c4c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c55: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c6a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c6d: mov_imm:
	regs[5] = 0xdd4061b, opcode= 0x02
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c7c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c7f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2c82: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2c85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c91: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2c9d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ca0: mov_imm:
	regs[5] = 0xa4798a51, opcode= 0x02
0x2ca6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ca9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2cac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2cb2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cbe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2cc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cca: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ccd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cd0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cd9: mov_imm:
	regs[5] = 0x430e23b, opcode= 0x02
0x2cdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ce2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ce5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2ce8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2cfd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d03: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d06: mov_imm:
	regs[5] = 0xcdcd1d37, opcode= 0x02
0x2d0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d15: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d30: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2d33: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2d36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d42: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d48: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d4c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d51: mov_imm:
	regs[5] = 0xf0e53d06, opcode= 0x02
0x2d57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d5a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2d5d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2d60: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2d63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d69: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d6f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d72: mov_imm:
	regs[5] = 0xe744dc6b, opcode= 0x02
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d87: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2d90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d96: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d9d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2dab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2dae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2db1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2db4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2dbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dc0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2dc3: mov_imm:
	regs[5] = 0x90c2e4b7, opcode= 0x02
0x2dc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dcc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2dcf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2dd2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2dd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2dd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2de1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2de4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2de7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2df0: mov_imm:
	regs[5] = 0xfdcd281e, opcode= 0x02
0x2df6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2df9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2dfc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e14: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2e17: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2e1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e26: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e2c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e2f: mov_imm:
	regs[5] = 0x7eeb2458, opcode= 0x02
0x2e35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e38: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e3b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2e3e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2e42: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e53: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e5f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e62: mov_imm:
	regs[5] = 0xf072612f, opcode= 0x02
0x2e68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e71: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2e75: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e7a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e80: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e86: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2e89: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2e92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e98: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e9c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ea1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ea4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ea7: mov_imm:
	regs[5] = 0x9b4a6381, opcode= 0x02
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2eb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ebc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ebf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2ec2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ecb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ed4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ed7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2eda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2edd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ee0: mov_imm:
	regs[5] = 0x69ceb060, opcode= 0x02
0x2ee6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ee9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ef2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ef8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2efe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2f01: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2f04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f0a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f16: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f1f: mov_imm:
	regs[5] = 0xe34307bb, opcode= 0x02
0x2f26: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f2e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f31: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2f34: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2f37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f3d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f49: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2f4c: mov_imm:
	regs[5] = 0x26cc37f, opcode= 0x02
0x2f52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f55: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2f58: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f5e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f64: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2f68: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f6d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2f82: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f88: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f8b: mov_imm:
	regs[5] = 0x1d04ac2b, opcode= 0x02
0x2f91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f94: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f97: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fa0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2fa4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fb2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fbb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2fbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fc1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2fc4: mov_imm:
	regs[5] = 0x3bdeebe, opcode= 0x02
0x2fca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fcd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2fd0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fd6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fdc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2fe0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fe5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2fee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x2ff7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ffa: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ffd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3000: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3003: mov_imm:
	regs[5] = 0xa17d22c4, opcode= 0x02
0x3009: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x300c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x300f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3013: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3018: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3021: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3024: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3027: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x302a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x302d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3036: mov_imm:
	regs[5] = 0xdccc6ab1, opcode= 0x02
0x303c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x303f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3048: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x304e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3054: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x06
0x305d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3060: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3063: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3066: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3069: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x306c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3075: mov_imm:
	regs[5] = 0xa763b15, opcode= 0x02
0x307b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x307e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3081: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3084: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x06
0x308d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3096: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3099: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x309c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30a5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x30a8: mov_imm:
	regs[5] = 0x54b8df84, opcode= 0x02
0x30ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x30ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30cc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x30cf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x30d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30d8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30de: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x30e1: mov_imm:
	regs[5] = 0x6cd90428, opcode= 0x02
0x30e8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x30ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30f0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x30f3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x30f6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x30f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3102: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3105: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3108: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x310b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x310e: mov_imm:
	regs[5] = 0xae236cc3, opcode= 0x02
0x3114: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3117: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x311b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3120: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3126: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x312c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3135: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3138: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x313b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x313e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3141: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3144: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3147: mov_imm:
	regs[5] = 0x86f99406, opcode= 0x02
0x314d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3150: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3153: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3156: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3159: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x315c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x315f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3162: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x06
0x316b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x316e: mov_imm:
	regs[5] = 0x5eeef56, opcode= 0x02
0x3174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3177: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x317a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3192: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3195: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3198: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x319b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x319e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x31a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31a4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x31a7: mov_imm:
	regs[5] = 0x68dc6eb4, opcode= 0x02
0x31ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31b0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x31b3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x31b6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x31b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31bf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31cb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x31ce: mov_imm:
	regs[5] = 0x845ccef6, opcode= 0x02
0x31d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31d7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x31da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31ed: jmp_imm:
	pc += 0x1, opcode= 0x06
0x31f2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x31f5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x31f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31fe: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3202: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3207: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x320a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x320d: mov_imm:
	regs[5] = 0x3c6fc65, opcode= 0x02
0x3213: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3216: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x321f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3222: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3225: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3228: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x322b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x322e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3231: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3234: mov_imm:
	regs[5] = 0xaeb0e6c9, opcode= 0x02
0x323a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x323d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3240: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3246: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3252: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3255: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x06
0x325e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3261: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3264: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3267: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x326a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x326d: mov_imm:
	regs[5] = 0x1bb8b093, opcode= 0x02
0x3273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3276: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3279: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x327c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x327f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3285: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3289: jmp_imm:
	pc += 0x1, opcode= 0x06
0x328e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3291: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3294: mov_imm:
	regs[5] = 0xb24f8d7f, opcode= 0x02
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32a3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32b2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32b8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x32bb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x32be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32ca: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x32cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32d6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x32d9: mov_imm:
	regs[5] = 0x8414bce0, opcode= 0x02
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32ee: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x32f1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x32fa: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3309: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x330c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x330f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3312: mov_imm:
	regs[5] = 0x83696f82, opcode= 0x02
0x3318: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x331b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x331e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3324: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x332a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3333: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3336: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3339: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x333c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3345: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3348: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x334b: mov_imm:
	regs[5] = 0xf66e9e38, opcode= 0x02
0x3351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x06
0x335a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x335e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3363: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x06
0x336c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3381: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x06
0x338d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3390: mov_imm:
	regs[5] = 0xbc947edb, opcode= 0x02
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3399: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33ae: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x33b1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x33c0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33cc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x33cf: mov_imm:
	regs[5] = 0xdaa148a3, opcode= 0x02
0x33d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x33f3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33f9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x33fc: mov_imm:
	regs[5] = 0x7415836d, opcode= 0x02
0x3402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3405: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3408: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3414: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x341a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x341e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3423: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3429: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x342c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x342f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3432: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3435: mov_imm:
	regs[5] = 0x2d8a4099, opcode= 0x02
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3444: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3447: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x344a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x344e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3453: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3456: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3459: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x345c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x345f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3468: mov_imm:
	regs[5] = 0xa309af45, opcode= 0x02
0x346e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3471: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3475: jmp_imm:
	pc += 0x1, opcode= 0x06
0x347a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3480: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x06
0x348c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x348f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3498: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x349b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x349e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x34a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34a4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x34a7: mov_imm:
	regs[5] = 0x3ad7b3cc, opcode= 0x02
0x34ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x06
0x34b6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x34b9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x34bc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x34bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34c5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x34c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34cb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x34ce: mov_imm:
	regs[5] = 0xd93cfdaa, opcode= 0x02
0x34d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34d7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x06
0x34e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34ec: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x34ef: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x34f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34f8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x34fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34fe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3501: mov_imm:
	regs[5] = 0xac9fe890, opcode= 0x02
0x3508: jmp_imm:
	pc += 0x1, opcode= 0x06
0x350d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3516: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3519: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x351d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3522: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3525: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3528: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x352c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3531: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3534: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3537: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x353a: mov_imm:
	regs[5] = 0xfd04ac77, opcode= 0x02
0x3540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3543: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x06
0x354c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3552: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x06
0x355e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3561: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3564: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3567: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x356a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x356e: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3576: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3579: mov_imm:
	regs[5] = 0x8a1d4e4a, opcode= 0x02
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3588: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x358b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3594: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3597: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35a3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x35a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35af: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x35b2: mov_imm:
	regs[5] = 0xafb3b381, opcode= 0x02
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35c1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35ca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35d0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35d6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x35d9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x35dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35e8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x06
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x35fd: mov_imm:
	regs[5] = 0xad54c672, opcode= 0x02
0x3603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3606: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3609: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x360c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x360f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3612: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3615: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3618: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x361b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x361e: mov_imm:
	regs[5] = 0x11e65172, opcode= 0x02
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x06
0x362a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x362d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3630: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3636: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3642: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3645: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3648: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x364b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3654: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3658: jmp_imm:
	pc += 0x1, opcode= 0x06
0x365d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3660: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3663: mov_imm:
	regs[5] = 0x45b4c467, opcode= 0x02
0x366a: jmp_imm:
	pc += 0x1, opcode= 0x06
0x366f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3672: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3675: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3678: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x367b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x367e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3681: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3684: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x06
0x368d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3690: mov_imm:
	regs[5] = 0x18dae1ed, opcode= 0x02
0x3697: jmp_imm:
	pc += 0x1, opcode= 0x06
0x369c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36a0: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36a5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x36a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36c0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x36c3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x36c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36cc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x36cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36d8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x36db: mov_imm:
	regs[5] = 0xbad1edb0, opcode= 0x02
0x36e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x06
0x36ed: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x36f0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x36f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36f9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x36fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3705: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3708: mov_imm:
	regs[5] = 0xde0acb06, opcode= 0x02
0x370e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3711: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3714: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x371a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3720: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3724: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3729: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x372c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x372f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3732: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3735: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3738: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x373c: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3741: mov_imm:
	regs[5] = 0x75d665da, opcode= 0x02
0x3747: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x06
0x3750: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3753: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3756: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3759: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x375c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x375f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3762: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3765: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3768: mov_imm:
	regs[5] = 0x6c4a814e, opcode= 0x02
0x376e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3771: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3774: mov_imm:
	regs[30] = 0x858e6cf8, opcode= 0x02
0x377a: mov_imm:
	regs[31] = 0x1d1137e8, opcode= 0x02
0x3780: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x3783: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
