Return-Path: <kvmarm-bounces@lists.cs.columbia.edu>
X-Original-To: lists+kvmarm@lfdr.de
Delivered-To: lists+kvmarm@lfdr.de
Received: from mm01.cs.columbia.edu (mm01.cs.columbia.edu [128.59.11.253])
	by mail.lfdr.de (Postfix) with ESMTP id 975E850199E
	for <lists+kvmarm@lfdr.de>; Thu, 14 Apr 2022 19:06:10 +0200 (CEST)
Received: from localhost (localhost [127.0.0.1])
	by mm01.cs.columbia.edu (Postfix) with ESMTP id CFD934B139;
	Thu, 14 Apr 2022 13:06:09 -0400 (EDT)
X-Virus-Scanned: at lists.cs.columbia.edu
X-Spam-Flag: NO
X-Spam-Score: -1.787
X-Spam-Level: 
X-Spam-Status: No, score=-1.787 required=6.1 tests=[BAYES_00=-1.9,
	DKIM_ADSP_CUSTOM_MED=0.001, DKIM_SIGNED=0.1,
	RCVD_IN_DNSWL_BLOCKED=0.001, T_DKIM_INVALID=0.01, URIBL_BLOCKED=0.001]
	autolearn=unavailable
Authentication-Results: mm01.cs.columbia.edu (amavisd-new); dkim=softfail
	(fail, message has been altered) header.i=@google.com
Received: from mm01.cs.columbia.edu ([127.0.0.1])
	by localhost (mm01.cs.columbia.edu [127.0.0.1]) (amavisd-new, port 10024)
	with ESMTP id sgdKcvsNjbA5; Thu, 14 Apr 2022 13:06:09 -0400 (EDT)
Received: from mm01.cs.columbia.edu (localhost [127.0.0.1])
	by mm01.cs.columbia.edu (Postfix) with ESMTP id 200FC4B0BD;
	Thu, 14 Apr 2022 13:06:08 -0400 (EDT)
Received: from localhost (localhost [127.0.0.1])
 by mm01.cs.columbia.edu (Postfix) with ESMTP id AD36B411C7
 for <kvmarm@lists.cs.columbia.edu>; Thu, 14 Apr 2022 13:06:06 -0400 (EDT)
X-Virus-Scanned: at lists.cs.columbia.edu
Received: from mm01.cs.columbia.edu ([127.0.0.1])
 by localhost (mm01.cs.columbia.edu [127.0.0.1]) (amavisd-new, port 10024)
 with ESMTP id 3Pck2z8EvYKg for <kvmarm@lists.cs.columbia.edu>;
 Thu, 14 Apr 2022 13:06:05 -0400 (EDT)
Received: from mail-yw1-f169.google.com (mail-yw1-f169.google.com
 [209.85.128.169])
 by mm01.cs.columbia.edu (Postfix) with ESMTPS id 0D1A740C29
 for <kvmarm@lists.cs.columbia.edu>; Thu, 14 Apr 2022 13:06:04 -0400 (EDT)
Received: by mail-yw1-f169.google.com with SMTP id
 00721157ae682-2eafabbc80aso61660087b3.11
 for <kvmarm@lists.cs.columbia.edu>; Thu, 14 Apr 2022 10:06:04 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=8FncpDyJrwuRFXzkHfkmw8cO+5rJ1nS25HZyNzVQgAo=;
 b=PtJy3Lbs9qxhKHo4bC+JW5ENQp8QM/Fhk0uFaKKp4Us40fcytDYKYxqaKd+HvOdHJe
 mwpqwomNyt4F+DDGcba+5PScYUXoQFHp8n8oUXpGtkI6dl+9j+VfSs/cAVu3sBK1dgue
 kq5sB1+qlIHk/SaKOE60hkI1SIJkpEPz4r7s6J1nc33db7bxfPw3VRGZoUGyyk3G14et
 UOk2lINkmfc8MQcMxf3PvDXsArabjognSaiOm/nNrymeZghKMPpUX6FZql6ABryE+DJR
 hIpGxVjrTHh2ICNtqKdAolHnZdkdby+nzgx6cON+t+3IZwuAyShGziM2VH8zbKKFl3m5
 V91g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=8FncpDyJrwuRFXzkHfkmw8cO+5rJ1nS25HZyNzVQgAo=;
 b=z1ks8ZgSkSN54UUeztk7s18Bz1wDYkVwplcTwc5tZE/vM2YIiP2EV2F+21Le/qG/pe
 cTGt8LVzkOPqpaSmSsSztxef9BNFgSi3T7zaJLdwaCNWKrfnpof7k7YVWj63R2XxG7wI
 bz0Bevi72g4c4m1R9waJH7aYnUGyyZjvjhs7LnVYcJupTWDdKkzxmEwzUQAvBusBI4NJ
 42mu3Jn4xnoTRMXxTXyCH0OJSG7aJmFi4db9cSMLpSIz/0+1XKM09b8NOoF/pozwnVdc
 yAZxZCa6f3e7GT9FwvKc+T985Hhs2SmOcKOQqP+3GwUE7DepMSJmc767vQG/uzYVCEDj
 H+hA==
X-Gm-Message-State: AOAM531FGXmi5bfCPTcVYkHrEeRbe7VxbVtVUyAYR2ml0qWwIQfpm/T2
 PG7CN6+JMS/EooucSbaZScFbkb05kizJwhpcKcBs/A==
X-Google-Smtp-Source: ABdhPJxcXSYpARM6hoHSfqy8G8TnHxliR+byMigSHHxsIZtKlKpvYWzcA7P5xAs10k0rRnNkaXCMt8hDZ/OGAWZKvQ0=
X-Received: by 2002:a81:58c1:0:b0:2eb:faf0:1e25 with SMTP id
 m184-20020a8158c1000000b002ebfaf01e25mr2693077ywb.311.1649955964102; Thu, 14
 Apr 2022 10:06:04 -0700 (PDT)
MIME-Version: 1.0
References: <20220407011605.1966778-1-rananta@google.com>
 <20220407011605.1966778-5-rananta@google.com>
 <06b7539f-c5c0-843d-7617-a35a9f1d0e60@redhat.com>
 <CAJHc60y_rbTd4uX6aZCkt_P46EgM4QKXg5YXGzit3oweSzh8Sg@mail.gmail.com>
 <b01164d2-4c2a-0c7b-3837-35e95fb1b14c@redhat.com>
In-Reply-To: <b01164d2-4c2a-0c7b-3837-35e95fb1b14c@redhat.com>
From: Raghavendra Rao Ananta <rananta@google.com>
Date: Thu, 14 Apr 2022 10:05:52 -0700
Message-ID: <CAJHc60waHRxx54e1ki-NUvOfpBrdZxm1Et8g5K0k=qTE6nhTcQ@mail.gmail.com>
Subject: Re: [PATCH v5 04/10] KVM: arm64: Add vendor hypervisor firmware
 register
To: Gavin Shan <gshan@redhat.com>
Cc: kvm@vger.kernel.org, Marc Zyngier <maz@kernel.org>,
 Peter Shier <pshier@google.com>, linux-kernel@vger.kernel.org,
 Will Deacon <will@kernel.org>, Catalin Marinas <catalin.marinas@arm.com>,
 Paolo Bonzini <pbonzini@redhat.com>, kvmarm@lists.cs.columbia.edu,
 linux-arm-kernel@lists.infradead.org
X-BeenThere: kvmarm@lists.cs.columbia.edu
X-Mailman-Version: 2.1.14
Precedence: list
List-Id: Where KVM/ARM decisions are made <kvmarm.lists.cs.columbia.edu>
List-Unsubscribe: <https://lists.cs.columbia.edu/mailman/options/kvmarm>,
 <mailto:kvmarm-request@lists.cs.columbia.edu?subject=unsubscribe>
List-Archive: <https://lists.cs.columbia.edu/pipermail/kvmarm>
List-Post: <mailto:kvmarm@lists.cs.columbia.edu>
List-Help: <mailto:kvmarm-request@lists.cs.columbia.edu?subject=help>
List-Subscribe: <https://lists.cs.columbia.edu/mailman/listinfo/kvmarm>,
 <mailto:kvmarm-request@lists.cs.columbia.edu?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: kvmarm-bounces@lists.cs.columbia.edu
Sender: kvmarm-bounces@lists.cs.columbia.edu

On Wed, Apr 13, 2022 at 6:04 PM Gavin Shan <gshan@redhat.com> wrote:
>
> Hi Raghavendra,
>
> On 4/14/22 12:59 AM, Raghavendra Rao Ananta wrote:
> > On Tue, Apr 12, 2022 at 8:59 PM Gavin Shan <gshan@redhat.com> wrote:
> >> On 4/7/22 9:15 AM, Raghavendra Rao Ananta wrote:
> >>> Introduce the firmware register to hold the vendor specific
> >>> hypervisor service calls (owner value 6) as a bitmap. The
> >>> bitmap represents the features that'll be enabled for the
> >>> guest, as configured by the user-space. Currently, this
> >>> includes support for KVM-vendor features, and Precision Time
> >>> Protocol (PTP), represented by bit-0 and bit-1 respectively.
> >>>
> >>> Signed-off-by: Raghavendra Rao Ananta <rananta@google.com>
> >>> ---
> >>>    arch/arm64/include/asm/kvm_host.h |  2 ++
> >>>    arch/arm64/include/uapi/asm/kvm.h |  4 ++++
> >>>    arch/arm64/kvm/hypercalls.c       | 21 +++++++++++++++++----
> >>>    include/kvm/arm_hypercalls.h      |  4 ++++
> >>>    4 files changed, 27 insertions(+), 4 deletions(-)
> >>>
> >>> diff --git a/arch/arm64/include/asm/kvm_host.h b/arch/arm64/include/asm/kvm_host.h
> >>> index 20165242ebd9..b79161bad69a 100644
> >>> --- a/arch/arm64/include/asm/kvm_host.h
> >>> +++ b/arch/arm64/include/asm/kvm_host.h
> >>> @@ -106,10 +106,12 @@ struct kvm_arch_memory_slot {
> >>>     *
> >>>     * @std_bmap: Bitmap of standard secure service calls
> >>>     * @std_hyp_bmap: Bitmap of standard hypervisor service calls
> >>> + * @vendor_hyp_bmap: Bitmap of vendor specific hypervisor service calls
> >>>     */
> >>>    struct kvm_smccc_features {
> >>>        u64 std_bmap;
> >>>        u64 std_hyp_bmap;
> >>> +     u64 vendor_hyp_bmap;
> >>>    };
> >>>
> >>>    struct kvm_arch {
> >>> diff --git a/arch/arm64/include/uapi/asm/kvm.h b/arch/arm64/include/uapi/asm/kvm.h
> >>> index 67353bf4e69d..9a5ac0ed4113 100644
> >>> --- a/arch/arm64/include/uapi/asm/kvm.h
> >>> +++ b/arch/arm64/include/uapi/asm/kvm.h
> >>> @@ -344,6 +344,10 @@ struct kvm_arm_copy_mte_tags {
> >>>    #define KVM_REG_ARM_STD_HYP_BMAP            KVM_REG_ARM_FW_FEAT_BMAP_REG(1)
> >>>    #define KVM_REG_ARM_STD_HYP_BIT_PV_TIME             BIT(0)
> >>>
> >>> +#define KVM_REG_ARM_VENDOR_HYP_BMAP          KVM_REG_ARM_FW_FEAT_BMAP_REG(2)
> >>> +#define KVM_REG_ARM_VENDOR_HYP_BIT_FUNC_FEAT BIT(0)
> >>> +#define KVM_REG_ARM_VENDOR_HYP_BIT_PTP               BIT(1)
> >>> +
> >>>    /* Device Control API: ARM VGIC */
> >>>    #define KVM_DEV_ARM_VGIC_GRP_ADDR   0
> >>>    #define KVM_DEV_ARM_VGIC_GRP_DIST_REGS      1
> >>> diff --git a/arch/arm64/kvm/hypercalls.c b/arch/arm64/kvm/hypercalls.c
> >>> index 64ae6c7e7145..80836c341fd3 100644
> >>> --- a/arch/arm64/kvm/hypercalls.c
> >>> +++ b/arch/arm64/kvm/hypercalls.c
> >>> @@ -66,8 +66,6 @@ static const u32 hvc_func_default_allowed_list[] = {
> >>>        ARM_SMCCC_VERSION_FUNC_ID,
> >>>        ARM_SMCCC_ARCH_FEATURES_FUNC_ID,
> >>>        ARM_SMCCC_VENDOR_HYP_CALL_UID_FUNC_ID,
> >>> -     ARM_SMCCC_VENDOR_HYP_KVM_FEATURES_FUNC_ID,
> >>> -     ARM_SMCCC_VENDOR_HYP_KVM_PTP_FUNC_ID,
> >>>    };
> >>>
> >>>    static bool kvm_hvc_call_default_allowed(struct kvm_vcpu *vcpu, u32 func_id)
> >>> @@ -102,6 +100,12 @@ static bool kvm_hvc_call_allowed(struct kvm_vcpu *vcpu, u32 func_id)
> >>>        case ARM_SMCCC_HV_PV_TIME_ST:
> >>>                return kvm_arm_fw_reg_feat_enabled(smccc_feat->std_hyp_bmap,
> >>>                                        KVM_REG_ARM_STD_HYP_BIT_PV_TIME);
> >>> +     case ARM_SMCCC_VENDOR_HYP_KVM_FEATURES_FUNC_ID:
> >>> +             return kvm_arm_fw_reg_feat_enabled(smccc_feat->vendor_hyp_bmap,
> >>> +                                     KVM_REG_ARM_VENDOR_HYP_BIT_FUNC_FEAT);
> >>> +     case ARM_SMCCC_VENDOR_HYP_KVM_PTP_FUNC_ID:
> >>> +             return kvm_arm_fw_reg_feat_enabled(smccc_feat->vendor_hyp_bmap,
> >>> +                                     KVM_REG_ARM_VENDOR_HYP_BIT_PTP);
> >>>        default:
> >>>                return kvm_hvc_call_default_allowed(vcpu, func_id);
> >>>        }
> >>
> >> I guess we may return SMCCC_RET_NOT_SUPPORTED for ARM_SMCCC_VENDOR_HYP_CALL_UID_FUNC_ID
> >> if KVM_REG_ARM_VENDOR_HYP_BIT_FUNC_FEAT isn't set? Otherwise, we need explain it
> >> in the commit log.
> >>
> > ARM_SMCCC_VENDOR_HYP_CALL_UID_FUNC_ID is a part of the hvc
> > allowed-list (hvc_func_default_allowed_list[]), which means it's not
> > associated with any feature bit and is always enabled. If the guest
> > were to issue ARM_SMCCC_VENDOR_HYP_CALL_UID_FUNC_ID, we'd end up in
> > the 'default' case and the kvm_hvc_call_default_allowed() would return
> > 'true'. This is documented in patch 2/10.
> >
>
> I think I might not make myself clear and sorry for that. The point is
> the following hvc calls should be belonging to 'Vendor Specific Hypervisor
> Service', or I'm wrong. If I'm correct, VENDOR_HYP_CALL_UID_FUNC_ID
> should be disallowed if bit#0 isn't set in @vendor_hyp_bmap.
>
>      ARM_SMCCC_VENDOR_HYP_CALL_UID_FUNC_ID
>      ARM_SMCCC_VENDOR_HYP_KVM_FEATURES_FUNC_ID
>      ARM_SMCCC_VENDOR_HYP_KVM_PTP_FUNC_ID
>
> ARM_SMCCC_VENDOR_HYP_CALL_UID_FUNC_ID was introduced by commit 6e085e0ac9cf
> ("arm/arm64: Probe for the presence of KVM hypervisor"). According to the
> commit log, the identifier and supported (vendor specific) feature list
> is returned by this call and ARM_SMCCC_VENDOR_HYP_KVM_FEATURES_FUNC_ID.
> So the users depend on both calls to probe the supported features or
> services. So it seems incorrect to allow ARM_SMCCC_VENDOR_HYP_CALL_UID_FUNC_ID
> even the 'Vendor Specific Hypervisor Service' is disabled and bit#0
> is cleared in @vendor_hyp_bmap by users.
>
Hm, it was a grey area for me since the FEATURES_FUNC_ID didn't
broadcast the presence of UID_FUNC_ID. But what you said makes sense.
UID_FUNC_ID should tag along with FEATURES_FUNC_ID. I can merge both
of them under bit-0.
Thanks for sharing the background.

Regards,
Raghavendra

> >> KVM_REG_ARM_VENDOR_HYP_BIT_{FUNC_FEAT, PTP} aren't parallel to each other.
> >> I think PTP can't be on if KVM_REG_ARM_VENDOR_HYP_BIT_FUNC_FEAT is off.
> >>
> > Actually we went through this scenario [1]. Of course, we can build
> > some logic around it to make sure that the userspace does the right
> > thing, but at this point the consensus is that, unless it's an issue
> > for KVM, it's treated as a userspace bug.
> >
>
> Thanks for the pointer. I chime in late and I didn't check the reviewing
> history on this series. Hopefully I didn't bring too much confusing comments
> to you.
>
> I think it's fine by treating it as a userspace bug, but it would be nice
> to add comments somewhere if you agree.
>
> >>> @@ -194,8 +198,7 @@ int kvm_hvc_call_handler(struct kvm_vcpu *vcpu)
> >>>                val[3] = ARM_SMCCC_VENDOR_HYP_UID_KVM_REG_3;
> >>>                break;
> >>>        case ARM_SMCCC_VENDOR_HYP_KVM_FEATURES_FUNC_ID:
> >>> -             val[0] = BIT(ARM_SMCCC_KVM_FUNC_FEATURES);
> >>> -             val[0] |= BIT(ARM_SMCCC_KVM_FUNC_PTP);
> >>> +             val[0] = smccc_feat->vendor_hyp_bmap;
> >>>                break;
> >>>        case ARM_SMCCC_VENDOR_HYP_KVM_PTP_FUNC_ID:
> >>>                kvm_ptp_get_time(vcpu, val);
> >>> @@ -222,6 +225,7 @@ static const u64 kvm_arm_fw_reg_ids[] = {
> >>>        KVM_REG_ARM_SMCCC_ARCH_WORKAROUND_3,
> >>>        KVM_REG_ARM_STD_BMAP,
> >>>        KVM_REG_ARM_STD_HYP_BMAP,
> >>> +     KVM_REG_ARM_VENDOR_HYP_BMAP,
> >>>    };
> >>>
> >>>    void kvm_arm_init_hypercalls(struct kvm *kvm)
> >>> @@ -230,6 +234,7 @@ void kvm_arm_init_hypercalls(struct kvm *kvm)
> >>>
> >>>        smccc_feat->std_bmap = KVM_ARM_SMCCC_STD_FEATURES;
> >>>        smccc_feat->std_hyp_bmap = KVM_ARM_SMCCC_STD_HYP_FEATURES;
> >>> +     smccc_feat->vendor_hyp_bmap = KVM_ARM_SMCCC_VENDOR_HYP_FEATURES;
> >>>    }
> >>>
> >>>    int kvm_arm_get_fw_num_regs(struct kvm_vcpu *vcpu)
> >>> @@ -322,6 +327,9 @@ int kvm_arm_get_fw_reg(struct kvm_vcpu *vcpu, const struct kvm_one_reg *reg)
> >>>        case KVM_REG_ARM_STD_HYP_BMAP:
> >>>                val = READ_ONCE(smccc_feat->std_hyp_bmap);
> >>>                break;
> >>> +     case KVM_REG_ARM_VENDOR_HYP_BMAP:
> >>> +             val = READ_ONCE(smccc_feat->vendor_hyp_bmap);
> >>> +             break;
> >>>        default:
> >>>                return -ENOENT;
> >>>        }
> >>> @@ -348,6 +356,10 @@ static int kvm_arm_set_fw_reg_bmap(struct kvm_vcpu *vcpu, u64 reg_id, u64 val)
> >>>                fw_reg_bmap = &smccc_feat->std_hyp_bmap;
> >>>                fw_reg_features = KVM_ARM_SMCCC_STD_HYP_FEATURES;
> >>>                break;
> >>> +     case KVM_REG_ARM_VENDOR_HYP_BMAP:
> >>> +             fw_reg_bmap = &smccc_feat->vendor_hyp_bmap;
> >>> +             fw_reg_features = KVM_ARM_SMCCC_VENDOR_HYP_FEATURES;
> >>> +             break;
> >>>        default:
> >>>                return -ENOENT;
> >>>        }
> >>
> >> If KVM_REG_ARM_VENDOR_HYP_BIT_{FUNC_FEAT, PTP} aren't parallel to each other,
> >> special code is needed to gurantee PTP is cleared if VENDOR_HYP is disabled.
> >>
> > Please see the above comment :)
> >
>
> Thanks for the pointer and explanation :)
>
> >>> @@ -453,6 +465,7 @@ int kvm_arm_set_fw_reg(struct kvm_vcpu *vcpu, const struct kvm_one_reg *reg)
> >>>                return 0;
> >>>        case KVM_REG_ARM_STD_BMAP:
> >>>        case KVM_REG_ARM_STD_HYP_BMAP:
> >>> +     case KVM_REG_ARM_VENDOR_HYP_BMAP:
> >>>                return kvm_arm_set_fw_reg_bmap(vcpu, reg->id, val);
> >>>        default:
> >>>                return -ENOENT;
> >>> diff --git a/include/kvm/arm_hypercalls.h b/include/kvm/arm_hypercalls.h
> >>> index b0915d8c5b81..eaf4f6b318a8 100644
> >>> --- a/include/kvm/arm_hypercalls.h
> >>> +++ b/include/kvm/arm_hypercalls.h
> >>> @@ -9,6 +9,7 @@
> >>>    /* Last valid bits of the bitmapped firmware registers */
> >>>    #define KVM_REG_ARM_STD_BMAP_BIT_MAX                0
> >>>    #define KVM_REG_ARM_STD_HYP_BMAP_BIT_MAX    0
> >>> +#define KVM_REG_ARM_VENDOR_HYP_BMAP_BIT_MAX  1
> >>>
> >>>    #define KVM_ARM_SMCCC_STD_FEATURES \
> >>>        GENMASK_ULL(KVM_REG_ARM_STD_BMAP_BIT_MAX, 0)
> >>> @@ -16,6 +17,9 @@
> >>>    #define KVM_ARM_SMCCC_STD_HYP_FEATURES \
> >>>        GENMASK_ULL(KVM_REG_ARM_STD_HYP_BMAP_BIT_MAX, 0)
> >>>
> >>> +#define KVM_ARM_SMCCC_VENDOR_HYP_FEATURES \
> >>> +     GENMASK_ULL(KVM_REG_ARM_VENDOR_HYP_BMAP_BIT_MAX, 0)
> >>> +
> >>>    int kvm_hvc_call_handler(struct kvm_vcpu *vcpu);
> >>>
> >>>    static inline u32 smccc_get_function(struct kvm_vcpu *vcpu)
> >>>
> >>
> >
> > Thanks for the review.
> >
>
> No worries and sorry for the late chime-in :)
>
> >
> > [1]: https://lore.kernel.org/lkml/YjA1AzZPlPV20kMj@google.com/
> >
>
> Thanks,
> Gavin
>
_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm
