#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-5-gc09ae886)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555980f1e9b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555980f20790 .scope module, "mips_cpu_bus_tb_delay1" "mips_cpu_bus_tb_delay1" 3 1;
 .timescale 0 0;
P_0x555980dba910 .param/str "RAM_INIT_FILE" 0 3 5, "hex1/r_type/and_4.hex.txt";
P_0x555980dba950 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000010011100010000>;
P_0x555980dba990 .param/str "VCD_FILE" 0 3 3, "out.vcd";
v0x555980fb95d0_0 .net "active", 0 0, L_0x555980fccfd0;  1 drivers
v0x555980fb9690_0 .net "address", 31 0, v0x555980fb1bb0_0;  1 drivers
v0x555980fb9730_0 .net "byteenable", 3 0, L_0x555980fcd070;  1 drivers
v0x555980fb9820_0 .var "clk", 0 0;
v0x555980fb98c0_0 .net "read", 0 0, v0x555980fb5030_0;  1 drivers
v0x555980fb9a00_0 .net "readdata", 31 0, v0x555980fb8e70_0;  1 drivers
v0x555980fb9b10_0 .net "register_v0", 31 0, v0x555980fb5a50_0;  1 drivers
v0x555980fb9bd0_0 .var "rst", 0 0;
v0x555980fb9c70_0 .net "test", 31 0, v0x555980fb8f10_0;  1 drivers
v0x555980fb9d10_0 .net "waitrequest", 0 0, v0x555980fb9170_0;  1 drivers
v0x555980fb9db0_0 .net "write", 0 0, v0x555980fb7920_0;  1 drivers
v0x555980fb9ea0_0 .net "writedata", 31 0, L_0x555980f74540;  1 drivers
S_0x555980f20bc0 .scope module, "cpuInst" "mips_cpu_bus" 3 33, 4 5 0, S_0x555980f20790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x555980f29690 .functor BUFZ 32, v0x555980fa14c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555980f74540 .functor BUFZ 32, v0x555980fa2dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555980fcb480 .functor AND 1, v0x555980f9c630_0, v0x555980fab360_0, C4<1>, C4<1>;
L_0x555980fcd070 .functor BUFZ 4, v0x555980fb1f40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555980fcd130 .functor AND 1, v0x555980fb9820_0, v0x555980fb2550_0, C4<1>, C4<1>;
v0x555980faf070_0 .net "ALU_HI_output_execute", 31 0, v0x555980f98ae0_0;  1 drivers
v0x555980faf1a0_0 .net "ALU_HI_output_memory", 31 0, v0x555980fa1180_0;  1 drivers
v0x555980faf260_0 .net "ALU_HI_output_writeback", 31 0, v0x555980fa7120_0;  1 drivers
v0x555980faf300_0 .net "ALU_LO_output_execute", 31 0, v0x555980f98be0_0;  1 drivers
v0x555980faf410_0 .net "ALU_LO_output_memory", 31 0, v0x555980fa1350_0;  1 drivers
v0x555980faf520_0 .net "ALU_LO_output_writeback", 31 0, v0x555980fa72d0_0;  1 drivers
v0x555980faf5e0_0 .net "ALU_STALL", 0 0, L_0x555980fcc700;  1 drivers
v0x555980faf680_0 .net "ALU_function_decode", 5 0, v0x555980f9a450_0;  1 drivers
v0x555980faf770_0 .net "ALU_function_execute", 5 0, v0x555980f9dcb0_0;  1 drivers
v0x555980faf830_0 .net "ALU_output_execute", 31 0, v0x555980f98e40_0;  1 drivers
v0x555980faf940_0 .net "ALU_output_memory", 31 0, v0x555980fa14c0_0;  1 drivers
v0x555980fafa00_0 .net "ALU_output_memory_resolved", 31 0, L_0x555980fccc90;  1 drivers
v0x555980fafac0_0 .net "ALU_output_writeback", 31 0, v0x555980fa74b0_0;  1 drivers
v0x555980fafbb0_0 .net "ALU_src_A_decode", 0 0, v0x555980f9c330_0;  1 drivers
v0x555980fafca0_0 .net "ALU_src_A_execute", 0 0, v0x555980f9de50_0;  1 drivers
v0x555980fafd90_0 .net "ALU_src_B_decode", 1 0, v0x555980f9c3f0_0;  1 drivers
v0x555980fafea0_0 .net "ALU_src_B_execute", 1 0, v0x555980f9e010_0;  1 drivers
v0x555980fb00c0_0 .net "HALT_decode", 0 0, v0x555980fa36a0_0;  1 drivers
v0x555980fb01b0_0 .net "HALT_execute", 0 0, v0x555980f9e180_0;  1 drivers
v0x555980fb02a0_0 .net "HALT_fetch", 0 0, v0x555980fa94c0_0;  1 drivers
v0x555980fb0390_0 .net "HALT_memory", 0 0, v0x555980fa1660_0;  1 drivers
v0x555980fb0480_0 .net "HALT_writeback", 0 0, v0x555980fa7630_0;  1 drivers
v0x555980fb0570_0 .net "HI_register_write_decode", 0 0, v0x555980f9c4b0_0;  1 drivers
v0x555980fb0660_0 .net "HI_register_write_execute", 0 0, v0x555980f9e2f0_0;  1 drivers
v0x555980fb0750_0 .net "HI_register_write_memory", 0 0, v0x555980fa1860_0;  1 drivers
v0x555980fb07f0_0 .net "HI_register_write_writeback", 0 0, v0x555980fa7800_0;  1 drivers
v0x555980fb0890_0 .net "LO_register_write_decode", 0 0, v0x555980f9c570_0;  1 drivers
v0x555980fb0980_0 .net "LO_register_write_execute", 0 0, v0x555980f9e460_0;  1 drivers
v0x555980fb0a70_0 .net "LO_register_write_memory", 0 0, v0x555980fa19d0_0;  1 drivers
v0x555980fb0b10_0 .net "LO_register_write_writeback", 0 0, v0x555980fa7990_0;  1 drivers
v0x555980fb0bb0_0 .net "Rd_decode", 4 0, L_0x555980fba470;  1 drivers
v0x555980fb0c70_0 .net "Rd_execute", 4 0, v0x555980f9e5a0_0;  1 drivers
v0x555980fb0d60_0 .net "Rs_decode", 4 0, L_0x555980fba1d0;  1 drivers
v0x555980fb1080_0 .net "Rs_execute", 4 0, v0x555980f9e760_0;  1 drivers
v0x555980fb1190_0 .net "Rt_decode", 4 0, L_0x555980fba340;  1 drivers
v0x555980fb1250_0 .net "Rt_execute", 4 0, v0x555980f9ea30_0;  1 drivers
L_0x7f65794a50a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555980fb1310_0 .net/2u *"_ivl_38", 15 0, L_0x7f65794a50a8;  1 drivers
v0x555980fb13f0_0 .net *"_ivl_40", 31 0, L_0x555980fcb950;  1 drivers
v0x555980fb14d0_0 .net *"_ivl_43", 0 0, L_0x555980fcba90;  1 drivers
v0x555980fb15b0_0 .net *"_ivl_44", 15 0, L_0x555980fcbbc0;  1 drivers
v0x555980fb1690_0 .net *"_ivl_46", 31 0, L_0x555980fcbee0;  1 drivers
v0x555980fb1770_0 .net *"_ivl_52", 29 0, L_0x555980fcc1b0;  1 drivers
L_0x7f65794a50f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555980fb1850_0 .net *"_ivl_54", 1 0, L_0x7f65794a50f0;  1 drivers
v0x555980fb1930_0 .net *"_ivl_63", 3 0, L_0x555980fcc950;  1 drivers
L_0x7f65794a5210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555980fb1a10_0 .net/2u *"_ivl_64", 1 0, L_0x7f65794a5210;  1 drivers
v0x555980fb1af0_0 .net "active", 0 0, L_0x555980fccfd0;  alias, 1 drivers
v0x555980fb1bb0_0 .var "address", 31 0;
v0x555980fb1c90_0 .var "address_next", 31 0;
v0x555980fb1d70_0 .net "branch_decode", 0 0, v0x555980f9c630_0;  1 drivers
v0x555980fb1e60_0 .net "byteenable", 3 0, L_0x555980fcd070;  alias, 1 drivers
v0x555980fb1f40_0 .var "byteenable_memory", 3 0;
v0x555980fb2000_0 .var "byteenable_memory_next", 3 0;
v0x555980fb20c0_0 .net "byteenable_writeback", 3 0, v0x555980fa7ad0_0;  1 drivers
v0x555980fb21d0_0 .net "clk", 0 0, v0x555980fb9820_0;  1 drivers
v0x555980fb2270_0 .var "clk_enable", 0 0;
v0x555980fb2330_0 .net "comparator_1", 31 0, L_0x555980fcb280;  1 drivers
v0x555980fb23f0_0 .net "comparator_2", 31 0, L_0x555980fcb3e0;  1 drivers
v0x555980fb2490_0 .net "data_address", 31 0, L_0x555980f29690;  1 drivers
v0x555980fb2550_0 .var "en_out", 0 0;
v0x555980fb2610_0 .net "equal_decode", 0 0, v0x555980fab360_0;  1 drivers
v0x555980fb26b0_0 .var "fetch_state", 2 0;
v0x555980fb2770_0 .var "fetch_state_next", 2 0;
v0x555980fb2830_0 .net "flush_decode_register", 0 0, v0x555980fa4dd0_0;  1 drivers
v0x555980fb28d0_0 .net "flush_execute_register", 0 0, v0x555980fa4ea0_0;  1 drivers
v0x555980fb29c0_0 .net "forward_A_decode", 0 0, v0x555980fa4f70_0;  1 drivers
v0x555980fb2e70_0 .net "forward_A_execute", 2 0, v0x555980fa5010_0;  1 drivers
v0x555980fb2f60_0 .net "forward_B_decode", 0 0, v0x555980fa50e0_0;  1 drivers
v0x555980fb3000_0 .net "forward_B_execute", 2 0, v0x555980fa5180_0;  1 drivers
v0x555980fb30f0_0 .net "immediate", 15 0, L_0x555980fba660;  1 drivers
v0x555980fb3190_0 .net "instr_address", 31 0, v0x555980fa9240_0;  1 drivers
v0x555980fb3280_0 .net "instruction_decode", 31 0, v0x555980fa3b00_0;  1 drivers
v0x555980fb3370_0 .var "instruction_fetch", 31 0;
v0x555980fb3410_0 .net "internal_clk", 0 0, L_0x555980fcd130;  1 drivers
v0x555980fb34b0_0 .net "j_instruction_decode", 0 0, v0x555980f9c8b0_0;  1 drivers
v0x555980fb35a0_0 .net "j_instruction_execute", 0 0, v0x555980f9ed60_0;  1 drivers
v0x555980fb3690_0 .net "j_instruction_memory", 0 0, v0x555980fa1c10_0;  1 drivers
v0x555980fb3730_0 .net "j_offset", 25 0, L_0x555980fba700;  1 drivers
v0x555980fb37d0_0 .net "j_program_counter_decode", 31 0, L_0x555980fccab0;  1 drivers
v0x555980fb3870_0 .net "j_program_counter_execute", 31 0, v0x555980f9eee0_0;  1 drivers
v0x555980fb3960_0 .net "j_program_counter_memory", 31 0, v0x555980fa1d80_0;  1 drivers
v0x555980fb3a00_0 .net "memory_to_register_decode", 0 0, v0x555980f9ca00_0;  1 drivers
v0x555980fb3af0_0 .net "memory_to_register_execute", 0 0, v0x555980f9f090_0;  1 drivers
v0x555980fb3b90_0 .net "memory_to_register_memory", 0 0, v0x555980fa1ef0_0;  1 drivers
v0x555980fb3c30_0 .net "memory_to_register_writeback", 0 0, v0x555980fa7d20_0;  1 drivers
v0x555980fb3d20_0 .net "memory_write_decode", 0 0, v0x555980f9cac0_0;  1 drivers
v0x555980fb3e10_0 .net "memory_write_execute", 0 0, v0x555980f9f200_0;  1 drivers
v0x555980fb3f00_0 .net "memory_write_memory", 0 0, v0x555980fa2060_0;  1 drivers
v0x555980fb3fa0_0 .net "no_sign_extend", 0 0, v0x555980f9cb80_0;  1 drivers
v0x555980fb4040_0 .net "op", 5 0, L_0x555980fb9f90;  1 drivers
v0x555980fb4130_0 .net "op_execute", 5 0, v0x555980f9f380_0;  1 drivers
v0x555980fb4220_0 .net "op_memory", 5 0, v0x555980fa21d0_0;  1 drivers
v0x555980fb4310_0 .net "op_writeback", 5 0, v0x555980fa7f90_0;  1 drivers
v0x555980fb4400_0 .net "program_counter_branch_decode", 31 0, L_0x555980fcc3f0;  1 drivers
v0x555980fb44f0_0 .net "program_counter_jalr_control_decode", 0 0, v0x555980f9cd20_0;  1 drivers
v0x555980fb45e0_0 .net "program_counter_jalr_control_execute", 0 0, v0x555980f9f530_0;  1 drivers
v0x555980fb46d0_0 .net "program_counter_jalr_control_memory", 0 0, v0x555980fa2360_0;  1 drivers
v0x555980fb47c0_0 .net "program_counter_multiplexer_jump_decode", 0 0, v0x555980f9cde0_0;  1 drivers
v0x555980fb48b0_0 .net "program_counter_multiplexer_jump_execute", 0 0, v0x555980f9f6a0_0;  1 drivers
v0x555980fb49a0_0 .net "program_counter_multiplexer_jump_memory", 0 0, v0x555980fa24d0_0;  1 drivers
v0x555980fb4a40_0 .net "program_counter_mux_1_out", 31 0, L_0x555980fcae60;  1 drivers
v0x555980fb4b30_0 .net "program_counter_mux_2_out", 31 0, L_0x555980fcaf50;  1 drivers
v0x555980fb4bd0_0 .net "program_counter_plus_eight_execute", 31 0, L_0x555980fcc520;  1 drivers
v0x555980fb4cc0_0 .net "program_counter_plus_four_decode", 31 0, v0x555980fa3c80_0;  1 drivers
v0x555980fb4d60_0 .net "program_counter_plus_four_execute", 31 0, v0x555980f9f830_0;  1 drivers
v0x555980fb4e50_0 .net "program_counter_plus_four_fetch", 31 0, L_0x555980fbacb0;  1 drivers
v0x555980fb4ef0_0 .net "program_counter_prime", 31 0, L_0x555980fcb160;  1 drivers
v0x555980fb4f90_0 .net "program_counter_src_decode", 0 0, L_0x555980fcb480;  1 drivers
v0x555980fb5030_0 .var "read", 0 0;
v0x555980fb50d0_0 .net "read_address_1", 4 0, L_0x555980fba050;  1 drivers
v0x555980fb5170_0 .net "read_address_2", 4 0, L_0x555980fba270;  1 drivers
v0x555980fb5210_0 .var "read_data_memory", 31 0;
v0x555980fb52b0_0 .net "read_data_writeback", 31 0, v0x555980fa8120_0;  1 drivers
v0x555980fb53a0_0 .net "read_data_writeback_filtered", 31 0, v0x555980fa6400_0;  1 drivers
v0x555980fb54b0_0 .net "readdata", 31 0, v0x555980fb8e70_0;  alias, 1 drivers
v0x555980fb5590_0 .net "register_destination_decode", 1 0, v0x555980f9cea0_0;  1 drivers
v0x555980fb56a0_0 .net "register_destination_execute", 1 0, v0x555980f9f9e0_0;  1 drivers
v0x555980fb57b0_0 .net "register_file_output_A_decode", 31 0, v0x555980facbf0_0;  1 drivers
v0x555980fb5870_0 .net "register_file_output_B_decode", 31 0, v0x555980faccd0_0;  1 drivers
v0x555980fb5910_0 .net "register_file_output_HI_decode", 31 0, v0x555980fac240_0;  1 drivers
v0x555980fb59b0_0 .net "register_file_output_LO_decode", 31 0, v0x555980fac4e0_0;  1 drivers
v0x555980fb5a50_0 .var "register_v0", 31 0;
v0x555980fb5b10_0 .net "register_v0_reg_file", 31 0, L_0x555980fbaaf0;  1 drivers
v0x555980fb5bd0_0 .net "register_write_decode", 0 0, v0x555980f9cf80_0;  1 drivers
v0x555980fb5cc0_0 .net "register_write_execute", 0 0, v0x555980f9fb70_0;  1 drivers
v0x555980fb5d60_0 .net "register_write_memory", 0 0, v0x555980fa2640_0;  1 drivers
v0x555980fb5e00_0 .net "register_write_writeback", 0 0, v0x555980fa8300_0;  1 drivers
v0x555980fb5ea0_0 .net "reset", 0 0, v0x555980fb9bd0_0;  1 drivers
v0x555980fb5f40_0 .net "result_writeback", 31 0, L_0x555980fccea0;  1 drivers
v0x555980fb5fe0_0 .net "sa_decode", 4 0, L_0x555980fba7f0;  1 drivers
v0x555980fb6890_0 .net "sa_execute", 4 0, v0x555980f9fd90_0;  1 drivers
v0x555980fb6980_0 .net "shifter_output_decode", 31 0, L_0x555980fcbf80;  1 drivers
v0x555980fb6a20_0 .net "sign_imm_decode", 31 0, L_0x555980fcc020;  1 drivers
v0x555980fb6ac0_0 .net "sign_imm_execute", 31 0, v0x555980f9ff40_0;  1 drivers
v0x555980fb6bb0_0 .net "src_A_ALU_execute", 31 0, v0x555980f9b500_0;  1 drivers
v0x555980fb6c50_0 .net "src_A_ALU_memory", 31 0, v0x555980fa2840_0;  1 drivers
v0x555980fb6d40_0 .net "src_A_ALU_writeback", 31 0, v0x555980fa8620_0;  1 drivers
v0x555980fb6e30_0 .net "src_A_decode", 31 0, L_0x555980fcb600;  1 drivers
v0x555980fb6ed0_0 .net "src_A_execute", 31 0, v0x555980fa00f0_0;  1 drivers
v0x555980fb6fc0_0 .net "src_B_ALU_execute", 31 0, v0x555980f9b650_0;  1 drivers
v0x555980fb7060_0 .net "src_B_ALU_memory", 31 0, v0x555980fa2c20_0;  1 drivers
v0x555980fb7150_0 .net "src_B_ALU_writeback", 31 0, v0x555980fa87c0_0;  1 drivers
v0x555980fb7240_0 .net "src_B_decode", 31 0, L_0x555980fcb710;  1 drivers
v0x555980fb72e0_0 .net "src_B_execute", 31 0, v0x555980fa02a0_0;  1 drivers
v0x555980fb73d0_0 .net "src_B_mid", 31 0, v0x555980f9b820_0;  1 drivers
v0x555980fb74c0_0 .net "stall_decode", 0 0, v0x555980fa5800_0;  1 drivers
v0x555980fb75b0_0 .net "stall_fetch", 0 0, v0x555980fa58d0_0;  1 drivers
v0x555980fb76a0_0 .net "using_HI_LO_decode", 0 0, v0x555980f9d230_0;  1 drivers
v0x555980fb7790_0 .net "using_HI_LO_execute", 0 0, v0x555980fa0460_0;  1 drivers
v0x555980fb7880_0 .net "waitrequest", 0 0, v0x555980fb9170_0;  alias, 1 drivers
v0x555980fb7920_0 .var "write", 0 0;
v0x555980fb79c0_0 .net "write_data_execute", 31 0, v0x555980f9bac0_0;  1 drivers
v0x555980fb7ad0_0 .net "write_data_memory", 31 0, v0x555980fa2dd0_0;  1 drivers
v0x555980fb7b90_0 .net "write_register_execute", 4 0, v0x555980fae860_0;  1 drivers
v0x555980fb7c30_0 .net "write_register_memory", 4 0, v0x555980fa2f70_0;  1 drivers
v0x555980fb7cf0_0 .net "write_register_writeback", 4 0, v0x555980fa8980_0;  1 drivers
v0x555980fb7db0_0 .net "writedata", 31 0, L_0x555980f74540;  alias, 1 drivers
E_0x555980dedb50/0 .event edge, v0x555980fb26b0_0, v0x555980fa9240_0, v0x555980fb2490_0, v0x555980fb7880_0;
E_0x555980dedb50/1 .event edge, v0x555980fa1ef0_0, v0x555980fa2060_0, v0x555980f98cc0_0, v0x555980fa2640_0;
E_0x555980dedb50/2 .event edge, v0x555980fa2f70_0, v0x555980f9a960_0, v0x555980fa5be0_0, v0x555980f9b260_0;
E_0x555980dedb50/3 .event edge, v0x555980facf70_0, v0x555980fa21d0_0, v0x555980fb2490_0;
E_0x555980dedb50 .event/or E_0x555980dedb50/0, E_0x555980dedb50/1, E_0x555980dedb50/2, E_0x555980dedb50/3;
E_0x555980ded160 .event edge, v0x555980fb26b0_0, v0x555980fb54b0_0;
E_0x555980ecd630 .event posedge, v0x555980f95d50_0, v0x555980f29880_0;
E_0x555980f929f0 .event edge, v0x555980f29880_0, v0x555980fb2270_0;
L_0x555980fb9f90 .part v0x555980fa3b00_0, 26, 6;
L_0x555980fba050 .part v0x555980fa3b00_0, 21, 5;
L_0x555980fba1d0 .part v0x555980fa3b00_0, 21, 5;
L_0x555980fba270 .part v0x555980fa3b00_0, 16, 5;
L_0x555980fba340 .part v0x555980fa3b00_0, 16, 5;
L_0x555980fba470 .part v0x555980fa3b00_0, 11, 5;
L_0x555980fba660 .part v0x555980fa3b00_0, 0, 16;
L_0x555980fba700 .part v0x555980fa3b00_0, 0, 26;
L_0x555980fba7f0 .part v0x555980fa3b00_0, 6, 5;
L_0x555980fcb160 .functor MUXZ 32, L_0x555980fcaf50, v0x555980fa2840_0, v0x555980fa2360_0, C4<>;
L_0x555980fcb280 .functor MUXZ 32, v0x555980facbf0_0, v0x555980fa14c0_0, v0x555980fa4f70_0, C4<>;
L_0x555980fcb3e0 .functor MUXZ 32, v0x555980faccd0_0, v0x555980fa14c0_0, v0x555980fa50e0_0, C4<>;
L_0x555980fcb600 .functor MUXZ 32, v0x555980facbf0_0, v0x555980fac4e0_0, v0x555980f9d230_0, C4<>;
L_0x555980fcb710 .functor MUXZ 32, v0x555980faccd0_0, v0x555980fac240_0, v0x555980f9d230_0, C4<>;
L_0x555980fcb950 .concat [ 16 16 0 0], L_0x555980fba660, L_0x7f65794a50a8;
L_0x555980fcba90 .part L_0x555980fba660, 15, 1;
LS_0x555980fcbbc0_0_0 .concat [ 1 1 1 1], L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90;
LS_0x555980fcbbc0_0_4 .concat [ 1 1 1 1], L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90;
LS_0x555980fcbbc0_0_8 .concat [ 1 1 1 1], L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90;
LS_0x555980fcbbc0_0_12 .concat [ 1 1 1 1], L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90, L_0x555980fcba90;
L_0x555980fcbbc0 .concat [ 4 4 4 4], LS_0x555980fcbbc0_0_0, LS_0x555980fcbbc0_0_4, LS_0x555980fcbbc0_0_8, LS_0x555980fcbbc0_0_12;
L_0x555980fcbee0 .concat [ 16 16 0 0], L_0x555980fba660, L_0x555980fcbbc0;
L_0x555980fcc020 .functor MUXZ 32, L_0x555980fcbee0, L_0x555980fcb950, v0x555980f9cb80_0, C4<>;
L_0x555980fcc1b0 .part L_0x555980fcc020, 0, 30;
L_0x555980fcbf80 .concat [ 2 30 0 0], L_0x7f65794a50f0, L_0x555980fcc1b0;
L_0x555980fcc950 .part v0x555980fa3c80_0, 28, 4;
L_0x555980fccab0 .concat [ 2 26 4 0], L_0x7f65794a5210, L_0x555980fba700, L_0x555980fcc950;
L_0x555980fccc90 .functor MUXZ 32, v0x555980fa14c0_0, v0x555980fa1d80_0, v0x555980fa1c10_0, C4<>;
L_0x555980fccfd0 .reduce/nor v0x555980fa7630_0;
S_0x555980f1e610 .scope module, "adder_decode" "Adder" 4 292, 5 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "z";
v0x555980f7efe0_0 .net "a", 31 0, L_0x555980fcbf80;  alias, 1 drivers
v0x555980f7f080_0 .net "b", 31 0, v0x555980fa3c80_0;  alias, 1 drivers
v0x555980f297b0_0 .net "z", 31 0, L_0x555980fcc3f0;  alias, 1 drivers
L_0x555980fcc3f0 .arith/sum 32, L_0x555980fcbf80, v0x555980fa3c80_0;
S_0x555980f94de0 .scope module, "alu" "ALU" 4 394, 6 2 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "fetch_state_next";
    .port_info 2 /INPUT 6 "ALU_operation";
    .port_info 3 /INPUT 32 "input_1";
    .port_info 4 /INPUT 32 "input_2";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 32 "ALU_output";
    .port_info 7 /OUTPUT 32 "ALU_HI_output";
    .port_info 8 /OUTPUT 32 "ALU_LO_output";
    .port_info 9 /OUTPUT 1 "ALU_STALL";
L_0x555980fbad50 .functor OR 1, v0x555980f97200_0, v0x555980f95f90_0, C4<0>, C4<0>;
L_0x555980fcc700 .functor OR 1, L_0x555980fbad50, v0x555980f98670_0, C4<0>, C4<0>;
v0x555980f98ae0_0 .var "ALU_HI_output", 31 0;
v0x555980f98be0_0 .var "ALU_LO_output", 31 0;
v0x555980f98cc0_0 .net "ALU_STALL", 0 0, L_0x555980fcc700;  alias, 1 drivers
v0x555980f98d60_0 .net "ALU_operation", 5 0, v0x555980f9dcb0_0;  alias, 1 drivers
v0x555980f98e40_0 .var "ALU_output", 31 0;
v0x555980f98f20_0 .var "HI_LO_driven_by", 1 0;
v0x555980f99000_0 .net *"_ivl_3", 0 0, L_0x555980fbad50;  1 drivers
v0x555980f990c0_0 .net "clk", 0 0, v0x555980fb9820_0;  alias, 1 drivers
v0x555980f99160_0 .var "div_signedctrl", 0 0;
v0x555980f99200_0 .var "div_start", 0 0;
v0x555980f992a0_0 .var "div_start_enable", 0 0;
v0x555980f99340_0 .net "fetch_state_next", 2 0, v0x555980fb2770_0;  1 drivers
v0x555980f99400_0 .net "input_1", 31 0, v0x555980f9b500_0;  alias, 1 drivers
v0x555980f994c0_0 .net "input_2", 31 0, v0x555980f9b650_0;  alias, 1 drivers
v0x555980f99580_0 .var "mult_start", 0 0;
v0x555980f99640_0 .var "mult_start_enable", 0 0;
v0x555980f996e0_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980f99890_0 .net "shift_amount", 4 0, L_0x555980fcc5c0;  1 drivers
v0x555980f99950_0 .net "temp_HI_div", 31 0, L_0x555980fcc860;  1 drivers
v0x555980f99a10_0 .net "temp_HI_mult", 31 0, v0x555980f96ce0_0;  1 drivers
v0x555980f99ab0_0 .net "temp_HI_unsigned_mult", 31 0, v0x555980f97f00_0;  1 drivers
v0x555980f99b80_0 .net "temp_LO_div", 31 0, v0x555980f958f0_0;  1 drivers
v0x555980f99c50_0 .net "temp_LO_mult", 31 0, v0x555980f96f00_0;  1 drivers
v0x555980f99d20_0 .net "temp_LO_unsigned_mult", 31 0, v0x555980f98250_0;  1 drivers
v0x555980f99df0_0 .net "temp_div_STALL", 0 0, v0x555980f95f90_0;  1 drivers
v0x555980f99ec0_0 .net "temp_mul_STALL", 0 0, v0x555980f97200_0;  1 drivers
v0x555980f99f90_0 .net "temp_unsigned_mul_STALL", 0 0, v0x555980f98670_0;  1 drivers
v0x555980f9a060_0 .var "unsigned_mult_start", 0 0;
v0x555980f9a100_0 .var "unsigned_mult_start_enable", 0 0;
E_0x555980f92a30/0 .event edge, v0x555980f98d60_0, v0x555980f95730_0, v0x555980f99890_0, v0x555980f95650_0;
E_0x555980f92a30/1 .event edge, v0x555980f96ce0_0, v0x555980f96f00_0, v0x555980f959d0_0, v0x555980f958f0_0;
E_0x555980f92a30/2 .event edge, v0x555980f97f00_0, v0x555980f98250_0;
E_0x555980f92a30 .event/or E_0x555980f92a30/0, E_0x555980f92a30/1, E_0x555980f92a30/2;
E_0x555980f92a70 .event posedge, v0x555980f29880_0;
L_0x555980fcc5c0 .part v0x555980f9b500_0, 0, 5;
S_0x555980f95040 .scope module, "div" "Divider" 6 85, 7 1 0, S_0x555980f94de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "signedctrl";
    .port_info 3 /INPUT 32 "input_1";
    .port_info 4 /INPUT 32 "input_2";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 32 "output_1";
    .port_info 7 /OUTPUT 32 "output_2";
    .port_info 8 /OUTPUT 1 "stall";
v0x555980f29880_0 .net "clk", 0 0, v0x555980fb9820_0;  alias, 1 drivers
v0x555980f74660_0 .var "div1", 31 0;
v0x555980f74700_0 .var "div2", 31 0;
v0x555980de25a0_0 .var "dividendsign", 0 0;
v0x555980f95520_0 .var "divisor", 63 0;
v0x555980f95650_0 .net "input_1", 31 0, v0x555980f9b500_0;  alias, 1 drivers
v0x555980f95730_0 .net "input_2", 31 0, v0x555980f9b650_0;  alias, 1 drivers
v0x555980f95810_0 .var "n", 5 0;
v0x555980f958f0_0 .var "output_1", 31 0;
v0x555980f959d0_0 .net "output_2", 31 0, L_0x555980fcc860;  alias, 1 drivers
v0x555980f95ab0_0 .var "output_2_temp", 63 0;
v0x555980f95b90_0 .var "quotient", 31 0;
v0x555980f95c70_0 .var "remainder", 63 0;
v0x555980f95d50_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980f95e10_0 .var "signdiff", 0 0;
v0x555980f95ed0_0 .net "signedctrl", 0 0, v0x555980f99160_0;  1 drivers
v0x555980f95f90_0 .var "stall", 0 0;
v0x555980f96050_0 .net "start", 0 0, v0x555980f992a0_0;  1 drivers
v0x555980f96110_0 .var "temp1", 63 0;
v0x555980f961f0_0 .var "temp2", 63 0;
v0x555980f962d0_0 .var "tempsub", 63 0;
E_0x555980f95370 .event posedge, v0x555980f95d50_0, v0x555980f96050_0, v0x555980f29880_0;
E_0x555980f953f0/0 .event edge, v0x555980f95ed0_0, v0x555980f95650_0, v0x555980f95730_0, v0x555980f95f90_0;
E_0x555980f953f0/1 .event edge, v0x555980f95810_0;
E_0x555980f953f0 .event/or E_0x555980f953f0/0, E_0x555980f953f0/1;
L_0x555980fcc860 .part v0x555980f95ab0_0, 0, 32;
S_0x555980f964d0 .scope module, "mult" "Multiplier" 6 54, 8 1 0, S_0x555980f94de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "input_1";
    .port_info 4 /INPUT 32 "input_2";
    .port_info 5 /OUTPUT 32 "hi_output";
    .port_info 6 /OUTPUT 32 "lo_output";
    .port_info 7 /OUTPUT 1 "stall";
v0x555980f96870_0 .var "A", 31 0;
v0x555980f96970_0 .var "M", 31 0;
v0x555980f96a50_0 .var "Q", 31 0;
v0x555980f96b10_0 .var "add", 31 0;
v0x555980f96bf0_0 .net "clk", 0 0, v0x555980fb9820_0;  alias, 1 drivers
v0x555980f96ce0_0 .var "hi_output", 31 0;
v0x555980f96da0_0 .net "input_1", 31 0, v0x555980f9b500_0;  alias, 1 drivers
v0x555980f96e60_0 .net "input_2", 31 0, v0x555980f9b650_0;  alias, 1 drivers
v0x555980f96f00_0 .var "lo_output", 31 0;
v0x555980f96fc0_0 .var "n", 5 0;
v0x555980f970a0_0 .var "q0", 0 0;
v0x555980f97160_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980f97200_0 .var "stall", 0 0;
v0x555980f972a0_0 .net "start", 0 0, v0x555980f99640_0;  1 drivers
v0x555980f97360_0 .var "sub", 31 0;
v0x555980f97440_0 .var "tempadd", 31 0;
v0x555980f97520_0 .var "tempsub", 31 0;
E_0x555980f967a0 .event posedge, v0x555980f95d50_0, v0x555980f972a0_0, v0x555980f29880_0;
E_0x555980f96800 .event edge, v0x555980f97200_0, v0x555980f95650_0, v0x555980f96870_0, v0x555980f96970_0;
S_0x555980f97810 .scope module, "unsigned_mult" "Unsigned_Multiplier" 6 69, 9 1 0, S_0x555980f94de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "input_1";
    .port_info 4 /INPUT 32 "input_2";
    .port_info 5 /OUTPUT 32 "hi_output";
    .port_info 6 /OUTPUT 32 "lo_output";
    .port_info 7 /OUTPUT 1 "stall";
v0x555980f97b90_0 .var "accumulator", 31 0;
v0x555980f97c90_0 .var "carry", 0 0;
v0x555980f97d50_0 .net "clk", 0 0, v0x555980fb9820_0;  alias, 1 drivers
v0x555980f97e40_0 .var "count", 5 0;
v0x555980f97f00_0 .var "hi_output", 31 0;
v0x555980f98030_0 .net "input_1", 31 0, v0x555980f9b500_0;  alias, 1 drivers
v0x555980f98140_0 .net "input_2", 31 0, v0x555980f9b650_0;  alias, 1 drivers
v0x555980f98250_0 .var "lo_output", 31 0;
v0x555980f98330_0 .var "multiplicand", 31 0;
v0x555980f98410_0 .var "multiplier", 31 0;
v0x555980f984f0_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980f98590_0 .var "result", 31 0;
v0x555980f98670_0 .var "stall", 0 0;
v0x555980f98730_0 .net "start", 0 0, v0x555980f9a100_0;  1 drivers
v0x555980f987f0_0 .var "tempcarry", 0 0;
v0x555980f988b0_0 .var "tempresult", 31 0;
E_0x555980f97ac0 .event posedge, v0x555980f95d50_0, v0x555980f98730_0, v0x555980f29880_0;
E_0x555980f97b20 .event edge, v0x555980f98670_0, v0x555980f95650_0, v0x555980f98330_0, v0x555980f97b90_0;
S_0x555980f9a290 .scope module, "alu_input_mux" "ALU_Input_Mux" 4 369, 10 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU_src_A_execute";
    .port_info 1 /INPUT 2 "ALU_src_B_execute";
    .port_info 2 /INPUT 3 "forward_one_execute";
    .port_info 3 /INPUT 3 "forward_two_execute";
    .port_info 4 /INPUT 5 "sa_execute";
    .port_info 5 /INPUT 32 "read_data_1_reg";
    .port_info 6 /INPUT 32 "result_writeback";
    .port_info 7 /INPUT 32 "ALU_output_memory";
    .port_info 8 /INPUT 32 "LO_result_writeback";
    .port_info 9 /INPUT 32 "ALU_LO_output_memory";
    .port_info 10 /INPUT 32 "read_data_2_reg";
    .port_info 11 /INPUT 32 "ALU_HI_output_memory";
    .port_info 12 /INPUT 32 "HI_result_writeback";
    .port_info 13 /INPUT 32 "sign_imm_execute";
    .port_info 14 /INPUT 32 "program_counter_plus_eight_execute";
    .port_info 15 /OUTPUT 32 "src_A_ALU_execute";
    .port_info 16 /OUTPUT 32 "src_B_ALU_execute";
    .port_info 17 /OUTPUT 32 "write_data_execute";
    .port_info 18 /OUTPUT 32 "src_B_mid";
v0x555980f9a780_0 .net "ALU_HI_output_memory", 31 0, v0x555980fa1180_0;  alias, 1 drivers
v0x555980f9a880_0 .net "ALU_LO_output_memory", 31 0, v0x555980fa1350_0;  alias, 1 drivers
v0x555980f9a960_0 .net "ALU_output_memory", 31 0, v0x555980fa14c0_0;  alias, 1 drivers
v0x555980f9aa50_0 .net "ALU_src_A_execute", 0 0, v0x555980f9de50_0;  alias, 1 drivers
v0x555980f9ab10_0 .net "ALU_src_B_execute", 1 0, v0x555980f9e010_0;  alias, 1 drivers
v0x555980f9ac40_0 .net "HI_result_writeback", 31 0, v0x555980fa7120_0;  alias, 1 drivers
v0x555980f9ad20_0 .net "LO_result_writeback", 31 0, v0x555980fa72d0_0;  alias, 1 drivers
v0x555980f9ae00_0 .net "forward_one_execute", 2 0, v0x555980fa5010_0;  alias, 1 drivers
v0x555980f9aee0_0 .net "forward_two_execute", 2 0, v0x555980fa5180_0;  alias, 1 drivers
v0x555980f9afc0_0 .net "program_counter_plus_eight_execute", 31 0, L_0x555980fcc520;  alias, 1 drivers
v0x555980f9b0a0_0 .net "read_data_1_reg", 31 0, v0x555980fa00f0_0;  alias, 1 drivers
v0x555980f9b180_0 .net "read_data_2_reg", 31 0, v0x555980fa02a0_0;  alias, 1 drivers
v0x555980f9b260_0 .net "result_writeback", 31 0, L_0x555980fccea0;  alias, 1 drivers
v0x555980f9b340_0 .net "sa_execute", 4 0, v0x555980f9fd90_0;  alias, 1 drivers
v0x555980f9b420_0 .net "sign_imm_execute", 31 0, v0x555980f9ff40_0;  alias, 1 drivers
v0x555980f9b500_0 .var "src_A_ALU_execute", 31 0;
v0x555980f9b650_0 .var "src_B_ALU_execute", 31 0;
v0x555980f9b820_0 .var "src_B_mid", 31 0;
v0x555980f9b900_0 .var "src_mux_input_0_A", 31 0;
v0x555980f9b9e0_0 .var "src_mux_input_0_B", 31 0;
v0x555980f9bac0_0 .var "write_data_execute", 31 0;
E_0x555980f9a6c0/0 .event edge, v0x555980f9ae00_0, v0x555980f9b0a0_0, v0x555980f9b260_0, v0x555980f9a960_0;
E_0x555980f9a6c0/1 .event edge, v0x555980f9ad20_0, v0x555980f9a880_0, v0x555980f9aa50_0, v0x555980f9b340_0;
E_0x555980f9a6c0/2 .event edge, v0x555980f9aee0_0, v0x555980f9b180_0, v0x555980f9ac40_0, v0x555980f9a780_0;
E_0x555980f9a6c0/3 .event edge, v0x555980f9ab10_0, v0x555980f9b420_0, v0x555980f9afc0_0;
E_0x555980f9a6c0 .event/or E_0x555980f9a6c0/0, E_0x555980f9a6c0/1, E_0x555980f9a6c0/2, E_0x555980f9a6c0/3;
S_0x555980f9bea0 .scope module, "control_unit" "Control_Unit" 4 254, 11 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "register_write";
    .port_info 2 /OUTPUT 1 "memory_to_register";
    .port_info 3 /OUTPUT 1 "memory_write";
    .port_info 4 /OUTPUT 1 "ALU_src_A";
    .port_info 5 /OUTPUT 2 "ALU_src_B";
    .port_info 6 /OUTPUT 2 "register_destination";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 6 "ALU_function";
    .port_info 9 /OUTPUT 1 "program_counter_multiplexer_jump";
    .port_info 10 /OUTPUT 1 "j_instruction";
    .port_info 11 /OUTPUT 1 "LO_register_write";
    .port_info 12 /OUTPUT 1 "HI_register_write";
    .port_info 13 /OUTPUT 1 "using_HI_LO";
    .port_info 14 /OUTPUT 1 "no_sign_extend";
    .port_info 15 /OUTPUT 1 "program_counter_jalr_control";
v0x555980f9a450_0 .var "ALU_function", 5 0;
v0x555980f9c330_0 .var "ALU_src_A", 0 0;
v0x555980f9c3f0_0 .var "ALU_src_B", 1 0;
v0x555980f9c4b0_0 .var "HI_register_write", 0 0;
v0x555980f9c570_0 .var "LO_register_write", 0 0;
v0x555980f9c630_0 .var "branch", 0 0;
v0x555980f9c6f0_0 .var "funct", 5 0;
v0x555980f9c7d0_0 .net "instruction", 31 0, v0x555980fa3b00_0;  alias, 1 drivers
v0x555980f9c8b0_0 .var "j_instruction", 0 0;
v0x555980f9ca00_0 .var "memory_to_register", 0 0;
v0x555980f9cac0_0 .var "memory_write", 0 0;
v0x555980f9cb80_0 .var "no_sign_extend", 0 0;
v0x555980f9cc40_0 .var "op", 5 0;
v0x555980f9cd20_0 .var "program_counter_jalr_control", 0 0;
v0x555980f9cde0_0 .var "program_counter_multiplexer_jump", 0 0;
v0x555980f9cea0_0 .var "register_destination", 1 0;
v0x555980f9cf80_0 .var "register_write", 0 0;
v0x555980f9d150_0 .var "rt", 4 0;
v0x555980f9d230_0 .var "using_HI_LO", 0 0;
E_0x555980f9c250 .event edge, v0x555980f9c7d0_0, v0x555980f9c7d0_0, v0x555980f9c7d0_0;
S_0x555980f9d4f0 .scope module, "decode_execute_register" "Decode_Execute_Register" 4 298, 12 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "register_write_decode";
    .port_info 4 /INPUT 1 "memory_to_register_decode";
    .port_info 5 /INPUT 1 "memory_write_decode";
    .port_info 6 /INPUT 1 "ALU_src_A_decode";
    .port_info 7 /INPUT 2 "ALU_src_B_decode";
    .port_info 8 /INPUT 2 "register_destination_decode";
    .port_info 9 /INPUT 1 "HI_register_write_decode";
    .port_info 10 /INPUT 1 "LO_register_write_decode";
    .port_info 11 /INPUT 6 "ALU_function_decode";
    .port_info 12 /INPUT 1 "program_counter_multiplexer_jump_decode";
    .port_info 13 /INPUT 1 "j_instruction_decode";
    .port_info 14 /INPUT 1 "using_HI_LO_decode";
    .port_info 15 /INPUT 1 "HALT_decode";
    .port_info 16 /INPUT 6 "op_decode";
    .port_info 17 /INPUT 1 "program_counter_jalr_control_decode";
    .port_info 18 /OUTPUT 1 "register_write_execute";
    .port_info 19 /OUTPUT 1 "memory_to_register_execute";
    .port_info 20 /OUTPUT 1 "memory_write_execute";
    .port_info 21 /OUTPUT 1 "ALU_src_A_execute";
    .port_info 22 /OUTPUT 2 "ALU_src_B_execute";
    .port_info 23 /OUTPUT 2 "register_destination_execute";
    .port_info 24 /OUTPUT 1 "HI_register_write_execute";
    .port_info 25 /OUTPUT 1 "LO_register_write_execute";
    .port_info 26 /OUTPUT 6 "ALU_function_execute";
    .port_info 27 /OUTPUT 1 "program_counter_multiplexer_jump_execute";
    .port_info 28 /OUTPUT 1 "j_instruction_execute";
    .port_info 29 /OUTPUT 1 "using_HI_LO_execute";
    .port_info 30 /OUTPUT 1 "HALT_execute";
    .port_info 31 /OUTPUT 6 "op_execute";
    .port_info 32 /OUTPUT 1 "program_counter_jalr_control_execute";
    .port_info 33 /INPUT 5 "Rs_decode";
    .port_info 34 /INPUT 5 "Rt_decode";
    .port_info 35 /INPUT 5 "Rd_decode";
    .port_info 36 /INPUT 32 "sign_imm_decode";
    .port_info 37 /INPUT 5 "sa_decode";
    .port_info 38 /OUTPUT 5 "Rs_execute";
    .port_info 39 /OUTPUT 5 "Rt_execute";
    .port_info 40 /OUTPUT 5 "Rd_execute";
    .port_info 41 /OUTPUT 32 "sign_imm_execute";
    .port_info 42 /OUTPUT 5 "sa_execute";
    .port_info 43 /INPUT 32 "src_A_decode";
    .port_info 44 /INPUT 32 "src_B_decode";
    .port_info 45 /INPUT 32 "program_counter_plus_four_decode";
    .port_info 46 /INPUT 32 "j_program_counter_decode";
    .port_info 47 /OUTPUT 32 "src_A_execute";
    .port_info 48 /OUTPUT 32 "src_B_execute";
    .port_info 49 /OUTPUT 32 "program_counter_plus_four_execute";
    .port_info 50 /OUTPUT 32 "j_program_counter_execute";
v0x555980f9dbd0_0 .net "ALU_function_decode", 5 0, v0x555980f9a450_0;  alias, 1 drivers
v0x555980f9dcb0_0 .var "ALU_function_execute", 5 0;
v0x555980f9dd50_0 .net "ALU_src_A_decode", 0 0, v0x555980f9c330_0;  alias, 1 drivers
v0x555980f9de50_0 .var "ALU_src_A_execute", 0 0;
v0x555980f9df20_0 .net "ALU_src_B_decode", 1 0, v0x555980f9c3f0_0;  alias, 1 drivers
v0x555980f9e010_0 .var "ALU_src_B_execute", 1 0;
v0x555980f9e0e0_0 .net "HALT_decode", 0 0, v0x555980fa36a0_0;  alias, 1 drivers
v0x555980f9e180_0 .var "HALT_execute", 0 0;
v0x555980f9e220_0 .net "HI_register_write_decode", 0 0, v0x555980f9c4b0_0;  alias, 1 drivers
v0x555980f9e2f0_0 .var "HI_register_write_execute", 0 0;
v0x555980f9e390_0 .net "LO_register_write_decode", 0 0, v0x555980f9c570_0;  alias, 1 drivers
v0x555980f9e460_0 .var "LO_register_write_execute", 0 0;
v0x555980f9e500_0 .net "Rd_decode", 4 0, L_0x555980fba470;  alias, 1 drivers
v0x555980f9e5a0_0 .var "Rd_execute", 4 0;
v0x555980f9e680_0 .net "Rs_decode", 4 0, L_0x555980fba1d0;  alias, 1 drivers
v0x555980f9e760_0 .var "Rs_execute", 4 0;
v0x555980f9e840_0 .net "Rt_decode", 4 0, L_0x555980fba340;  alias, 1 drivers
v0x555980f9ea30_0 .var "Rt_execute", 4 0;
v0x555980f9eb10_0 .net "clear", 0 0, v0x555980fa4ea0_0;  alias, 1 drivers
v0x555980f9ebd0_0 .net "clk", 0 0, L_0x555980fcd130;  alias, 1 drivers
v0x555980f9ec90_0 .net "j_instruction_decode", 0 0, v0x555980f9c8b0_0;  alias, 1 drivers
v0x555980f9ed60_0 .var "j_instruction_execute", 0 0;
v0x555980f9ee00_0 .net "j_program_counter_decode", 31 0, L_0x555980fccab0;  alias, 1 drivers
v0x555980f9eee0_0 .var "j_program_counter_execute", 31 0;
v0x555980f9efc0_0 .net "memory_to_register_decode", 0 0, v0x555980f9ca00_0;  alias, 1 drivers
v0x555980f9f090_0 .var "memory_to_register_execute", 0 0;
v0x555980f9f130_0 .net "memory_write_decode", 0 0, v0x555980f9cac0_0;  alias, 1 drivers
v0x555980f9f200_0 .var "memory_write_execute", 0 0;
v0x555980f9f2a0_0 .net "op_decode", 5 0, L_0x555980fb9f90;  alias, 1 drivers
v0x555980f9f380_0 .var "op_execute", 5 0;
v0x555980f9f460_0 .net "program_counter_jalr_control_decode", 0 0, v0x555980f9cd20_0;  alias, 1 drivers
v0x555980f9f530_0 .var "program_counter_jalr_control_execute", 0 0;
v0x555980f9f5d0_0 .net "program_counter_multiplexer_jump_decode", 0 0, v0x555980f9cde0_0;  alias, 1 drivers
v0x555980f9f6a0_0 .var "program_counter_multiplexer_jump_execute", 0 0;
v0x555980f9f740_0 .net "program_counter_plus_four_decode", 31 0, v0x555980fa3c80_0;  alias, 1 drivers
v0x555980f9f830_0 .var "program_counter_plus_four_execute", 31 0;
v0x555980f9f8f0_0 .net "register_destination_decode", 1 0, v0x555980f9cea0_0;  alias, 1 drivers
v0x555980f9f9e0_0 .var "register_destination_execute", 1 0;
v0x555980f9faa0_0 .net "register_write_decode", 0 0, v0x555980f9cf80_0;  alias, 1 drivers
v0x555980f9fb70_0 .var "register_write_execute", 0 0;
v0x555980f9fc10_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980f9fcb0_0 .net "sa_decode", 4 0, L_0x555980fba7f0;  alias, 1 drivers
v0x555980f9fd90_0 .var "sa_execute", 4 0;
v0x555980f9fe80_0 .net "sign_imm_decode", 31 0, L_0x555980fcc020;  alias, 1 drivers
v0x555980f9ff40_0 .var "sign_imm_execute", 31 0;
v0x555980fa0030_0 .net "src_A_decode", 31 0, L_0x555980fcb600;  alias, 1 drivers
v0x555980fa00f0_0 .var "src_A_execute", 31 0;
v0x555980fa01e0_0 .net "src_B_decode", 31 0, L_0x555980fcb710;  alias, 1 drivers
v0x555980fa02a0_0 .var "src_B_execute", 31 0;
v0x555980fa0390_0 .net "using_HI_LO_decode", 0 0, v0x555980f9d230_0;  alias, 1 drivers
v0x555980fa0460_0 .var "using_HI_LO_execute", 0 0;
E_0x555980f9db50 .event posedge, v0x555980f95d50_0, v0x555980f9ebd0_0;
S_0x555980fa0b40 .scope module, "execute_memory_register" "Execute_Memory_Register" 4 410, 13 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "register_write_execute";
    .port_info 3 /INPUT 1 "memory_to_register_execute";
    .port_info 4 /INPUT 1 "memory_write_execute";
    .port_info 5 /INPUT 1 "HI_register_write_execute";
    .port_info 6 /INPUT 1 "LO_register_write_execute";
    .port_info 7 /INPUT 1 "program_counter_multiplexer_jump_execute";
    .port_info 8 /INPUT 1 "j_instruction_execute";
    .port_info 9 /INPUT 1 "HALT_execute";
    .port_info 10 /INPUT 6 "op_execute";
    .port_info 11 /INPUT 32 "src_A_ALU_execute";
    .port_info 12 /INPUT 32 "src_B_ALU_execute";
    .port_info 13 /INPUT 1 "program_counter_jalr_control_execute";
    .port_info 14 /OUTPUT 1 "register_write_memory";
    .port_info 15 /OUTPUT 1 "memory_to_register_memory";
    .port_info 16 /OUTPUT 1 "memory_write_memory";
    .port_info 17 /OUTPUT 1 "HI_register_write_memory";
    .port_info 18 /OUTPUT 1 "LO_register_write_memory";
    .port_info 19 /OUTPUT 1 "program_counter_multiplexer_jump_memory";
    .port_info 20 /OUTPUT 1 "j_instruction_memory";
    .port_info 21 /OUTPUT 1 "HALT_memory";
    .port_info 22 /OUTPUT 6 "op_memory";
    .port_info 23 /OUTPUT 32 "src_A_ALU_memory";
    .port_info 24 /OUTPUT 32 "src_B_ALU_memory";
    .port_info 25 /OUTPUT 1 "program_counter_jalr_control_memory";
    .port_info 26 /INPUT 32 "ALU_output_execute";
    .port_info 27 /INPUT 32 "ALU_HI_output_execute";
    .port_info 28 /INPUT 32 "ALU_LO_output_execute";
    .port_info 29 /INPUT 32 "write_data_execute";
    .port_info 30 /INPUT 5 "write_register_execute";
    .port_info 31 /INPUT 32 "j_program_counter_execute";
    .port_info 32 /OUTPUT 32 "ALU_output_memory";
    .port_info 33 /OUTPUT 32 "ALU_HI_output_memory";
    .port_info 34 /OUTPUT 32 "ALU_LO_output_memory";
    .port_info 35 /OUTPUT 32 "write_data_memory";
    .port_info 36 /OUTPUT 5 "write_register_memory";
    .port_info 37 /OUTPUT 32 "j_program_counter_memory";
v0x555980fa1070_0 .net "ALU_HI_output_execute", 31 0, v0x555980f98ae0_0;  alias, 1 drivers
v0x555980fa1180_0 .var "ALU_HI_output_memory", 31 0;
v0x555980fa1250_0 .net "ALU_LO_output_execute", 31 0, v0x555980f98be0_0;  alias, 1 drivers
v0x555980fa1350_0 .var "ALU_LO_output_memory", 31 0;
v0x555980fa1420_0 .net "ALU_output_execute", 31 0, v0x555980f98e40_0;  alias, 1 drivers
v0x555980fa14c0_0 .var "ALU_output_memory", 31 0;
v0x555980fa1590_0 .net "HALT_execute", 0 0, v0x555980f9e180_0;  alias, 1 drivers
v0x555980fa1660_0 .var "HALT_memory", 0 0;
v0x555980fa1700_0 .net "HI_register_write_execute", 0 0, v0x555980f9e2f0_0;  alias, 1 drivers
v0x555980fa1860_0 .var "HI_register_write_memory", 0 0;
v0x555980fa1900_0 .net "LO_register_write_execute", 0 0, v0x555980f9e460_0;  alias, 1 drivers
v0x555980fa19d0_0 .var "LO_register_write_memory", 0 0;
v0x555980fa1a70_0 .net "clk", 0 0, L_0x555980fcd130;  alias, 1 drivers
v0x555980fa1b40_0 .net "j_instruction_execute", 0 0, v0x555980f9ed60_0;  alias, 1 drivers
v0x555980fa1c10_0 .var "j_instruction_memory", 0 0;
v0x555980fa1cb0_0 .net "j_program_counter_execute", 31 0, v0x555980f9eee0_0;  alias, 1 drivers
v0x555980fa1d80_0 .var "j_program_counter_memory", 31 0;
v0x555980fa1e20_0 .net "memory_to_register_execute", 0 0, v0x555980f9f090_0;  alias, 1 drivers
v0x555980fa1ef0_0 .var "memory_to_register_memory", 0 0;
v0x555980fa1f90_0 .net "memory_write_execute", 0 0, v0x555980f9f200_0;  alias, 1 drivers
v0x555980fa2060_0 .var "memory_write_memory", 0 0;
v0x555980fa2100_0 .net "op_execute", 5 0, v0x555980f9f380_0;  alias, 1 drivers
v0x555980fa21d0_0 .var "op_memory", 5 0;
v0x555980fa2290_0 .net "program_counter_jalr_control_execute", 0 0, v0x555980f9f530_0;  alias, 1 drivers
v0x555980fa2360_0 .var "program_counter_jalr_control_memory", 0 0;
v0x555980fa2400_0 .net "program_counter_multiplexer_jump_execute", 0 0, v0x555980f9f6a0_0;  alias, 1 drivers
v0x555980fa24d0_0 .var "program_counter_multiplexer_jump_memory", 0 0;
v0x555980fa2570_0 .net "register_write_execute", 0 0, v0x555980f9fb70_0;  alias, 1 drivers
v0x555980fa2640_0 .var "register_write_memory", 0 0;
v0x555980fa26e0_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980fa2780_0 .net "src_A_ALU_execute", 31 0, v0x555980f9b500_0;  alias, 1 drivers
v0x555980fa2840_0 .var "src_A_ALU_memory", 31 0;
v0x555980fa2920_0 .net "src_B_ALU_execute", 31 0, v0x555980f9b820_0;  alias, 1 drivers
v0x555980fa2c20_0 .var "src_B_ALU_memory", 31 0;
v0x555980fa2ce0_0 .net "write_data_execute", 31 0, v0x555980f9bac0_0;  alias, 1 drivers
v0x555980fa2dd0_0 .var "write_data_memory", 31 0;
v0x555980fa2e90_0 .net "write_register_execute", 4 0, v0x555980fae860_0;  alias, 1 drivers
v0x555980fa2f70_0 .var "write_register_memory", 4 0;
S_0x555980fa3510 .scope module, "fetch_decode_register" "Fetch_Decode_Register" 4 241, 14 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 1 "HALT_fetch";
    .port_info 5 /OUTPUT 1 "HALT_decode";
    .port_info 6 /INPUT 32 "program_counter_plus_four_fetch";
    .port_info 7 /INPUT 32 "instruction_fetch";
    .port_info 8 /OUTPUT 32 "program_counter_plus_four_decode";
    .port_info 9 /OUTPUT 32 "instruction_decode";
v0x555980fa36a0_0 .var "HALT_decode", 0 0;
v0x555980fa3790_0 .net "HALT_fetch", 0 0, v0x555980fa94c0_0;  alias, 1 drivers
v0x555980fa3830_0 .net "clear", 0 0, v0x555980fa4dd0_0;  alias, 1 drivers
v0x555980fa3900_0 .net "clk", 0 0, L_0x555980fcd130;  alias, 1 drivers
v0x555980fa39f0_0 .net "enable", 0 0, v0x555980fa5800_0;  alias, 1 drivers
v0x555980fa3b00_0 .var "instruction_decode", 31 0;
v0x555980fa3bc0_0 .net "instruction_fetch", 31 0, v0x555980fb3370_0;  1 drivers
v0x555980fa3c80_0 .var "program_counter_plus_four_decode", 31 0;
v0x555980fa3d90_0 .net "program_counter_plus_four_fetch", 31 0, L_0x555980fbacb0;  alias, 1 drivers
v0x555980fa3e70_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
S_0x555980fa4050 .scope module, "hazard_unit" "Hazard_Unit" 4 511, 15 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_decode";
    .port_info 1 /INPUT 5 "Rs_decode";
    .port_info 2 /INPUT 5 "Rt_decode";
    .port_info 3 /INPUT 5 "Rs_execute";
    .port_info 4 /INPUT 5 "Rt_execute";
    .port_info 5 /INPUT 5 "write_register_execute";
    .port_info 6 /INPUT 1 "memory_to_register_execute";
    .port_info 7 /INPUT 1 "register_write_execute";
    .port_info 8 /INPUT 5 "write_register_memory";
    .port_info 9 /INPUT 1 "memory_to_register_memory";
    .port_info 10 /INPUT 1 "register_write_memory";
    .port_info 11 /INPUT 5 "write_register_writeback";
    .port_info 12 /INPUT 1 "register_write_writeback";
    .port_info 13 /INPUT 1 "program_counter_multiplexer_jump_memory";
    .port_info 14 /INPUT 1 "HI_register_write_memory";
    .port_info 15 /INPUT 1 "LO_register_write_memory";
    .port_info 16 /INPUT 1 "LO_register_write_writeback";
    .port_info 17 /INPUT 1 "HI_register_write_writeback";
    .port_info 18 /INPUT 1 "using_HI_LO_execute";
    .port_info 19 /INPUT 1 "program_counter_jalr_control_memory";
    .port_info 20 /OUTPUT 1 "stall_fetch";
    .port_info 21 /OUTPUT 1 "stall_decode";
    .port_info 22 /OUTPUT 1 "forward_register_file_output_A_decode";
    .port_info 23 /OUTPUT 1 "forward_register_file_output_B_decode";
    .port_info 24 /OUTPUT 1 "flush_execute_register";
    .port_info 25 /OUTPUT 3 "forward_register_file_output_A_execute";
    .port_info 26 /OUTPUT 3 "forward_register_file_output_B_execute";
    .port_info 27 /OUTPUT 1 "flush_decode_register";
v0x555980fa45a0_0 .net "HI_register_write_memory", 0 0, v0x555980fa1860_0;  alias, 1 drivers
v0x555980fa4660_0 .net "HI_register_write_writeback", 0 0, v0x555980fa7800_0;  alias, 1 drivers
v0x555980fa4700_0 .net "LO_register_write_memory", 0 0, v0x555980fa19d0_0;  alias, 1 drivers
v0x555980fa47d0_0 .net "LO_register_write_writeback", 0 0, v0x555980fa7990_0;  alias, 1 drivers
v0x555980fa4870_0 .net "Rs_decode", 4 0, L_0x555980fba1d0;  alias, 1 drivers
v0x555980fa4960_0 .net "Rs_execute", 4 0, v0x555980f9e760_0;  alias, 1 drivers
v0x555980fa4a30_0 .net "Rt_decode", 4 0, L_0x555980fba340;  alias, 1 drivers
v0x555980fa4b00_0 .net "Rt_execute", 4 0, v0x555980f9ea30_0;  alias, 1 drivers
v0x555980fa4bd0_0 .net "branch_decode", 0 0, v0x555980f9c630_0;  alias, 1 drivers
v0x555980fa4d30_0 .var "branchstall", 0 0;
v0x555980fa4dd0_0 .var "flush_decode_register", 0 0;
v0x555980fa4ea0_0 .var "flush_execute_register", 0 0;
v0x555980fa4f70_0 .var "forward_register_file_output_A_decode", 0 0;
v0x555980fa5010_0 .var "forward_register_file_output_A_execute", 2 0;
v0x555980fa50e0_0 .var "forward_register_file_output_B_decode", 0 0;
v0x555980fa5180_0 .var "forward_register_file_output_B_execute", 2 0;
v0x555980fa5250_0 .var "lwstall", 0 0;
v0x555980fa52f0_0 .net "memory_to_register_execute", 0 0, v0x555980f9f090_0;  alias, 1 drivers
v0x555980fa5390_0 .net "memory_to_register_memory", 0 0, v0x555980fa1ef0_0;  alias, 1 drivers
v0x555980fa5430_0 .net "program_counter_jalr_control_memory", 0 0, v0x555980fa2360_0;  alias, 1 drivers
v0x555980fa5500_0 .net "program_counter_multiplexer_jump_memory", 0 0, v0x555980fa24d0_0;  alias, 1 drivers
v0x555980fa55d0_0 .net "register_write_execute", 0 0, v0x555980f9fb70_0;  alias, 1 drivers
v0x555980fa56c0_0 .net "register_write_memory", 0 0, v0x555980fa2640_0;  alias, 1 drivers
v0x555980fa5760_0 .net "register_write_writeback", 0 0, v0x555980fa8300_0;  alias, 1 drivers
v0x555980fa5800_0 .var "stall_decode", 0 0;
v0x555980fa58d0_0 .var "stall_fetch", 0 0;
v0x555980fa5970_0 .net "using_HI_LO_execute", 0 0, v0x555980fa0460_0;  alias, 1 drivers
v0x555980fa5a40_0 .net "write_register_execute", 4 0, v0x555980fae860_0;  alias, 1 drivers
v0x555980fa5b10_0 .net "write_register_memory", 4 0, v0x555980fa2f70_0;  alias, 1 drivers
v0x555980fa5be0_0 .net "write_register_writeback", 4 0, v0x555980fa8980_0;  alias, 1 drivers
E_0x555980fa4490/0 .event edge, v0x555980f9e760_0, v0x555980fa2f70_0, v0x555980fa2640_0, v0x555980fa0460_0;
E_0x555980fa4490/1 .event edge, v0x555980fa19d0_0, v0x555980fa5be0_0, v0x555980fa5760_0, v0x555980fa47d0_0;
E_0x555980fa4490/2 .event edge, v0x555980f9ea30_0, v0x555980fa1860_0, v0x555980fa4660_0, v0x555980f9e680_0;
E_0x555980fa4490/3 .event edge, v0x555980f9e840_0, v0x555980f9f090_0, v0x555980f9c630_0, v0x555980f9fb70_0;
E_0x555980fa4490/4 .event edge, v0x555980fa2e90_0, v0x555980fa1ef0_0, v0x555980fa24d0_0, v0x555980fa2360_0;
E_0x555980fa4490 .event/or E_0x555980fa4490/0, E_0x555980fa4490/1, E_0x555980fa4490/2, E_0x555980fa4490/3, E_0x555980fa4490/4;
S_0x555980fa5fc0 .scope module, "memory_filter" "Memory_Filter" 4 456, 16 2 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op_writeback";
    .port_info 1 /INPUT 4 "byteenable_writeback";
    .port_info 2 /INPUT 32 "src_A_writeback";
    .port_info 3 /INPUT 32 "src_B_writeback";
    .port_info 4 /INPUT 32 "read_data_writeback";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 32 "filtered_output_writeback";
v0x555980fa6300_0 .net "byteenable_writeback", 3 0, v0x555980fa7ad0_0;  alias, 1 drivers
v0x555980fa6400_0 .var "filtered_output_writeback", 31 0;
v0x555980fa64e0_0 .net "op_writeback", 5 0, v0x555980fa7f90_0;  alias, 1 drivers
v0x555980fa65d0_0 .net "read_data_writeback", 31 0, v0x555980fa8120_0;  alias, 1 drivers
v0x555980fa66b0_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980fa6750_0 .net "src_A_writeback", 31 0, v0x555980fa8620_0;  alias, 1 drivers
v0x555980fa6830_0 .net "src_B_writeback", 31 0, v0x555980fa87c0_0;  alias, 1 drivers
E_0x555980fa61e0/0 .event edge, v0x555980f95d50_0, v0x555980fa64e0_0, v0x555980fa6300_0, v0x555980fa65d0_0;
E_0x555980fa61e0/1 .event edge, v0x555980fa65d0_0, v0x555980fa65d0_0, v0x555980fa65d0_0, v0x555980fa65d0_0;
E_0x555980fa61e0/2 .event edge, v0x555980fa65d0_0, v0x555980fa65d0_0, v0x555980fa65d0_0, v0x555980fa65d0_0;
E_0x555980fa61e0/3 .event edge, v0x555980fa65d0_0, v0x555980fa65d0_0, v0x555980fa6830_0, v0x555980fa6830_0;
E_0x555980fa61e0/4 .event edge, v0x555980fa65d0_0, v0x555980fa6830_0, v0x555980fa6830_0, v0x555980fa65d0_0;
E_0x555980fa61e0/5 .event edge, v0x555980fa6830_0, v0x555980fa6830_0;
E_0x555980fa61e0 .event/or E_0x555980fa61e0/0, E_0x555980fa61e0/1, E_0x555980fa61e0/2, E_0x555980fa61e0/3, E_0x555980fa61e0/4, E_0x555980fa61e0/5;
S_0x555980fa6a30 .scope module, "memory_writeback_register" "Memory_Writeback_Register" 4 467, 17 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "register_write_memory";
    .port_info 3 /INPUT 1 "memory_to_register_memory";
    .port_info 4 /INPUT 1 "HI_register_write_memory";
    .port_info 5 /INPUT 1 "LO_register_write_memory";
    .port_info 6 /INPUT 1 "HALT_memory";
    .port_info 7 /INPUT 6 "op_memory";
    .port_info 8 /INPUT 4 "byteenable_memory";
    .port_info 9 /INPUT 32 "src_A_ALU_memory";
    .port_info 10 /INPUT 32 "src_B_ALU_memory";
    .port_info 11 /OUTPUT 1 "register_write_writeback";
    .port_info 12 /OUTPUT 1 "memory_to_register_writeback";
    .port_info 13 /OUTPUT 1 "HI_register_write_writeback";
    .port_info 14 /OUTPUT 1 "LO_register_write_writeback";
    .port_info 15 /OUTPUT 1 "HALT_writeback";
    .port_info 16 /OUTPUT 6 "op_writeback";
    .port_info 17 /OUTPUT 4 "byteenable_writeback";
    .port_info 18 /OUTPUT 32 "src_A_ALU_writeback";
    .port_info 19 /OUTPUT 32 "src_B_ALU_writeback";
    .port_info 20 /INPUT 32 "ALU_output_memory";
    .port_info 21 /INPUT 5 "write_register_memory";
    .port_info 22 /INPUT 32 "ALU_HI_output_memory";
    .port_info 23 /INPUT 32 "ALU_LO_output_memory";
    .port_info 24 /INPUT 32 "read_data_memory";
    .port_info 25 /OUTPUT 32 "ALU_output_writeback";
    .port_info 26 /OUTPUT 5 "write_register_writeback";
    .port_info 27 /OUTPUT 32 "ALU_HI_output_writeback";
    .port_info 28 /OUTPUT 32 "ALU_LO_output_writeback";
    .port_info 29 /OUTPUT 32 "read_data_writeback";
v0x555980fa6ff0_0 .net "ALU_HI_output_memory", 31 0, v0x555980fa1180_0;  alias, 1 drivers
v0x555980fa7120_0 .var "ALU_HI_output_writeback", 31 0;
v0x555980fa71e0_0 .net "ALU_LO_output_memory", 31 0, v0x555980fa1350_0;  alias, 1 drivers
v0x555980fa72d0_0 .var "ALU_LO_output_writeback", 31 0;
v0x555980fa7370_0 .net "ALU_output_memory", 31 0, v0x555980fa14c0_0;  alias, 1 drivers
v0x555980fa74b0_0 .var "ALU_output_writeback", 31 0;
v0x555980fa7590_0 .net "HALT_memory", 0 0, v0x555980fa1660_0;  alias, 1 drivers
v0x555980fa7630_0 .var "HALT_writeback", 0 0;
v0x555980fa76d0_0 .net "HI_register_write_memory", 0 0, v0x555980fa1860_0;  alias, 1 drivers
v0x555980fa7800_0 .var "HI_register_write_writeback", 0 0;
v0x555980fa78a0_0 .net "LO_register_write_memory", 0 0, v0x555980fa19d0_0;  alias, 1 drivers
v0x555980fa7990_0 .var "LO_register_write_writeback", 0 0;
v0x555980fa7a30_0 .net "byteenable_memory", 3 0, v0x555980fb1f40_0;  1 drivers
v0x555980fa7ad0_0 .var "byteenable_writeback", 3 0;
v0x555980fa7b90_0 .net "clk", 0 0, L_0x555980fcd130;  alias, 1 drivers
v0x555980fa7c30_0 .net "memory_to_register_memory", 0 0, v0x555980fa1ef0_0;  alias, 1 drivers
v0x555980fa7d20_0 .var "memory_to_register_writeback", 0 0;
v0x555980fa7ed0_0 .net "op_memory", 5 0, v0x555980fa21d0_0;  alias, 1 drivers
v0x555980fa7f90_0 .var "op_writeback", 5 0;
v0x555980fa8060_0 .net "read_data_memory", 31 0, v0x555980fb5210_0;  1 drivers
v0x555980fa8120_0 .var "read_data_writeback", 31 0;
v0x555980fa8210_0 .net "register_write_memory", 0 0, v0x555980fa2640_0;  alias, 1 drivers
v0x555980fa8300_0 .var "register_write_writeback", 0 0;
v0x555980fa83a0_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980fa8550_0 .net "src_A_ALU_memory", 31 0, v0x555980fa2840_0;  alias, 1 drivers
v0x555980fa8620_0 .var "src_A_ALU_writeback", 31 0;
v0x555980fa86f0_0 .net "src_B_ALU_memory", 31 0, v0x555980fa2c20_0;  alias, 1 drivers
v0x555980fa87c0_0 .var "src_B_ALU_writeback", 31 0;
v0x555980fa8890_0 .net "write_register_memory", 4 0, v0x555980fa2f70_0;  alias, 1 drivers
v0x555980fa8980_0 .var "write_register_writeback", 4 0;
S_0x555980fa8ec0 .scope module, "pc" "Program_Counter" 4 209, 18 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address_input";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "halt";
    .port_info 5 /OUTPUT 32 "address_output";
v0x555980fa9140_0 .net "address_input", 31 0, L_0x555980fcb160;  alias, 1 drivers
v0x555980fa9240_0 .var "address_output", 31 0;
v0x555980fa9320_0 .net "clk", 0 0, L_0x555980fcd130;  alias, 1 drivers
v0x555980fa93f0_0 .net "enable", 0 0, v0x555980fa58d0_0;  alias, 1 drivers
v0x555980fa94c0_0 .var "halt", 0 0;
v0x555980fa9560_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
S_0x555980fa96a0 .scope module, "plus_four_adder" "Adder" 4 218, 5 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "z";
v0x555980fa98f0_0 .net "a", 31 0, v0x555980fa9240_0;  alias, 1 drivers
L_0x7f65794a5060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555980fa9a00_0 .net "b", 31 0, L_0x7f65794a5060;  1 drivers
v0x555980fa9ac0_0 .net "z", 31 0, L_0x555980fbacb0;  alias, 1 drivers
L_0x555980fbacb0 .arith/sum 32, v0x555980fa9240_0, L_0x7f65794a5060;
S_0x555980fa9c20 .scope module, "plus_four_adder_execute" "Adder" 4 353, 5 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "z";
L_0x7f65794a5138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555980fa9e50_0 .net "a", 31 0, L_0x7f65794a5138;  1 drivers
v0x555980fa9f50_0 .net "b", 31 0, v0x555980f9f830_0;  alias, 1 drivers
v0x555980faa040_0 .net "z", 31 0, L_0x555980fcc520;  alias, 1 drivers
L_0x555980fcc520 .arith/sum 32, L_0x7f65794a5138, v0x555980f9f830_0;
S_0x555980faa180 .scope module, "program_counter_multiplexer" "MUX_2INPUT" 4 224, 19 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "control";
    .port_info 1 /INPUT 32 "input_0";
    .port_info 2 /INPUT 32 "input_1";
    .port_info 3 /OUTPUT 32 "resolved";
P_0x555980faa360 .param/l "BUS_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
v0x555980faa460_0 .net "control", 0 0, L_0x555980fcb480;  alias, 1 drivers
v0x555980faa520_0 .net "input_0", 31 0, L_0x555980fbacb0;  alias, 1 drivers
v0x555980faa630_0 .net "input_1", 31 0, L_0x555980fcc3f0;  alias, 1 drivers
v0x555980faa700_0 .net "resolved", 31 0, L_0x555980fcae60;  alias, 1 drivers
L_0x555980fcae60 .functor MUXZ 32, L_0x555980fbacb0, L_0x555980fcc3f0, L_0x555980fcb480, C4<>;
S_0x555980faa870 .scope module, "program_counter_multiplexer_two" "MUX_2INPUT" 4 231, 19 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "control";
    .port_info 1 /INPUT 32 "input_0";
    .port_info 2 /INPUT 32 "input_1";
    .port_info 3 /OUTPUT 32 "resolved";
P_0x555980faaa50 .param/l "BUS_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
v0x555980faab20_0 .net "control", 0 0, v0x555980fa24d0_0;  alias, 1 drivers
v0x555980faac30_0 .net "input_0", 31 0, L_0x555980fcae60;  alias, 1 drivers
v0x555980faacf0_0 .net "input_1", 31 0, L_0x555980fccc90;  alias, 1 drivers
v0x555980faadc0_0 .net "resolved", 31 0, L_0x555980fcaf50;  alias, 1 drivers
L_0x555980fcaf50 .functor MUXZ 32, L_0x555980fcae60, L_0x555980fccc90, v0x555980fa24d0_0, C4<>;
S_0x555980faaf50 .scope module, "reg_output_comparator" "Comparator" 4 280, 20 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 1 "c";
v0x555980fab180_0 .net "a", 31 0, L_0x555980fcb280;  alias, 1 drivers
v0x555980fab280_0 .net "b", 31 0, L_0x555980fcb3e0;  alias, 1 drivers
v0x555980fab360_0 .var "c", 0 0;
v0x555980fab430_0 .net "op", 5 0, L_0x555980fb9f90;  alias, 1 drivers
v0x555980fab520_0 .net "rt", 4 0, L_0x555980fba340;  alias, 1 drivers
E_0x555980fa61a0 .event edge, v0x555980f9f2a0_0, v0x555980f9e840_0, v0x555980fab180_0, v0x555980fab280_0;
S_0x555980fab700 .scope module, "register_file" "Register_File" 4 189, 21 2 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "HALT_writeback";
    .port_info 2 /INPUT 1 "pipelined";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "HI_write_enable";
    .port_info 6 /INPUT 1 "LO_write_enable";
    .port_info 7 /INPUT 5 "read_address_1";
    .port_info 8 /INPUT 5 "read_address_2";
    .port_info 9 /INPUT 5 "write_address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 32 "HI_write_data";
    .port_info 12 /INPUT 32 "LO_write_data";
    .port_info 13 /OUTPUT 32 "read_data_1";
    .port_info 14 /OUTPUT 32 "read_data_2";
    .port_info 15 /OUTPUT 32 "read_data_LO";
    .port_info 16 /OUTPUT 32 "read_data_HI";
    .port_info 17 /OUTPUT 32 "read_register_2";
    .port_info 18 /OUTPUT 32 "registers_out_4_DELETE_ME";
    .port_info 19 /OUTPUT 32 "registers_out_5_DELETE_ME";
    .port_info 20 /OUTPUT 32 "registers_out_6_DELETE_ME";
v0x555980fad160_4 .array/port v0x555980fad160, 4;
L_0x555980eb48c0 .functor BUFZ 32, v0x555980fad160_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555980fad160_5 .array/port v0x555980fad160, 5;
L_0x555980f92910 .functor BUFZ 32, v0x555980fad160_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555980fad160_6 .array/port v0x555980fad160, 6;
L_0x555980fba900 .functor BUFZ 32, v0x555980fad160_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555980fad160_2 .array/port v0x555980fad160, 2;
L_0x555980fbaaf0 .functor BUFZ 32, v0x555980fad160_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f65794a5018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555980fbabf0 .functor XOR 1, L_0x555980fcd130, L_0x7f65794a5018, C4<0>, C4<0>;
v0x555980fac180_0 .net "HALT_writeback", 0 0, v0x555980fa7630_0;  alias, 1 drivers
v0x555980fac240_0 .var "HI_reg", 31 0;
v0x555980fac300_0 .net "HI_write_data", 31 0, v0x555980fa7120_0;  alias, 1 drivers
v0x555980fac3f0_0 .net "HI_write_enable", 0 0, v0x555980fa7800_0;  alias, 1 drivers
v0x555980fac4e0_0 .var "LO_reg", 31 0;
v0x555980fac610_0 .net "LO_write_data", 31 0, v0x555980fa72d0_0;  alias, 1 drivers
v0x555980fac720_0 .net "LO_write_enable", 0 0, v0x555980fa7990_0;  alias, 1 drivers
v0x555980fac810_0 .net "clk", 0 0, L_0x555980fcd130;  alias, 1 drivers
v0x555980fac8b0_0 .net "modified_write_clk", 0 0, L_0x555980fbabf0;  1 drivers
v0x555980fac970_0 .net "pipelined", 0 0, L_0x7f65794a5018;  1 drivers
v0x555980faca30_0 .net "read_address_1", 4 0, L_0x555980fba050;  alias, 1 drivers
v0x555980facb10_0 .net "read_address_2", 4 0, L_0x555980fba270;  alias, 1 drivers
v0x555980facbf0_0 .var "read_data_1", 31 0;
v0x555980faccd0_0 .var "read_data_2", 31 0;
v0x555980facdb0_0 .net "read_data_HI", 31 0, v0x555980fac240_0;  alias, 1 drivers
v0x555980face90_0 .net "read_data_LO", 31 0, v0x555980fac4e0_0;  alias, 1 drivers
v0x555980facf70_0 .net "read_register_2", 31 0, L_0x555980fbaaf0;  alias, 1 drivers
v0x555980fad160 .array "registers", 0 31, 31 0;
v0x555980fad730_0 .net "registers_out_4_DELETE_ME", 31 0, L_0x555980eb48c0;  1 drivers
v0x555980fad810_0 .net "registers_out_5_DELETE_ME", 31 0, L_0x555980f92910;  1 drivers
v0x555980fad8f0_0 .net "registers_out_6_DELETE_ME", 31 0, L_0x555980fba900;  1 drivers
v0x555980fad9d0_0 .net "reset", 0 0, v0x555980fb9bd0_0;  alias, 1 drivers
v0x555980fada70_0 .net "write_address", 4 0, v0x555980fa8980_0;  alias, 1 drivers
v0x555980fadb30_0 .net "write_data", 31 0, L_0x555980fccea0;  alias, 1 drivers
v0x555980fadbf0_0 .net "write_enable", 0 0, v0x555980fa8300_0;  alias, 1 drivers
E_0x555980fabca0 .event posedge, v0x555980f95d50_0, v0x555980fac8b0_0;
v0x555980fad160_0 .array/port v0x555980fad160, 0;
v0x555980fad160_1 .array/port v0x555980fad160, 1;
E_0x555980fabd20/0 .event edge, v0x555980faca30_0, v0x555980fad160_0, v0x555980fad160_1, v0x555980fad160_2;
v0x555980fad160_3 .array/port v0x555980fad160, 3;
E_0x555980fabd20/1 .event edge, v0x555980fad160_3, v0x555980fad160_4, v0x555980fad160_5, v0x555980fad160_6;
v0x555980fad160_7 .array/port v0x555980fad160, 7;
v0x555980fad160_8 .array/port v0x555980fad160, 8;
v0x555980fad160_9 .array/port v0x555980fad160, 9;
v0x555980fad160_10 .array/port v0x555980fad160, 10;
E_0x555980fabd20/2 .event edge, v0x555980fad160_7, v0x555980fad160_8, v0x555980fad160_9, v0x555980fad160_10;
v0x555980fad160_11 .array/port v0x555980fad160, 11;
v0x555980fad160_12 .array/port v0x555980fad160, 12;
v0x555980fad160_13 .array/port v0x555980fad160, 13;
v0x555980fad160_14 .array/port v0x555980fad160, 14;
E_0x555980fabd20/3 .event edge, v0x555980fad160_11, v0x555980fad160_12, v0x555980fad160_13, v0x555980fad160_14;
v0x555980fad160_15 .array/port v0x555980fad160, 15;
v0x555980fad160_16 .array/port v0x555980fad160, 16;
v0x555980fad160_17 .array/port v0x555980fad160, 17;
v0x555980fad160_18 .array/port v0x555980fad160, 18;
E_0x555980fabd20/4 .event edge, v0x555980fad160_15, v0x555980fad160_16, v0x555980fad160_17, v0x555980fad160_18;
v0x555980fad160_19 .array/port v0x555980fad160, 19;
v0x555980fad160_20 .array/port v0x555980fad160, 20;
v0x555980fad160_21 .array/port v0x555980fad160, 21;
v0x555980fad160_22 .array/port v0x555980fad160, 22;
E_0x555980fabd20/5 .event edge, v0x555980fad160_19, v0x555980fad160_20, v0x555980fad160_21, v0x555980fad160_22;
v0x555980fad160_23 .array/port v0x555980fad160, 23;
v0x555980fad160_24 .array/port v0x555980fad160, 24;
v0x555980fad160_25 .array/port v0x555980fad160, 25;
v0x555980fad160_26 .array/port v0x555980fad160, 26;
E_0x555980fabd20/6 .event edge, v0x555980fad160_23, v0x555980fad160_24, v0x555980fad160_25, v0x555980fad160_26;
v0x555980fad160_27 .array/port v0x555980fad160, 27;
v0x555980fad160_28 .array/port v0x555980fad160, 28;
v0x555980fad160_29 .array/port v0x555980fad160, 29;
v0x555980fad160_30 .array/port v0x555980fad160, 30;
E_0x555980fabd20/7 .event edge, v0x555980fad160_27, v0x555980fad160_28, v0x555980fad160_29, v0x555980fad160_30;
v0x555980fad160_31 .array/port v0x555980fad160, 31;
E_0x555980fabd20/8 .event edge, v0x555980fad160_31, v0x555980facb10_0;
E_0x555980fabd20 .event/or E_0x555980fabd20/0, E_0x555980fabd20/1, E_0x555980fabd20/2, E_0x555980fabd20/3, E_0x555980fabd20/4, E_0x555980fabd20/5, E_0x555980fabd20/6, E_0x555980fabd20/7, E_0x555980fabd20/8;
S_0x555980fabe80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 21 76, 21 76 0, S_0x555980fab700;
 .timescale 0 0;
v0x555980fac080_0 .var/2s "i", 31 0;
S_0x555980fae010 .scope module, "write_register_execute_mux" "MUX_4INPUT" 4 359, 22 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "control";
    .port_info 1 /INPUT 5 "input_0";
    .port_info 2 /INPUT 5 "input_1";
    .port_info 3 /INPUT 5 "input_2";
    .port_info 4 /INPUT 5 "input_3";
    .port_info 5 /OUTPUT 5 "resolved";
P_0x555980fae1f0 .param/l "BUS_WIDTH" 0 22 3, +C4<00000000000000000000000000000101>;
v0x555980fae400_0 .net "control", 1 0, v0x555980f9f9e0_0;  alias, 1 drivers
v0x555980fae4e0_0 .net "input_0", 4 0, v0x555980f9ea30_0;  alias, 1 drivers
v0x555980fae5d0_0 .net "input_1", 4 0, v0x555980f9e5a0_0;  alias, 1 drivers
L_0x7f65794a5180 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x555980fae670_0 .net "input_2", 4 0, L_0x7f65794a5180;  1 drivers
L_0x7f65794a51c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555980fae730_0 .net "input_3", 4 0, L_0x7f65794a51c8;  1 drivers
v0x555980fae860_0 .var "resolved", 4 0;
E_0x555980fae370/0 .event edge, v0x555980f9f9e0_0, v0x555980f9ea30_0, v0x555980f9e5a0_0, v0x555980fae670_0;
E_0x555980fae370/1 .event edge, v0x555980fae730_0;
E_0x555980fae370 .event/or E_0x555980fae370/0, E_0x555980fae370/1;
S_0x555980faea70 .scope module, "writeback_mux" "MUX_2INPUT" 4 504, 19 1 0, S_0x555980f20bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "control";
    .port_info 1 /INPUT 32 "input_0";
    .port_info 2 /INPUT 32 "input_1";
    .port_info 3 /OUTPUT 32 "resolved";
P_0x555980faec50 .param/l "BUS_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
v0x555980faecf0_0 .net "control", 0 0, v0x555980fa7d20_0;  alias, 1 drivers
v0x555980faedb0_0 .net "input_0", 31 0, v0x555980fa74b0_0;  alias, 1 drivers
v0x555980faee50_0 .net "input_1", 31 0, v0x555980fa6400_0;  alias, 1 drivers
v0x555980faef20_0 .net "resolved", 31 0, L_0x555980fccea0;  alias, 1 drivers
L_0x555980fccea0 .functor MUXZ 32, v0x555980fa74b0_0, v0x555980fa6400_0, v0x555980fa7d20_0, C4<>;
S_0x555980fb7ff0 .scope module, "raminst" "RAM_32x2048_delay1" 3 21, 23 1 0, S_0x555980f20790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 4 "byteenable";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 32 "test";
    .port_info 8 /OUTPUT 1 "waitrequest";
    .port_info 9 /OUTPUT 32 "val";
P_0x555980fb81d0 .param/str "RAM_INIT_FILE" 0 23 13, "hex1/r_type/and_4.hex.txt";
v0x555980fb86a0_0 .var "a", 7 0;
v0x555980fb87a0_0 .net "address", 31 0, v0x555980fb1bb0_0;  alias, 1 drivers
v0x555980fb8860_0 .var "b", 7 0;
v0x555980fb8900_0 .net "byteenable", 3 0, L_0x555980fcd070;  alias, 1 drivers
v0x555980fb89c0_0 .var "c", 7 0;
v0x555980fb8ad0_0 .net "clk", 0 0, v0x555980fb9820_0;  alias, 1 drivers
v0x555980fb8b70_0 .var "d", 7 0;
v0x555980fb8c50 .array "lower_mem", 3840 0, 31 0;
v0x555980fb8d10 .array "mem", -1073741824 -1077936128, 31 0;
v0x555980fb8dd0_0 .net "read", 0 0, v0x555980fb5030_0;  alias, 1 drivers
v0x555980fb8e70_0 .var "readdata", 31 0;
v0x555980fb8f10_0 .var "test", 31 0;
v0x555980fb8fd0 .array "tmp", 400000 0, 31 0;
v0x555980fb9090_0 .var "val", 31 0;
v0x555980fb9170_0 .var "waitrequest", 0 0;
v0x555980fb9210_0 .net "write", 0 0, v0x555980fb7920_0;  alias, 1 drivers
v0x555980fb92b0_0 .net "writedata", 31 0, L_0x555980f74540;  alias, 1 drivers
v0x555980fb9370_0 .var "writedata_mod", 31 0;
E_0x555980fae290/0 .event edge, v0x555980fb1e60_0, v0x555980fb7db0_0, v0x555980fb1e60_0, v0x555980fb7db0_0;
E_0x555980fae290/1 .event edge, v0x555980fb1e60_0, v0x555980fb7db0_0, v0x555980fb1e60_0, v0x555980fb7db0_0;
E_0x555980fae290 .event/or E_0x555980fae290/0, E_0x555980fae290/1;
S_0x555980fb8300 .scope begin, "$unm_blk_5" "$unm_blk_5" 23 25, 23 25 0, S_0x555980fb7ff0;
 .timescale 0 0;
v0x555980fb84e0_0 .var/i "i", 31 0;
v0x555980fb85a0_0 .var/i "j", 31 0;
    .scope S_0x555980fb7ff0;
T_0 ;
    %fork t_1, S_0x555980fb8300;
    %jmp t_0;
    .scope S_0x555980fb8300;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980fb84e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555980fb84e0_0;
    %cmpi/s 400000, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555980fb84e0_0;
    %store/vec4a v0x555980fb8fd0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555980fb84e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555980fb84e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x555980fb84e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x555980fb84e0_0;
    %cmpi/u 3221225472, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980fb84e0_0;
    %pad/s 33;
    %subi 3217031168, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x555980fb8d10, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555980fb84e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555980fb84e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call/w 23 39 "$readmemh", P_0x555980fb81d0, v0x555980fb8fd0, 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980fb85a0_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x555980fb84e0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x555980fb84e0_0;
    %cmpi/u 3221225472, 0, 32;
    %jmp/0xz T_0.5, 5;
    %ix/getv/s 4, v0x555980fb85a0_0;
    %load/vec4a v0x555980fb8fd0, 4;
    %load/vec4 v0x555980fb84e0_0;
    %pad/s 33;
    %subi 3217031168, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x555980fb8d10, 4, 0;
    %load/vec4 v0x555980fb84e0_0;
    %pad/s 33;
    %subi 3217031168, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x555980fb8d10, 4;
    %vpi_call/w 23 44 "$display", "%h %d", v0x555980fb84e0_0, S<0,vec4,u32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555980fb85a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555980fb85a0_0, 0, 32;
    %load/vec4 v0x555980fb84e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555980fb84e0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb9170_0, 0, 1;
    %end;
    .scope S_0x555980fb7ff0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x555980fb7ff0;
T_1 ;
    %wait E_0x555980f92a70;
    %load/vec4 v0x555980fb9210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %load/vec4 v0x555980fb87a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555980fb87a0_0;
    %cmpi/u 3221225472, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555980fb9370_0;
    %load/vec4 v0x555980fb87a0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555980fb8d10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fb9170_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980fb87a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555980fb87a0_0;
    %cmpi/u 3840, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555980fb9370_0;
    %ix/getv 3, v0x555980fb87a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555980fb8c50, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fb9170_0, 0;
T_1.4 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555980fb8dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x555980fb87a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fb8e70_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3217031168, 0, 32;
    %load/vec4 v0x555980fb87a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555980fb87a0_0;
    %cmpi/u 3221225472, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x555980fb87a0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555980fb8d10, 4;
    %assign/vec4 v0x555980fb8e70_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980fb87a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x555980fb87a0_0;
    %cmpi/u 3840, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %ix/getv 4, v0x555980fb87a0_0;
    %load/vec4a v0x555980fb8c50, 4;
    %assign/vec4 v0x555980fb8e70_0, 0;
T_1.12 ;
T_1.11 ;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fb9170_0, 0;
T_1.6 ;
T_1.1 ;
    %load/vec4 v0x555980fb8dd0_0;
    %nor/r;
    %load/vec4 v0x555980fb9210_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x555980fb8e70_0, 0;
T_1.14 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555980fb7ff0;
T_2 ;
Ewait_0 .event/or E_0x555980fae290, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555980fb8900_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x555980fb92b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x555980fb86a0_0, 0, 8;
    %load/vec4 v0x555980fb8900_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x555980fb92b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x555980fb8860_0, 0, 8;
    %load/vec4 v0x555980fb8900_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x555980fb92b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0x555980fb89c0_0, 0, 8;
    %load/vec4 v0x555980fb8900_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x555980fb92b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0x555980fb8b70_0, 0, 8;
    %load/vec4 v0x555980fb86a0_0;
    %load/vec4 v0x555980fb8860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980fb89c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980fb8b70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fb9370_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555980fb9090_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555980fab700;
T_3 ;
Ewait_1 .event/or E_0x555980fabd20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555980faca30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x555980faca30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555980fad160, 4;
    %store/vec4 v0x555980facbf0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980facbf0_0, 0, 32;
T_3.1 ;
    %load/vec4 v0x555980facb10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x555980facb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555980fad160, 4;
    %store/vec4 v0x555980faccd0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980faccd0_0, 0, 32;
T_3.3 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555980fab700;
T_4 ;
    %wait E_0x555980fabca0;
    %load/vec4 v0x555980fad9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_3, S_0x555980fabe80;
    %jmp t_2;
    .scope S_0x555980fabe80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980fac080_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x555980fac080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555980fac080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555980fad160, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555980fac080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555980fac080_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x555980fab700;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fac4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fac240_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555980fadbf0_0;
    %load/vec4 v0x555980fac180_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x555980fadb30_0;
    %load/vec4 v0x555980fada70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555980fad160, 0, 4;
T_4.4 ;
    %load/vec4 v0x555980fac3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x555980fac300_0;
    %assign/vec4 v0x555980fac240_0, 0;
T_4.6 ;
    %load/vec4 v0x555980fac720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x555980fac610_0;
    %assign/vec4 v0x555980fac4e0_0, 0;
T_4.8 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555980fa8ec0;
T_5 ;
    %wait E_0x555980f9db50;
    %load/vec4 v0x555980fa9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555980fa9240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa94c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555980fa93f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555980fa94c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x555980fa9140_0;
    %assign/vec4 v0x555980fa9240_0, 0;
T_5.4 ;
    %load/vec4 v0x555980fa9140_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555980fa94c0_0, 0;
T_5.6 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555980fa3510;
T_6 ;
    %wait E_0x555980f9db50;
    %load/vec4 v0x555980fa3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555980fa3c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa36a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555980fa39f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555980fa3830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa36a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa3b00_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x555980fa3d90_0;
    %assign/vec4 v0x555980fa3c80_0, 0;
    %load/vec4 v0x555980fa3790_0;
    %assign/vec4 v0x555980fa36a0_0, 0;
    %load/vec4 v0x555980fa3bc0_0;
    %assign/vec4 v0x555980fa3b00_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555980f9bea0;
T_7 ;
Ewait_2 .event/or E_0x555980f9c250, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555980f9c7d0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x555980f9cc40_0, 0, 6;
    %load/vec4 v0x555980f9c7d0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555980f9d150_0, 0, 5;
    %load/vec4 v0x555980f9c7d0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555980f9c6f0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cd20_0, 0, 1;
    %load/vec4 v0x555980f9cc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9c330_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.0 ;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %nor/r;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %load/vec4 v0x555980f9c6f0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x555980f9c330_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %load/vec4 v0x555980f9c6f0_0;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9c6f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x555980f9cd20_0, 0, 1;
    %jmp T_7.27;
T_7.1 ;
    %load/vec4 v0x555980f9d150_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980f9d150_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 44, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9ca00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9cac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f9c3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f9cea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c4b0_0, 0, 1;
    %load/vec4 v0x555980f9c4b0_0;
    %store/vec4 v0x555980f9c570_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x555980f9a450_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9cb80_0, 0, 1;
    %jmp T_7.27;
T_7.27 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555980faaf50;
T_8 ;
Ewait_3 .event/or E_0x555980fa61a0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x555980fab430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fab360_0, 0, 1;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x555980fab520_0;
    %cmpi/e 1, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555980fab520_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980fab180_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555980fab360_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x555980fab520_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555980fab520_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v0x555980fab180_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x555980fab360_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fab360_0, 0, 1;
T_8.10 ;
T_8.8 ;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x555980fab180_0;
    %load/vec4 v0x555980fab280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555980fab360_0, 0, 1;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x555980fab180_0;
    %load/vec4 v0x555980fab280_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x555980fab360_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x555980fab180_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555980fab360_0, 0, 1;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980fab180_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x555980fab360_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555980f9d4f0;
T_9 ;
    %wait E_0x555980f9db50;
    %load/vec4 v0x555980f9fc10_0;
    %nor/r;
    %load/vec4 v0x555980f9eb10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x555980f9f740_0;
    %assign/vec4 v0x555980f9f830_0, 0;
    %load/vec4 v0x555980f9ee00_0;
    %assign/vec4 v0x555980f9eee0_0, 0;
    %load/vec4 v0x555980fa0030_0;
    %assign/vec4 v0x555980fa00f0_0, 0;
    %load/vec4 v0x555980fa01e0_0;
    %assign/vec4 v0x555980fa02a0_0, 0;
    %load/vec4 v0x555980f9e0e0_0;
    %assign/vec4 v0x555980f9e180_0, 0;
    %load/vec4 v0x555980f9faa0_0;
    %assign/vec4 v0x555980f9fb70_0, 0;
    %load/vec4 v0x555980f9efc0_0;
    %assign/vec4 v0x555980f9f090_0, 0;
    %load/vec4 v0x555980f9f130_0;
    %assign/vec4 v0x555980f9f200_0, 0;
    %load/vec4 v0x555980f9dd50_0;
    %assign/vec4 v0x555980f9de50_0, 0;
    %load/vec4 v0x555980f9df20_0;
    %assign/vec4 v0x555980f9e010_0, 0;
    %load/vec4 v0x555980f9f8f0_0;
    %assign/vec4 v0x555980f9f9e0_0, 0;
    %load/vec4 v0x555980f9e220_0;
    %assign/vec4 v0x555980f9e2f0_0, 0;
    %load/vec4 v0x555980f9e390_0;
    %assign/vec4 v0x555980f9e460_0, 0;
    %load/vec4 v0x555980f9dbd0_0;
    %assign/vec4 v0x555980f9dcb0_0, 0;
    %load/vec4 v0x555980f9e680_0;
    %assign/vec4 v0x555980f9e760_0, 0;
    %load/vec4 v0x555980f9e840_0;
    %assign/vec4 v0x555980f9ea30_0, 0;
    %load/vec4 v0x555980f9e500_0;
    %assign/vec4 v0x555980f9e5a0_0, 0;
    %load/vec4 v0x555980f9fe80_0;
    %assign/vec4 v0x555980f9ff40_0, 0;
    %load/vec4 v0x555980f9f5d0_0;
    %assign/vec4 v0x555980f9f6a0_0, 0;
    %load/vec4 v0x555980f9ec90_0;
    %assign/vec4 v0x555980f9ed60_0, 0;
    %load/vec4 v0x555980fa0390_0;
    %assign/vec4 v0x555980fa0460_0, 0;
    %load/vec4 v0x555980f9f2a0_0;
    %assign/vec4 v0x555980f9f380_0, 0;
    %load/vec4 v0x555980f9fcb0_0;
    %assign/vec4 v0x555980f9fd90_0, 0;
    %load/vec4 v0x555980f9f460_0;
    %assign/vec4 v0x555980f9f530_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9f090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9de50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555980f9e010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555980f9f9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9e2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9e460_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980f9dcb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555980f9ea30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555980f9e5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555980f9e760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f9ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa0460_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980f9f380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f9f830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f9eee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa00f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa02a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9f530_0, 0;
    %load/vec4 v0x555980f9fc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f9e180_0, 0;
T_9.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555980f9fd90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555980fae010;
T_10 ;
Ewait_4 .event/or E_0x555980fae370, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x555980fae400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x555980fae4e0_0;
    %store/vec4 v0x555980fae860_0, 0, 5;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x555980fae5d0_0;
    %store/vec4 v0x555980fae860_0, 0, 5;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x555980fae670_0;
    %store/vec4 v0x555980fae860_0, 0, 5;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x555980fae730_0;
    %store/vec4 v0x555980fae860_0, 0, 5;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555980f9a290;
T_11 ;
Ewait_5 .event/or E_0x555980f9a6c0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x555980f9ae00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980f9b900_0, 0, 32;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0x555980f9b0a0_0;
    %store/vec4 v0x555980f9b900_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0x555980f9b260_0;
    %store/vec4 v0x555980f9b900_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x555980f9a960_0;
    %store/vec4 v0x555980f9b900_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x555980f9ad20_0;
    %store/vec4 v0x555980f9b900_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x555980f9a880_0;
    %store/vec4 v0x555980f9b900_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %load/vec4 v0x555980f9aa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980f9b500_0, 0, 32;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x555980f9b900_0;
    %store/vec4 v0x555980f9b500_0, 0, 32;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x555980f9b340_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980f9b500_0, 0, 32;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %load/vec4 v0x555980f9aee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980f9b9e0_0, 0, 32;
    %jmp T_11.17;
T_11.11 ;
    %load/vec4 v0x555980f9b180_0;
    %store/vec4 v0x555980f9b9e0_0, 0, 32;
    %jmp T_11.17;
T_11.12 ;
    %load/vec4 v0x555980f9b260_0;
    %store/vec4 v0x555980f9b9e0_0, 0, 32;
    %jmp T_11.17;
T_11.13 ;
    %load/vec4 v0x555980f9a960_0;
    %store/vec4 v0x555980f9b9e0_0, 0, 32;
    %jmp T_11.17;
T_11.14 ;
    %load/vec4 v0x555980f9ac40_0;
    %store/vec4 v0x555980f9b9e0_0, 0, 32;
    %jmp T_11.17;
T_11.15 ;
    %load/vec4 v0x555980f9a780_0;
    %store/vec4 v0x555980f9b9e0_0, 0, 32;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %load/vec4 v0x555980f9ab10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980f9b650_0, 0, 32;
    %jmp T_11.22;
T_11.18 ;
    %load/vec4 v0x555980f9b9e0_0;
    %store/vec4 v0x555980f9b650_0, 0, 32;
    %jmp T_11.22;
T_11.19 ;
    %load/vec4 v0x555980f9b420_0;
    %store/vec4 v0x555980f9b650_0, 0, 32;
    %jmp T_11.22;
T_11.20 ;
    %load/vec4 v0x555980f9afc0_0;
    %store/vec4 v0x555980f9b650_0, 0, 32;
    %jmp T_11.22;
T_11.22 ;
    %pop/vec4 1;
    %load/vec4 v0x555980f9b9e0_0;
    %store/vec4 v0x555980f9bac0_0, 0, 32;
    %load/vec4 v0x555980f9b9e0_0;
    %store/vec4 v0x555980f9b820_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555980f964d0;
T_12 ;
Ewait_6 .event/or E_0x555980f96800, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x555980f97200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555980f96da0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555980f97520_0, 0, 32;
    %load/vec4 v0x555980f96da0_0;
    %store/vec4 v0x555980f97440_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555980f96870_0;
    %load/vec4 v0x555980f96970_0;
    %sub;
    %store/vec4 v0x555980f97360_0, 0, 32;
    %load/vec4 v0x555980f96870_0;
    %load/vec4 v0x555980f96970_0;
    %add;
    %store/vec4 v0x555980f96b10_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555980f964d0;
T_13 ;
    %wait E_0x555980f967a0;
    %load/vec4 v0x555980f97160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f970a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980f96fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f97200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96f00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555980f972a0_0;
    %load/vec4 v0x555980f97200_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x555980f96e60_0;
    %assign/vec4 v0x555980f96a50_0, 0;
    %load/vec4 v0x555980f96da0_0;
    %assign/vec4 v0x555980f96970_0, 0;
    %load/vec4 v0x555980f96e60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555980f970a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %load/vec4 v0x555980f96870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f96870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96e60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555980f970a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %assign/vec4 v0x555980f96870_0, 0;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x555980f97520_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f97520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96e60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555980f970a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %assign/vec4 v0x555980f96870_0, 0;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x555980f97440_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f97440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96e60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555980f970a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %assign/vec4 v0x555980f96870_0, 0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555980f97200_0, 0;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x555980f96fc0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x555980f97200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x555980f96fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0x555980f96870_0;
    %assign/vec4 v0x555980f96ce0_0, 0;
    %load/vec4 v0x555980f96a50_0;
    %assign/vec4 v0x555980f96f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f97200_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x555980f96fc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x555980f96a50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555980f970a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %load/vec4 v0x555980f96870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f96870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96a50_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f96f00_0, 0;
    %assign/vec4 v0x555980f96ce0_0, 0;
    %jmp T_13.17;
T_13.14 ;
    %load/vec4 v0x555980f97360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f97360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96a50_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f96f00_0, 0;
    %assign/vec4 v0x555980f96ce0_0, 0;
    %jmp T_13.17;
T_13.15 ;
    %load/vec4 v0x555980f96b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f96b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96a50_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f96f00_0, 0;
    %assign/vec4 v0x555980f96ce0_0, 0;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f96970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f97200_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x555980f96a50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555980f970a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %load/vec4 v0x555980f96870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f96870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96a50_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555980f970a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %assign/vec4 v0x555980f96870_0, 0;
    %jmp T_13.21;
T_13.18 ;
    %load/vec4 v0x555980f97360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f97360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96a50_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555980f970a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %assign/vec4 v0x555980f96870_0, 0;
    %jmp T_13.21;
T_13.19 ;
    %load/vec4 v0x555980f96b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x555980f96b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f96a50_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555980f970a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x555980f96a50_0, 0;
    %assign/vec4 v0x555980f96870_0, 0;
    %jmp T_13.21;
T_13.21 ;
    %pop/vec4 1;
    %load/vec4 v0x555980f96fc0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555980f96fc0_0, 0;
T_13.13 ;
T_13.11 ;
T_13.8 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555980f97810;
T_14 ;
Ewait_7 .event/or E_0x555980f97b20, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x555980f98670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x555980f98030_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x555980f988b0_0, 0, 32;
    %store/vec4 v0x555980f987f0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555980f98330_0;
    %pad/u 33;
    %load/vec4 v0x555980f97b90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x555980f98590_0, 0, 32;
    %store/vec4 v0x555980f97c90_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555980f97810;
T_15 ;
    %wait E_0x555980f97ac0;
    %load/vec4 v0x555980f984f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f97b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f98330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f98410_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980f97e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f98670_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555980f98730_0;
    %load/vec4 v0x555980f98670_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x555980f98030_0;
    %assign/vec4 v0x555980f98330_0, 0;
    %load/vec4 v0x555980f98140_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x555980f987f0_0;
    %load/vec4 v0x555980f988b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f98140_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f98410_0, 0;
    %assign/vec4 v0x555980f97b90_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 32;
    %load/vec4 v0x555980f98140_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f98410_0, 0;
    %assign/vec4 v0x555980f97b90_0, 0;
T_15.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555980f98670_0, 0;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x555980f97e40_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x555980f98670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x555980f97e40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x555980f98410_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x555980f97c90_0;
    %load/vec4 v0x555980f98590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f98410_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f98250_0, 0;
    %assign/vec4 v0x555980f97f00_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555980f97b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f98410_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f98250_0, 0;
    %assign/vec4 v0x555980f97f00_0, 0;
T_15.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f97b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f98330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f98410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f98670_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x555980f98410_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x555980f97c90_0;
    %load/vec4 v0x555980f98590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f98410_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f98410_0, 0;
    %assign/vec4 v0x555980f97b90_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555980f97b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555980f98410_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0x555980f98410_0, 0;
    %assign/vec4 v0x555980f97b90_0, 0;
T_15.13 ;
    %load/vec4 v0x555980f97e40_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555980f97e40_0, 0;
T_15.9 ;
T_15.6 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555980f95040;
T_16 ;
Ewait_8 .event/or E_0x555980f953f0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x555980f95ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555980f95650_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_16.2, 5;
    %load/vec4 v0x555980f95650_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555980f74660_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980de25a0_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x555980f95650_0;
    %store/vec4 v0x555980f74660_0, 0, 32;
T_16.3 ;
    %load/vec4 v0x555980f95730_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_16.4, 5;
    %load/vec4 v0x555980f95730_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555980f74700_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x555980f95730_0;
    %store/vec4 v0x555980f74700_0, 0, 32;
T_16.5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980f74660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980f96110_0, 0, 64;
    %load/vec4 v0x555980f74700_0;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x555980f961f0_0, 0, 64;
    %load/vec4 v0x555980f96110_0;
    %load/vec4 v0x555980f961f0_0;
    %sub;
    %store/vec4 v0x555980f962d0_0, 0, 64;
    %load/vec4 v0x555980f95650_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980f95730_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555980f95730_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980f95650_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.6, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f95e10_0, 0, 1;
T_16.6 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555980f95f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555980f95650_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980f96110_0, 0, 64;
    %load/vec4 v0x555980f95730_0;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x555980f961f0_0, 0, 64;
    %load/vec4 v0x555980f96110_0;
    %load/vec4 v0x555980f961f0_0;
    %sub;
    %store/vec4 v0x555980f962d0_0, 0, 64;
T_16.8 ;
T_16.1 ;
    %load/vec4 v0x555980f95810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f95e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980de25a0_0, 0, 1;
T_16.10 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555980f95040;
T_17 ;
    %wait E_0x555980f95370;
    %load/vec4 v0x555980f95d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f95f90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x555980f95c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f95b90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x555980f95520_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980f95810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f958f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x555980f95ab0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555980f96050_0;
    %load/vec4 v0x555980f95f90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x555980f962d0_0;
    %cmpi/s 0, 0, 64;
    %jmp/0xz  T_17.4, 5;
    %load/vec4 v0x555980f96110_0;
    %assign/vec4 v0x555980f95c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980f95b90_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x555980f962d0_0;
    %assign/vec4 v0x555980f95c70_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555980f95b90_0, 0;
T_17.5 ;
    %load/vec4 v0x555980f961f0_0;
    %parti/s 1, 63, 7;
    %load/vec4 v0x555980f961f0_0;
    %parti/s 63, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555980f95520_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x555980f95810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555980f95f90_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x555980f95f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x555980f95c70_0;
    %load/vec4 v0x555980f95520_0;
    %sub;
    %cmpi/s 0, 0, 64;
    %jmp/0xz  T_17.8, 5;
    %load/vec4 v0x555980f95b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555980f95b90_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x555980f95c70_0;
    %load/vec4 v0x555980f95520_0;
    %sub;
    %assign/vec4 v0x555980f95c70_0, 0;
    %load/vec4 v0x555980f95b90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x555980f95b90_0, 0;
T_17.9 ;
    %load/vec4 v0x555980f95520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555980f95520_0, 0;
    %load/vec4 v0x555980f95810_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555980f95810_0, 0;
T_17.6 ;
T_17.3 ;
    %load/vec4 v0x555980f95810_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v0x555980f95c70_0;
    %load/vec4 v0x555980f95520_0;
    %sub;
    %cmpi/s 0, 0, 64;
    %jmp/0xz  T_17.12, 5;
    %load/vec4 v0x555980f95ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x555980f95e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x555980f95b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %assign/vec4 v0x555980f958f0_0, 0;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0x555980f95b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555980f958f0_0, 0;
T_17.17 ;
    %load/vec4 v0x555980de25a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x555980f95c70_0;
    %sub;
    %assign/vec4 v0x555980f95ab0_0, 0;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0x555980f95c70_0;
    %assign/vec4 v0x555980f95ab0_0, 0;
T_17.19 ;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x555980f95b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555980f958f0_0, 0;
    %load/vec4 v0x555980f95c70_0;
    %assign/vec4 v0x555980f95ab0_0, 0;
T_17.15 ;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x555980f95ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %load/vec4 v0x555980f95e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %load/vec4 v0x555980f95b90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %assign/vec4 v0x555980f958f0_0, 0;
    %jmp T_17.23;
T_17.22 ;
    %load/vec4 v0x555980f95b90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x555980f958f0_0, 0;
T_17.23 ;
    %load/vec4 v0x555980de25a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %load/vec4 v0x555980f95c70_0;
    %load/vec4 v0x555980f95520_0;
    %sub;
    %inv;
    %pushi/vec4 1, 0, 64;
    %add;
    %assign/vec4 v0x555980f95ab0_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x555980f95c70_0;
    %load/vec4 v0x555980f95520_0;
    %sub;
    %assign/vec4 v0x555980f95ab0_0, 0;
T_17.25 ;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x555980f95c70_0;
    %load/vec4 v0x555980f95520_0;
    %sub;
    %assign/vec4 v0x555980f95ab0_0, 0;
    %load/vec4 v0x555980f95b90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x555980f958f0_0, 0;
T_17.21 ;
T_17.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980f95f90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980f95810_0, 0;
T_17.10 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555980f94de0;
T_18 ;
    %wait E_0x555980f92a70;
    %load/vec4 v0x555980f99580_0;
    %load/vec4 v0x555980f99ec0_0;
    %nor/r;
    %and;
    %load/vec4 v0x555980f99340_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x555980f99640_0, 0, 1;
    %load/vec4 v0x555980f99200_0;
    %load/vec4 v0x555980f99df0_0;
    %nor/r;
    %and;
    %load/vec4 v0x555980f99340_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x555980f992a0_0, 0, 1;
    %load/vec4 v0x555980f9a060_0;
    %load/vec4 v0x555980f99f90_0;
    %nor/r;
    %and;
    %load/vec4 v0x555980f99340_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x555980f9a100_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555980f94de0;
T_19 ;
Ewait_9 .event/or E_0x555980f92a30, E_0x0;
    %wait Ewait_9;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f99580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f99200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f98f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f99160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f9a060_0, 0, 1;
    %load/vec4 v0x555980f98d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_19.25, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_19.27, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.0 ;
    %load/vec4 v0x555980f994c0_0;
    %ix/getv 4, v0x555980f99890_0;
    %shiftl 4;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.1 ;
    %load/vec4 v0x555980f994c0_0;
    %ix/getv 4, v0x555980f99890_0;
    %shiftr 4;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.2 ;
    %load/vec4 v0x555980f994c0_0;
    %ix/getv 4, v0x555980f99890_0;
    %shiftr/s 4;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.3 ;
    %load/vec4 v0x555980f994c0_0;
    %ix/getv 4, v0x555980f99400_0;
    %shiftl 4;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.4 ;
    %load/vec4 v0x555980f994c0_0;
    %ix/getv 4, v0x555980f99400_0;
    %shiftr 4;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.5 ;
    %load/vec4 v0x555980f994c0_0;
    %ix/getv 4, v0x555980f99400_0;
    %shiftr/s 4;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.6 ;
    %load/vec4 v0x555980f994c0_0;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.7 ;
    %load/vec4 v0x555980f994c0_0;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.8 ;
    %load/vec4 v0x555980f994c0_0;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f98f20_0, 0, 2;
    %jmp T_19.30;
T_19.10 ;
    %load/vec4 v0x555980f99400_0;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555980f98f20_0, 0, 2;
    %jmp T_19.30;
T_19.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f99580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555980f98f20_0, 0, 2;
    %jmp T_19.30;
T_19.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f9a060_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555980f98f20_0, 0, 2;
    %jmp T_19.30;
T_19.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f99200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f99160_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f98f20_0, 0, 2;
    %jmp T_19.30;
T_19.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980f99200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980f99160_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555980f98f20_0, 0, 2;
    %jmp T_19.30;
T_19.16 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %add;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.17 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %add;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.18 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %sub;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.19 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %sub;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.20 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %and;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.21 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %or;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.22 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %xor;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.23 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %or;
    %inv;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.24 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.32, 8;
T_19.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.32, 8;
 ; End of false expr.
    %blend;
T_19.32;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.25 ;
    %load/vec4 v0x555980f99400_0;
    %load/vec4 v0x555980f994c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.34, 8;
T_19.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.34, 8;
 ; End of false expr.
    %blend;
T_19.34;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.26 ;
    %load/vec4 v0x555980f994c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.27 ;
    %load/vec4 v0x555980f99400_0;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.28 ;
    %load/vec4 v0x555980f994c0_0;
    %store/vec4 v0x555980f98e40_0, 0, 32;
    %jmp T_19.30;
T_19.30 ;
    %pop/vec4 1;
    %load/vec4 v0x555980f98f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.38, 6;
    %jmp T_19.39;
T_19.35 ;
    %load/vec4 v0x555980f99a10_0;
    %store/vec4 v0x555980f98ae0_0, 0, 32;
    %load/vec4 v0x555980f99c50_0;
    %store/vec4 v0x555980f98be0_0, 0, 32;
    %jmp T_19.39;
T_19.36 ;
    %load/vec4 v0x555980f99950_0;
    %store/vec4 v0x555980f98ae0_0, 0, 32;
    %load/vec4 v0x555980f99b80_0;
    %store/vec4 v0x555980f98be0_0, 0, 32;
    %jmp T_19.39;
T_19.37 ;
    %load/vec4 v0x555980f99400_0;
    %store/vec4 v0x555980f98ae0_0, 0, 32;
    %load/vec4 v0x555980f99400_0;
    %store/vec4 v0x555980f98be0_0, 0, 32;
    %jmp T_19.39;
T_19.38 ;
    %load/vec4 v0x555980f99ab0_0;
    %store/vec4 v0x555980f98ae0_0, 0, 32;
    %load/vec4 v0x555980f99d20_0;
    %store/vec4 v0x555980f98be0_0, 0, 32;
    %jmp T_19.39;
T_19.39 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555980fa0b40;
T_20 ;
    %wait E_0x555980f9db50;
    %load/vec4 v0x555980fa26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa2640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa2060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa1860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa19d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa24d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa14c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa1180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa1350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa2dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555980fa2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa1c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa1d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa1660_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980fa21d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa2840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa2360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa2c20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555980fa2570_0;
    %assign/vec4 v0x555980fa2640_0, 0;
    %load/vec4 v0x555980fa1e20_0;
    %assign/vec4 v0x555980fa1ef0_0, 0;
    %load/vec4 v0x555980fa1f90_0;
    %assign/vec4 v0x555980fa2060_0, 0;
    %load/vec4 v0x555980fa1700_0;
    %assign/vec4 v0x555980fa1860_0, 0;
    %load/vec4 v0x555980fa1900_0;
    %assign/vec4 v0x555980fa19d0_0, 0;
    %load/vec4 v0x555980fa2400_0;
    %assign/vec4 v0x555980fa24d0_0, 0;
    %load/vec4 v0x555980fa1b40_0;
    %assign/vec4 v0x555980fa1c10_0, 0;
    %load/vec4 v0x555980fa1420_0;
    %assign/vec4 v0x555980fa14c0_0, 0;
    %load/vec4 v0x555980fa1070_0;
    %assign/vec4 v0x555980fa1180_0, 0;
    %load/vec4 v0x555980fa1250_0;
    %assign/vec4 v0x555980fa1350_0, 0;
    %load/vec4 v0x555980fa2ce0_0;
    %assign/vec4 v0x555980fa2dd0_0, 0;
    %load/vec4 v0x555980fa2e90_0;
    %assign/vec4 v0x555980fa2f70_0, 0;
    %load/vec4 v0x555980fa1cb0_0;
    %assign/vec4 v0x555980fa1d80_0, 0;
    %load/vec4 v0x555980fa1590_0;
    %assign/vec4 v0x555980fa1660_0, 0;
    %load/vec4 v0x555980fa2100_0;
    %assign/vec4 v0x555980fa21d0_0, 0;
    %load/vec4 v0x555980fa2780_0;
    %assign/vec4 v0x555980fa2840_0, 0;
    %load/vec4 v0x555980fa2290_0;
    %assign/vec4 v0x555980fa2360_0, 0;
    %load/vec4 v0x555980fa2920_0;
    %assign/vec4 v0x555980fa2c20_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555980fa5fc0;
T_21 ;
Ewait_10 .event/or E_0x555980fa61e0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x555980fa66b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555980fa64e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v0x555980fa6300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.15;
T_21.10 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.15;
T_21.11 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.15;
T_21.12 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.15;
T_21.13 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.15;
T_21.15 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v0x555980fa6300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.21;
T_21.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.21;
T_21.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.21;
T_21.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.21;
T_21.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.21;
T_21.21 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v0x555980fa6300_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.25;
T_21.22 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.25;
T_21.23 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.25;
T_21.25 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v0x555980fa6300_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.29;
T_21.26 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.29;
T_21.27 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.29;
T_21.29 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v0x555980fa6300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.35;
T_21.30 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555980fa6830_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.35;
T_21.31 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x555980fa6830_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.35;
T_21.32 ;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x555980fa6830_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.35;
T_21.33 ;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.35;
T_21.35 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v0x555980fa6300_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.38, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.39, 6;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.41;
T_21.36 ;
    %load/vec4 v0x555980fa65d0_0;
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.41;
T_21.37 ;
    %load/vec4 v0x555980fa6830_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.41;
T_21.38 ;
    %load/vec4 v0x555980fa6830_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.41;
T_21.39 ;
    %load/vec4 v0x555980fa6830_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x555980fa65d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555980fa6400_0, 0, 32;
    %jmp T_21.41;
T_21.41 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555980fa6a30;
T_22 ;
    %wait E_0x555980f9db50;
    %load/vec4 v0x555980fa83a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa7990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa74b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555980fa8980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa7120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa72d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fa7630_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555980fa7f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555980fa7ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa8620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa87c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fa8120_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555980fa8210_0;
    %assign/vec4 v0x555980fa8300_0, 0;
    %load/vec4 v0x555980fa7c30_0;
    %assign/vec4 v0x555980fa7d20_0, 0;
    %load/vec4 v0x555980fa76d0_0;
    %assign/vec4 v0x555980fa7800_0, 0;
    %load/vec4 v0x555980fa78a0_0;
    %assign/vec4 v0x555980fa7990_0, 0;
    %load/vec4 v0x555980fa7370_0;
    %assign/vec4 v0x555980fa74b0_0, 0;
    %load/vec4 v0x555980fa8890_0;
    %assign/vec4 v0x555980fa8980_0, 0;
    %load/vec4 v0x555980fa6ff0_0;
    %assign/vec4 v0x555980fa7120_0, 0;
    %load/vec4 v0x555980fa71e0_0;
    %assign/vec4 v0x555980fa72d0_0, 0;
    %load/vec4 v0x555980fa7590_0;
    %assign/vec4 v0x555980fa7630_0, 0;
    %load/vec4 v0x555980fa7ed0_0;
    %assign/vec4 v0x555980fa7f90_0, 0;
    %load/vec4 v0x555980fa7a30_0;
    %assign/vec4 v0x555980fa7ad0_0, 0;
    %load/vec4 v0x555980fa8550_0;
    %assign/vec4 v0x555980fa8620_0, 0;
    %load/vec4 v0x555980fa86f0_0;
    %assign/vec4 v0x555980fa87c0_0, 0;
    %load/vec4 v0x555980fa8060_0;
    %assign/vec4 v0x555980fa8120_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555980fa4050;
T_23 ;
Ewait_11 .event/or E_0x555980fa4490, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x555980fa4960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa4960_0;
    %load/vec4 v0x555980fa5b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555980fa56c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555980fa5010_0, 0, 3;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x555980fa5970_0;
    %load/vec4 v0x555980fa4700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555980fa5010_0, 0, 3;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x555980fa4960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa4960_0;
    %load/vec4 v0x555980fa5be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555980fa5760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555980fa5010_0, 0, 3;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x555980fa5970_0;
    %load/vec4 v0x555980fa47d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555980fa5010_0, 0, 3;
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555980fa5010_0, 0, 3;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %load/vec4 v0x555980fa4b00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa4b00_0;
    %load/vec4 v0x555980fa5b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555980fa56c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555980fa5180_0, 0, 3;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x555980fa5970_0;
    %load/vec4 v0x555980fa45a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555980fa5180_0, 0, 3;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x555980fa4b00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa4b00_0;
    %load/vec4 v0x555980fa5be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555980fa5760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555980fa5180_0, 0, 3;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x555980fa5970_0;
    %load/vec4 v0x555980fa4660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555980fa5180_0, 0, 3;
    %jmp T_23.15;
T_23.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555980fa5180_0, 0, 3;
T_23.15 ;
T_23.13 ;
T_23.11 ;
T_23.9 ;
    %load/vec4 v0x555980fa4870_0;
    %load/vec4 v0x555980fa4b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa4a30_0;
    %load/vec4 v0x555980fa4b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x555980fa52f0_0;
    %and;
    %store/vec4 v0x555980fa5250_0, 0, 1;
    %load/vec4 v0x555980fa4870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa4870_0;
    %load/vec4 v0x555980fa5b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555980fa56c0_0;
    %and;
    %store/vec4 v0x555980fa4f70_0, 0, 1;
    %load/vec4 v0x555980fa4a30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa4a30_0;
    %load/vec4 v0x555980fa5b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555980fa56c0_0;
    %and;
    %store/vec4 v0x555980fa50e0_0, 0, 1;
    %load/vec4 v0x555980fa4bd0_0;
    %load/vec4 v0x555980fa55d0_0;
    %and;
    %load/vec4 v0x555980fa5a40_0;
    %load/vec4 v0x555980fa4870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa5a40_0;
    %load/vec4 v0x555980fa4a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x555980fa4bd0_0;
    %load/vec4 v0x555980fa5390_0;
    %and;
    %load/vec4 v0x555980fa5b10_0;
    %load/vec4 v0x555980fa4870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fa5b10_0;
    %load/vec4 v0x555980fa4a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x555980fa4d30_0, 0, 1;
    %load/vec4 v0x555980fa4d30_0;
    %load/vec4 v0x555980fa5250_0;
    %or;
    %store/vec4 v0x555980fa58d0_0, 0, 1;
    %load/vec4 v0x555980fa4d30_0;
    %load/vec4 v0x555980fa5250_0;
    %or;
    %store/vec4 v0x555980fa5800_0, 0, 1;
    %load/vec4 v0x555980fa5500_0;
    %load/vec4 v0x555980fa5430_0;
    %or;
    %store/vec4 v0x555980fa4dd0_0, 0, 1;
    %load/vec4 v0x555980fa4d30_0;
    %load/vec4 v0x555980fa5250_0;
    %or;
    %load/vec4 v0x555980fa5500_0;
    %or;
    %load/vec4 v0x555980fa5430_0;
    %or;
    %store/vec4 v0x555980fa4ea0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555980f20bc0;
T_24 ;
Ewait_12 .event/or E_0x555980f929f0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x555980fb21d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x555980fb2270_0;
    %store/vec4 v0x555980fb2550_0, 0, 1;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x555980f20bc0;
T_25 ;
    %wait E_0x555980ecd630;
    %load/vec4 v0x555980fb5ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555980fb26b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fb3370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555980fb5210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555980fb1f40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x555980fb2770_0;
    %assign/vec4 v0x555980fb26b0_0, 0;
    %load/vec4 v0x555980fb2000_0;
    %assign/vec4 v0x555980fb1f40_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555980f20bc0;
T_26 ;
Ewait_13 .event/or E_0x555980ded160, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x555980fb26b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x555980fb54b0_0;
    %store/vec4 v0x555980fb3370_0, 0, 32;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x555980fb54b0_0;
    %store/vec4 v0x555980fb3370_0, 0, 32;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x555980fb54b0_0;
    %store/vec4 v0x555980fb5210_0, 0, 32;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v0x555980fb54b0_0;
    %store/vec4 v0x555980fb5210_0, 0, 32;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555980f20bc0;
T_27 ;
Ewait_14 .event/or E_0x555980dedb50, E_0x0;
    %wait Ewait_14;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555980fb1bb0_0, 4, 2;
    %load/vec4 v0x555980fb26b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x555980fb3190_0;
    %parti/s 30, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555980fb1bb0_0, 4, 30;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x555980fb26b0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x555980fb3190_0;
    %parti/s 30, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555980fb1bb0_0, 4, 30;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x555980fb26b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 30, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555980fb1bb0_0, 4, 30;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x555980fb26b0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 30, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555980fb1bb0_0, 4, 30;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x555980fb3190_0;
    %parti/s 30, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555980fb1bb0_0, 4, 30;
T_27.7 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %load/vec4 v0x555980fb26b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %jmp T_27.15;
T_27.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555980fb2770_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555980fb5030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb7920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb2270_0, 0, 1;
    %jmp T_27.15;
T_27.9 ;
    %load/vec4 v0x555980fb7880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.16, 8;
    %load/vec4 v0x555980fb3b90_0;
    %flag_set/vec4 9;
    %load/vec4 v0x555980fb3f00_0;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_27.18, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_27.19, 10;
T_27.18 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.19, 10;
 ; End of false expr.
    %blend;
T_27.19;
    %jmp/1 T_27.17, 8;
T_27.16 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_27.17, 8;
 ; End of false expr.
    %blend;
T_27.17;
    %store/vec4 v0x555980fb2770_0, 0, 3;
    %load/vec4 v0x555980fb7880_0;
    %store/vec4 v0x555980fb5030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb7920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb2270_0, 0, 1;
    %jmp T_27.15;
T_27.10 ;
    %load/vec4 v0x555980fb3f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.20, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_27.21, 8;
T_27.20 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_27.21, 8;
 ; End of false expr.
    %blend;
T_27.21;
    %store/vec4 v0x555980fb2770_0, 0, 3;
    %load/vec4 v0x555980fb3f00_0;
    %nor/r;
    %store/vec4 v0x555980fb5030_0, 0, 1;
    %load/vec4 v0x555980fb3f00_0;
    %store/vec4 v0x555980fb7920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb2270_0, 0, 1;
    %jmp T_27.15;
T_27.11 ;
    %load/vec4 v0x555980fb7880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.22, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_27.23, 8;
T_27.22 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_27.23, 8;
 ; End of false expr.
    %blend;
T_27.23;
    %store/vec4 v0x555980fb2770_0, 0, 3;
    %load/vec4 v0x555980fb7880_0;
    %store/vec4 v0x555980fb5030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb7920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb2270_0, 0, 1;
    %jmp T_27.15;
T_27.12 ;
    %load/vec4 v0x555980fb7880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.24, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_27.25, 8;
T_27.24 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_27.25, 8;
 ; End of false expr.
    %blend;
T_27.25;
    %store/vec4 v0x555980fb2770_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb5030_0, 0, 1;
    %load/vec4 v0x555980fb7880_0;
    %store/vec4 v0x555980fb7920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb2270_0, 0, 1;
    %jmp T_27.15;
T_27.13 ;
    %load/vec4 v0x555980faf5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.26, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_27.27, 8;
T_27.26 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.27, 8;
 ; End of false expr.
    %blend;
T_27.27;
    %store/vec4 v0x555980fb2770_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb5030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb7920_0, 0, 1;
    %load/vec4 v0x555980faf5e0_0;
    %nor/r;
    %store/vec4 v0x555980fb2270_0, 0, 1;
    %jmp T_27.15;
T_27.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555980fb2770_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb5030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb7920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb2270_0, 0, 1;
    %jmp T_27.15;
T_27.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555980fb1c90_0, 4, 2;
    %load/vec4 v0x555980fb5d60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fb7c30_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555980fb3b90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.28, 8;
    %load/vec4 v0x555980faf940_0;
    %store/vec4 v0x555980fb5a50_0, 0, 32;
    %jmp T_27.29;
T_27.28 ;
    %load/vec4 v0x555980fb5d60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555980fb7cf0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.30, 8;
    %load/vec4 v0x555980fb5f40_0;
    %store/vec4 v0x555980fb5a50_0, 0, 32;
    %jmp T_27.31;
T_27.30 ;
    %load/vec4 v0x555980fb5b10_0;
    %store/vec4 v0x555980fb5a50_0, 0, 32;
T_27.31 ;
T_27.29 ;
    %load/vec4 v0x555980fb26b0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x555980fb26b0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555980fb26b0_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_27.32, 4;
    %load/vec4 v0x555980fb4220_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_27.34, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_27.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_27.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_27.37, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_27.38, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_27.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_27.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_27.41, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.42, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.44;
T_27.34 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.48, 6;
    %jmp T_27.49;
T_27.45 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.49;
T_27.46 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.49;
T_27.47 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.49;
T_27.48 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.49;
T_27.49 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.35 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.53, 6;
    %jmp T_27.54;
T_27.50 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.54;
T_27.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.54;
T_27.52 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.54;
T_27.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.54;
T_27.54 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.36 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.56, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.58;
T_27.55 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.58;
T_27.56 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.58;
T_27.58 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.37 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.59, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.60, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.62;
T_27.59 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.62;
T_27.60 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.62;
T_27.62 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.38 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.65, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.66, 6;
    %jmp T_27.67;
T_27.63 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.67;
T_27.64 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.67;
T_27.65 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.67;
T_27.66 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.67;
T_27.67 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.39 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.68, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.69, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.70, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.71, 6;
    %jmp T_27.72;
T_27.68 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.72;
T_27.69 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.72;
T_27.70 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.72;
T_27.71 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.72;
T_27.72 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.40 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.73, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.74, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.75, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.76, 6;
    %jmp T_27.77;
T_27.73 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.77;
T_27.74 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.77;
T_27.75 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.77;
T_27.76 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.77;
T_27.77 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.41 ;
    %load/vec4 v0x555980fb2490_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.78, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.79, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.81;
T_27.78 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.81;
T_27.79 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.81;
T_27.81 ;
    %pop/vec4 1;
    %jmp T_27.44;
T_27.42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
    %jmp T_27.44;
T_27.44 ;
    %pop/vec4 1;
    %jmp T_27.33;
T_27.32 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555980fb2000_0, 0, 4;
T_27.33 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x555980f20790;
T_28 ;
    %vpi_call/w 3 37 "$display", "PARAMATER RAM_INIT_FILE ------- %S", P_0x555980dba910 {0 0 0};
    %vpi_call/w 3 38 "$dumpfile", P_0x555980dba990 {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555980f20790 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555980fb9820_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x555980fb9820_0;
    %nor/r;
    %store/vec4 v0x555980fb9820_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x555980fb9820_0;
    %nor/r;
    %store/vec4 v0x555980fb9820_0, 0, 1;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x555980dba950 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x555980f20790;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fb9bd0_0, 0;
    %wait E_0x555980f92a70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555980fb9bd0_0, 0;
    %wait E_0x555980f92a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555980fb9bd0_0, 0;
    %wait E_0x555980f92a70;
    %load/vec4 v0x555980fb95d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %jmp T_29.1;
T_29.0 ;
    %vpi_call/w 3 62 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_29.1 ;
T_29.2 ;
    %load/vec4 v0x555980fb95d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_29.3, 8;
    %wait E_0x555980f92a70;
    %jmp T_29.2;
T_29.3 ;
    %vpi_call/w 3 68 "$display", "TB : finished; running=0" {0 0 0};
    %vpi_call/w 3 69 "$display", "%0d", v0x555980fb9b10_0 {0 0 0};
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_bus_tb_delay1.v";
    "../rtl/mips_cpu_bus.v";
    "../rtl/mips_cpu/Adder.v";
    "../rtl/mips_cpu/ALU.v";
    "../rtl/mips_cpu/Divider.v";
    "../rtl/mips_cpu/Multiplier.v";
    "../rtl/mips_cpu/Unsigned_Multiplier.v";
    "../rtl/mips_cpu/ALU_Input_Mux.v";
    "../rtl/mips_cpu/Control_Unit.v";
    "../rtl/mips_cpu/Decode_Execute_Register.v";
    "../rtl/mips_cpu/Execute_Memory_Register.v";
    "../rtl/mips_cpu/Fetch_Decode_Register.v";
    "../rtl/mips_cpu/Hazard_Unit.v";
    "../rtl/mips_cpu/Memory_Filter.v";
    "../rtl/mips_cpu/Memory_Writeback_Register.v";
    "../rtl/mips_cpu/Program_Counter.v";
    "../rtl/mips_cpu/MUX_2INPUT.v";
    "../rtl/mips_cpu/Comparator.v";
    "../rtl/mips_cpu/Register_File.v";
    "../rtl/mips_cpu/MUX_4INPUT.v";
    "RAM_32x2048_delay1.v";
