-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module2_coarse_cfo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_empty_n : IN STD_LOGIC;
    data_in_read : OUT STD_LOGIC;
    startOffset_in_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    startOffset_in_empty_n : IN STD_LOGIC;
    startOffset_in_read : OUT STD_LOGIC;
    search_buffer_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    search_buffer_out_full_n : IN STD_LOGIC;
    search_buffer_out_write : OUT STD_LOGIC;
    coarseFreqOff_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    coarseFreqOff_out_full_n : IN STD_LOGIC;
    coarseFreqOff_out_write : OUT STD_LOGIC;
    searchBufferLen_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    searchBufferLen_out_full_n : IN STD_LOGIC;
    searchBufferLen_out_write : OUT STD_LOGIC;
    passthrough_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    passthrough_out_full_n : IN STD_LOGIC;
    passthrough_out_write : OUT STD_LOGIC;
    startOffset_fwd_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    startOffset_fwd_out_full_n : IN STD_LOGIC;
    startOffset_fwd_out_write : OUT STD_LOGIC;
    num_samples : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of module2_coarse_cfo is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "module2_coarse_cfo_module2_coarse_cfo,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=7,HLS_SYN_DSP=0,HLS_SYN_FF=2289,HLS_SYN_LUT=3776,HLS_VERSION=2024_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (73 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (73 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (73 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (73 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (73 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (73 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (73 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (73 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (73 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (73 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (73 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (73 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_280 : STD_LOGIC_VECTOR (15 downto 0) := "0000001010000000";
    constant ap_const_lv48_4C4B400 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000100110001001011010000000000";
    constant ap_const_lv32_FFFFFFF4 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110100";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv11_C : STD_LOGIC_VECTOR (10 downto 0) := "00000001100";
    constant ap_const_lv11_1C : STD_LOGIC_VECTOR (10 downto 0) := "00000011100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv32_FFFFFF6F : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111101101111";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv51_1B : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000011011";
    constant ap_const_lv51_13 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000010011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_FE : STD_LOGIC_VECTOR (12 downto 0) := "0000011111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_1000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_const_lv48_20000000000 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_4000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_FC000000 : STD_LOGIC_VECTOR (31 downto 0) := "11111100000000000000000000000000";
    constant ap_const_lv32_2000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (73 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal early_buf_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_re_ce0 : STD_LOGIC;
    signal early_buf_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal early_buf_re_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_re_ce1 : STD_LOGIC;
    signal early_buf_re_we1 : STD_LOGIC;
    signal early_buf_re_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal early_buf_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_im_ce0 : STD_LOGIC;
    signal early_buf_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal early_buf_im_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_im_ce1 : STD_LOGIC;
    signal early_buf_im_we1 : STD_LOGIC;
    signal early_buf_im_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal atan_lut_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal atan_lut_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal atan_lut_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal atan_lut_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal startOffset_in_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sO_rx_loc_load_load_fu_363_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal coarseFreqOff_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal searchBufferLen_out_blk_n : STD_LOGIC;
    signal startOffset_fwd_out_blk_n : STD_LOGIC;
    signal num_samples_read_reg_1029 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln111_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln111_reg_1047 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln111_fu_373_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln111_reg_1052 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln113_fu_382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal useLen_fu_393_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal useLen_reg_1065 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln114_fu_432_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln114_reg_1070 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln115_1_fu_440_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln115_1_reg_1075 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_fu_458_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_reg_1080 : STD_LOGIC_VECTOR (10 downto 0);
    signal add24_fu_463_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add24_reg_1085 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln119_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_1090 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln119_fu_479_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln119_reg_1094 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln119_1_fu_511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln119_1_reg_1100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal x_neg_fu_526_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_neg_reg_1105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal y_neg_fu_534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_neg_reg_1110 : STD_LOGIC_VECTOR (0 downto 0);
    signal ax_fu_548_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ax_reg_1115 : STD_LOGIC_VECTOR (31 downto 0);
    signal ay_fu_562_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ay_reg_1123 : STD_LOGIC_VECTOR (31 downto 0);
    signal swap_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal swap_reg_1134 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_608_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal sdiv_ln47_reg_1149 : STD_LOGIC_VECTOR (50 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal scaled_reg_1155 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal lut_idx_fu_688_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lut_idx_reg_1160 : STD_LOGIC_VECTOR (12 downto 0);
    signal frac_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal frac_reg_1166 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal v0_fu_741_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal v0_reg_1181 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal sub_ln55_fu_765_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln55_reg_1186 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln5_reg_1191 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal angle_2_fu_811_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_2_reg_1196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal angle_6_fu_853_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_6_reg_1202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal tmp_7_reg_1208 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln61_fu_901_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal signed_angle_2_fu_921_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal signed_angle_2_reg_1218 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal tmp_9_reg_1224 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1229 : STD_LOGIC_VECTOR (27 downto 0);
    signal coarseFreqOff_reg_1234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal phase_inc_fu_997_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal phase_inc_reg_1239 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_done : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_idle : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_ready : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_data_in_read : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_in_read : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_we1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_we1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_done : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_idle : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_ready : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_re_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_re_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_im_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_im_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce0 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce0 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_idle : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_ready : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_data_in_read : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_search_buffer_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_search_buffer_out_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_ce0 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_ce0 : STD_LOGIC;
    signal startOffset_2_reg_260 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal ap_phi_mux_y_phi_fu_273_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_x_phi_fu_284_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_10_reg_291 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln39_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln53_fu_725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_fu_736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state74 : BOOLEAN;
    signal atan_lut_ce1_local : STD_LOGIC;
    signal atan_lut_ce0_local : STD_LOGIC;
    signal mul_ln137_fu_358_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal rxLen_local_fu_377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln113_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln114_fu_408_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln114_fu_412_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln114_fu_418_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln114_1_fu_422_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln114_1_fu_428_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln115_fu_443_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln115_fu_449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrLen_fu_453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln119_fu_474_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln119_1_fu_484_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_op_fu_498_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln119_fu_489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal smax_neg_fu_503_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln36_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln37_fu_556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln39_fu_570_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln44_fu_590_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_fu_584_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_608_p0 : STD_LOGIC_VECTOR (50 downto 0);
    signal shl_ln48_fu_614_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal shl_ln48_1_fu_619_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal sub_ln48_fu_624_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal tmp_6_fu_658_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_4_fu_640_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln49_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_fu_674_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_650_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_fu_680_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln50_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_idx_1_fu_701_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1_fu_712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln49_fu_708_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln54_fu_730_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal v1_fu_753_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_fu_761_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln53_1_fu_749_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_s_fu_771_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln55_fu_354_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln53_fu_797_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_fu_800_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_1_fu_805_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln2_fu_818_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln58_fu_825_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal angle_3_fu_831_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_4_fu_841_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_5_fu_847_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal angle_7_fu_875_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_8_fu_880_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_887_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln61_fu_895_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln132_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signed_angle_1_fu_915_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln137_fu_358_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln3_fu_961_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln138_fu_968_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_1_fu_974_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln138_fu_984_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sub_ln138_1_fu_991_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln138_1_fu_988_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_608_ap_start : STD_LOGIC;
    signal grp_fu_608_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (73 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_A IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_in_empty_n : IN STD_LOGIC;
        data_in_read : OUT STD_LOGIC;
        passthrough_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        passthrough_out_full_n : IN STD_LOGIC;
        passthrough_out_write : OUT STD_LOGIC;
        startOffset_in_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        startOffset_in_empty_n : IN STD_LOGIC;
        startOffset_in_read : OUT STD_LOGIC;
        startOffset_fwd_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        startOffset_fwd_out_full_n : IN STD_LOGIC;
        startOffset_fwd_out_write : OUT STD_LOGIC;
        sO_rx_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        sO_rx_out_ap_vld : OUT STD_LOGIC;
        startOffset_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        startOffset_out_ap_vld : OUT STD_LOGIC;
        early_buf_re_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce1 : OUT STD_LOGIC;
        early_buf_re_we1 : OUT STD_LOGIC;
        early_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce1 : OUT STD_LOGIC;
        early_buf_im_we1 : OUT STD_LOGIC;
        early_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component module2_coarse_cfo_module2_coarse_cfo_Pipeline_CFO_ESTIMATE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln119_1_cast : IN STD_LOGIC_VECTOR (31 downto 0);
        add : IN STD_LOGIC_VECTOR (10 downto 0);
        add24 : IN STD_LOGIC_VECTOR (10 downto 0);
        C_re_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_re_out_ap_vld : OUT STD_LOGIC;
        C_im_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_im_out_ap_vld : OUT STD_LOGIC;
        early_buf_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce0 : OUT STD_LOGIC;
        early_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_re_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce1 : OUT STD_LOGIC;
        early_buf_re_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce0 : OUT STD_LOGIC;
        early_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce1 : OUT STD_LOGIC;
        early_buf_im_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_in_empty_n : IN STD_LOGIC;
        data_in_read : OUT STD_LOGIC;
        passthrough_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        passthrough_out_full_n : IN STD_LOGIC;
        passthrough_out_write : OUT STD_LOGIC;
        search_buffer_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        search_buffer_out_full_n : IN STD_LOGIC;
        search_buffer_out_write : OUT STD_LOGIC;
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (10 downto 0);
        sext_ln138 : IN STD_LOGIC_VECTOR (28 downto 0);
        early_buf_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce0 : OUT STD_LOGIC;
        early_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce0 : OUT STD_LOGIC;
        early_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component module2_coarse_cfo_mul_28s_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component module2_coarse_cfo_mul_32s_28ns_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component module2_coarse_cfo_sdiv_51ns_32s_51_55_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (50 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (50 downto 0) );
    end component;


    component module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component module2_coarse_cfo_atan_lut_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    early_buf_re_U : component module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => early_buf_re_address0,
        ce0 => early_buf_re_ce0,
        q0 => early_buf_re_q0,
        address1 => early_buf_re_address1,
        ce1 => early_buf_re_ce1,
        we1 => early_buf_re_we1,
        d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_d1,
        q1 => early_buf_re_q1);

    early_buf_im_U : component module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => early_buf_im_address0,
        ce0 => early_buf_im_ce0,
        q0 => early_buf_im_q0,
        address1 => early_buf_im_address1,
        ce1 => early_buf_im_ce1,
        we1 => early_buf_im_we1,
        d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_d1,
        q1 => early_buf_im_q1);

    atan_lut_U : component module2_coarse_cfo_atan_lut_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => atan_lut_address0,
        ce0 => atan_lut_ce0_local,
        q0 => atan_lut_q0,
        address1 => atan_lut_address1,
        ce1 => atan_lut_ce1_local,
        q1 => atan_lut_q1);

    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302 : component module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_A
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start,
        ap_done => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_done,
        ap_idle => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_idle,
        ap_ready => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_ready,
        data_in_dout => data_in_dout,
        data_in_empty_n => data_in_empty_n,
        data_in_read => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_data_in_read,
        passthrough_out_din => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_din,
        passthrough_out_full_n => passthrough_out_full_n,
        passthrough_out_write => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_write,
        startOffset_in_dout => startOffset_in_dout,
        startOffset_in_empty_n => startOffset_in_empty_n,
        startOffset_in_read => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_in_read,
        startOffset_fwd_out_din => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_din,
        startOffset_fwd_out_full_n => startOffset_fwd_out_full_n,
        startOffset_fwd_out_write => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_write,
        sO_rx_out => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out,
        sO_rx_out_ap_vld => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out_ap_vld,
        startOffset_out => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_out,
        startOffset_out_ap_vld => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_out_ap_vld,
        early_buf_re_address1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_address1,
        early_buf_re_ce1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_ce1,
        early_buf_re_we1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_we1,
        early_buf_re_d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_d1,
        early_buf_im_address1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_address1,
        early_buf_im_ce1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_ce1,
        early_buf_im_we1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_we1,
        early_buf_im_d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_d1);

    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320 : component module2_coarse_cfo_module2_coarse_cfo_Pipeline_CFO_ESTIMATE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start,
        ap_done => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_done,
        ap_idle => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_idle,
        ap_ready => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_ready,
        add_ln119_1_cast => add_ln119_1_reg_1100,
        add => add_reg_1080,
        add24 => add24_reg_1085,
        C_re_out => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_re_out,
        C_re_out_ap_vld => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_re_out_ap_vld,
        C_im_out => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_im_out,
        C_im_out_ap_vld => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_im_out_ap_vld,
        early_buf_re_address0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address0,
        early_buf_re_ce0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce0,
        early_buf_re_q0 => early_buf_re_q0,
        early_buf_re_address1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address1,
        early_buf_re_ce1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce1,
        early_buf_re_q1 => early_buf_re_q1,
        early_buf_im_address0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address0,
        early_buf_im_ce0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce0,
        early_buf_im_q0 => early_buf_im_q0,
        early_buf_im_address1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address1,
        early_buf_im_ce1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce1,
        early_buf_im_q1 => early_buf_im_q1);

    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333 : component module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start,
        ap_done => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done,
        ap_idle => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_idle,
        ap_ready => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_ready,
        data_in_dout => data_in_dout,
        data_in_empty_n => data_in_empty_n,
        data_in_read => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_data_in_read,
        passthrough_out_din => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_din,
        passthrough_out_full_n => passthrough_out_full_n,
        passthrough_out_write => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_write,
        search_buffer_out_din => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_search_buffer_out_din,
        search_buffer_out_full_n => search_buffer_out_full_n,
        search_buffer_out_write => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_search_buffer_out_write,
        num_samples => num_samples_read_reg_1029,
        empty => trunc_ln111_reg_1052,
        sext_ln138 => phase_inc_reg_1239,
        early_buf_re_address0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_address0,
        early_buf_re_ce0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_ce0,
        early_buf_re_q0 => early_buf_re_q0,
        early_buf_im_address0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_address0,
        early_buf_im_ce0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_ce0,
        early_buf_im_q0 => early_buf_im_q0);

    mul_28s_32s_54_1_1_U38 : component module2_coarse_cfo_mul_28s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => tmp_s_fu_771_p3,
        din1 => frac_reg_1166,
        dout => mul_ln55_fu_354_p2);

    mul_32s_28ns_48_1_1_U39 : component module2_coarse_cfo_mul_32s_28ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        din0 => signed_angle_2_reg_1218,
        din1 => mul_ln137_fu_358_p1,
        dout => mul_ln137_fu_358_p2);

    sdiv_51ns_32s_51_55_seq_1_U40 : component module2_coarse_cfo_sdiv_51ns_32s_51_55_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 55,
        din0_WIDTH => 51,
        din1_WIDTH => 32,
        dout_WIDTH => 51)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_608_ap_start,
        done => grp_fu_608_ap_done,
        din0 => grp_fu_608_p0,
        din1 => den_fu_584_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_608_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_ready = ap_const_logic_1)) then 
                    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_ready = ap_const_logic_1)) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_ready = ap_const_logic_1)) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    angle_10_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                angle_10_reg_291 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                angle_10_reg_291 <= select_ln61_fu_901_p3;
            end if; 
        end if;
    end process;

    startOffset_2_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                if ((sO_rx_loc_load_load_fu_363_p1 = ap_const_lv1_1)) then 
                    startOffset_2_reg_260 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_out;
                elsif ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0)) then 
                    startOffset_2_reg_260 <= startOffset_in_dout;
                end if;
            end if; 
        end if;
    end process;

    x_reg_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_1090 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                x_reg_280 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_re_out;
            elsif (((icmp_ln119_fu_468_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                x_reg_280 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    y_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_1090 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                y_reg_269 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_im_out;
            elsif (((icmp_ln119_fu_468_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                y_reg_269 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add24_reg_1085 <= add24_fu_463_p2;
                add_ln119_reg_1094 <= add_ln119_fu_479_p2;
                add_reg_1080 <= add_fu_458_p2;
                icmp_ln119_reg_1090 <= icmp_ln119_fu_468_p2;
                sext_ln115_1_reg_1075 <= sext_ln115_1_fu_440_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln113_reg_1059 <= add_ln113_fu_382_p2;
                sext_ln111_reg_1047 <= sext_ln111_fu_369_p1;
                trunc_ln111_reg_1052 <= trunc_ln111_fu_373_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln119_1_reg_1100 <= add_ln119_1_fu_511_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                angle_2_reg_1196 <= angle_2_fu_811_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                angle_6_reg_1202 <= angle_6_fu_853_p3;
                tmp_7_reg_1208 <= angle_6_fu_853_p3(31 downto 26);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                ax_reg_1115 <= ax_fu_548_p3;
                ay_reg_1123 <= ay_fu_562_p3;
                x_neg_reg_1105 <= ap_phi_mux_x_phi_fu_284_p4(31 downto 31);
                y_neg_reg_1110 <= ap_phi_mux_y_phi_fu_273_p4(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                coarseFreqOff_reg_1234 <= mul_ln137_fu_358_p2(47 downto 16);
                phase_inc_reg_1239 <= phase_inc_fu_997_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                frac_reg_1166 <= frac_fu_720_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                lut_idx_reg_1160 <= lut_idx_fu_688_p3;
                scaled_reg_1155 <= sub_ln48_fu_624_p2(50 downto 19);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                num_samples_read_reg_1029 <= num_samples;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                sdiv_ln47_reg_1149 <= grp_fu_608_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                select_ln114_reg_1070 <= select_ln114_fu_432_p3;
                useLen_reg_1065 <= useLen_fu_393_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                signed_angle_2_reg_1218 <= signed_angle_2_fu_921_p3;
                tmp_2_reg_1229 <= signed_angle_2_fu_921_p3(31 downto 4);
                tmp_9_reg_1224 <= signed_angle_2_fu_921_p3(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                    sub_ln55_reg_1186(24 downto 8) <= sub_ln55_fu_765_p2(24 downto 8);
                    v0_reg_1181(23 downto 8) <= v0_fu_741_p3(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                swap_reg_1134 <= swap_fu_580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                trunc_ln5_reg_1191 <= mul_ln55_fu_354_p2(53 downto 22);
            end if;
        end if;
    end process;
    v0_reg_1181(7 downto 0) <= "00000000";
    sub_ln55_reg_1186(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state74, ap_CS_fsm_state6, icmp_ln119_fu_468_p2, ap_CS_fsm_state10, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_done, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_done, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done, ap_block_state3, icmp_ln39_fu_574_p2, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_block_state74)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln119_fu_468_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln39_fu_574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if ((not(((ap_const_boolean_1 = ap_block_state74) or (grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add24_fu_463_p2 <= std_logic_vector(unsigned(trunc_ln111_reg_1052) + unsigned(ap_const_lv11_1C));
    add_fu_458_p2 <= std_logic_vector(unsigned(trunc_ln111_reg_1052) + unsigned(ap_const_lv11_C));
    add_ln113_fu_382_p2 <= std_logic_vector(unsigned(rxLen_local_fu_377_p2) + unsigned(ap_const_lv32_FFFFFFF4));
    add_ln119_1_fu_511_p2 <= std_logic_vector(signed(sext_ln119_fu_489_p1) + signed(smax_neg_fu_503_p3));
    add_ln119_fu_479_p2 <= std_logic_vector(unsigned(sub_ln119_fu_474_p2) + unsigned(sext_ln111_reg_1047));
    add_ln49_fu_674_p2 <= std_logic_vector(unsigned(tmp_4_fu_640_p4) + unsigned(ap_const_lv13_1));
    add_ln54_fu_730_p2 <= std_logic_vector(unsigned(trunc_ln49_fu_708_p1) + unsigned(ap_const_lv8_1));
    add_ln61_fu_895_p2 <= std_logic_vector(unsigned(angle_8_fu_880_p3) + unsigned(ap_const_lv32_4000000));
    angle_1_fu_805_p2 <= std_logic_vector(unsigned(ap_const_lv32_1000000) - unsigned(angle_fu_800_p2));
    angle_2_fu_811_p3 <= 
        angle_1_fu_805_p2 when (swap_reg_1134(0) = '1') else 
        angle_fu_800_p2;
    angle_3_fu_831_p4 <= sub_ln58_fu_825_p2(47 downto 16);
    angle_4_fu_841_p3 <= 
        angle_3_fu_831_p4 when (x_neg_reg_1105(0) = '1') else 
        angle_2_reg_1196;
    angle_5_fu_847_p2 <= std_logic_vector(unsigned(ap_const_lv32_4000000) - unsigned(angle_4_fu_841_p3));
    angle_6_fu_853_p3 <= 
        angle_5_fu_847_p2 when (y_neg_reg_1110(0) = '1') else 
        angle_4_fu_841_p3;
    angle_7_fu_875_p2 <= std_logic_vector(unsigned(angle_6_reg_1202) + unsigned(ap_const_lv32_FC000000));
    angle_8_fu_880_p3 <= 
        angle_7_fu_875_p2 when (icmp_ln60_fu_870_p2(0) = '1') else 
        angle_6_reg_1202;
    angle_fu_800_p2 <= std_logic_vector(unsigned(trunc_ln5_reg_1191) + unsigned(sext_ln53_fu_797_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_done)
    begin
        if ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3)
    begin
        if ((ap_const_boolean_1 = ap_block_state3)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done, ap_block_state74)
    begin
        if (((ap_const_boolean_1 = ap_block_state74) or (grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_done)
    begin
        if ((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state3_assign_proc : process(startOffset_in_empty_n, startOffset_fwd_out_full_n, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out)
    begin
                ap_block_state3 <= (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0) and (startOffset_fwd_out_full_n = ap_const_logic_0)) or ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0) and (startOffset_in_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state74_assign_proc : process(coarseFreqOff_out_full_n, searchBufferLen_out_full_n)
    begin
                ap_block_state74 <= ((searchBufferLen_out_full_n = ap_const_logic_0) or (coarseFreqOff_out_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done, ap_block_state74)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state74) or (grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_x_phi_fu_284_p4_assign_proc : process(icmp_ln119_reg_1090, ap_CS_fsm_state9, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_re_out, x_reg_280)
    begin
        if (((icmp_ln119_reg_1090 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_x_phi_fu_284_p4 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_re_out;
        else 
            ap_phi_mux_x_phi_fu_284_p4 <= x_reg_280;
        end if; 
    end process;


    ap_phi_mux_y_phi_fu_273_p4_assign_proc : process(icmp_ln119_reg_1090, ap_CS_fsm_state9, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_im_out, y_reg_269)
    begin
        if (((icmp_ln119_reg_1090 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_phi_mux_y_phi_fu_273_p4 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_C_im_out;
        else 
            ap_phi_mux_y_phi_fu_273_p4 <= y_reg_269;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done, ap_block_state74)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state74) or (grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    atan_lut_address0 <= zext_ln54_fu_736_p1(8 - 1 downto 0);
    atan_lut_address1 <= zext_ln53_fu_725_p1(8 - 1 downto 0);

    atan_lut_ce0_local_assign_proc : process(ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            atan_lut_ce0_local <= ap_const_logic_1;
        else 
            atan_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    atan_lut_ce1_local_assign_proc : process(ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            atan_lut_ce1_local <= ap_const_logic_1;
        else 
            atan_lut_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    ax_fu_548_p3 <= 
        sub_ln36_fu_542_p2 when (x_neg_fu_526_p3(0) = '1') else 
        ap_phi_mux_x_phi_fu_284_p4;
    ay_fu_562_p3 <= 
        sub_ln37_fu_556_p2 when (y_neg_fu_534_p3(0) = '1') else 
        ap_phi_mux_y_phi_fu_273_p4;

    coarseFreqOff_out_blk_n_assign_proc : process(coarseFreqOff_out_full_n, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            coarseFreqOff_out_blk_n <= coarseFreqOff_out_full_n;
        else 
            coarseFreqOff_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    coarseFreqOff_out_din <= coarseFreqOff_reg_1234;

    coarseFreqOff_out_write_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done, ap_block_state74)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state74) or (grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            coarseFreqOff_out_write <= ap_const_logic_1;
        else 
            coarseFreqOff_out_write <= ap_const_logic_0;
        end if; 
    end process;

    corrLen_fu_453_p2 <= std_logic_vector(signed(sext_ln115_fu_449_p1) + signed(useLen_reg_1065));

    data_in_read_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_data_in_read, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_data_in_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            data_in_read <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_data_in_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_in_read <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_data_in_read;
        else 
            data_in_read <= ap_const_logic_0;
        end if; 
    end process;

    den_fu_584_p3 <= 
        ay_reg_1123 when (swap_fu_580_p2(0) = '1') else 
        ax_reg_1115;

    early_buf_im_address0_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            early_buf_im_address0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_im_address0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address0;
        else 
            early_buf_im_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_im_address1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_address1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_im_address1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            early_buf_im_address1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_address1;
        else 
            early_buf_im_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_im_ce0_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            early_buf_im_ce0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_im_ce0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce0;
        else 
            early_buf_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_im_ce1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_ce1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_im_ce1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            early_buf_im_ce1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_ce1;
        else 
            early_buf_im_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_im_we1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            early_buf_im_we1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_im_we1;
        else 
            early_buf_im_we1 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_re_address0_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            early_buf_re_address0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_re_address0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address0;
        else 
            early_buf_re_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_re_address1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_address1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_re_address1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            early_buf_re_address1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_address1;
        else 
            early_buf_re_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_re_ce0_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            early_buf_re_ce0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_early_buf_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_re_ce0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce0;
        else 
            early_buf_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_re_ce1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_ce1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce1, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            early_buf_re_ce1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_early_buf_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            early_buf_re_ce1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_ce1;
        else 
            early_buf_re_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_re_we1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            early_buf_re_we1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_early_buf_re_we1;
        else 
            early_buf_re_we1 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_493_p2 <= "1" when (signed(add_ln119_reg_1094) > signed(ap_const_lv32_FFFFFF6F)) else "0";
    frac_fu_720_p2 <= std_logic_vector(unsigned(scaled_reg_1155) - unsigned(shl_ln1_fu_712_p3));

    grp_fu_608_ap_start_assign_proc : process(ap_CS_fsm_state10, icmp_ln39_fu_574_p2)
    begin
        if (((icmp_ln39_fu_574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_608_ap_start <= ap_const_logic_1;
        else 
            grp_fu_608_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_608_p0 <= (select_ln44_fu_590_p3 & ap_const_lv19_0);
    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320_ap_start_reg;
    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_ap_start_reg;
    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_start_reg;
    icmp_ln113_fu_388_p2 <= "1" when (signed(add_ln113_reg_1059) < signed(ap_const_lv32_90)) else "0";
    icmp_ln119_fu_468_p2 <= "1" when (signed(corrLen_fu_453_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln132_fu_909_p2 <= "1" when (signed(angle_10_reg_291) > signed(ap_const_lv32_2000000)) else "0";
    icmp_ln39_fu_574_p2 <= "1" when (or_ln39_fu_570_p2 = ap_const_lv32_0) else "0";
    icmp_ln49_fu_668_p2 <= "0" when (tmp_6_fu_658_p4 = ap_const_lv19_0) else "1";
    icmp_ln50_fu_696_p2 <= "1" when (signed(lut_idx_reg_1160) > signed(ap_const_lv13_FE)) else "0";
    icmp_ln60_fu_870_p2 <= "1" when (signed(tmp_7_reg_1208) > signed(ap_const_lv6_0)) else "0";
    lut_idx_1_fu_701_p3 <= 
        ap_const_lv13_FE when (icmp_ln50_fu_696_p2(0) = '1') else 
        lut_idx_reg_1160;
    lut_idx_fu_688_p3 <= 
        select_ln49_fu_680_p3 when (tmp_5_fu_650_p3(0) = '1') else 
        tmp_4_fu_640_p4;
    mul_ln137_fu_358_p1 <= ap_const_lv48_4C4B400(28 - 1 downto 0);
    or_ln39_fu_570_p2 <= (ay_reg_1123 or ax_reg_1115);
    p_op_fu_498_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(add_ln119_reg_1094));

    passthrough_out_din_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_din, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_din, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            passthrough_out_din <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            passthrough_out_din <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_din;
        else 
            passthrough_out_din <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_din;
        end if; 
    end process;


    passthrough_out_write_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_write, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            passthrough_out_write <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_passthrough_out_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            passthrough_out_write <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_passthrough_out_write;
        else 
            passthrough_out_write <= ap_const_logic_0;
        end if; 
    end process;

    phase_inc_fu_997_p3 <= 
        sub_ln138_1_fu_991_p2 when (tmp_9_reg_1224(0) = '1') else 
        zext_ln138_1_fu_988_p1;
    rxLen_local_fu_377_p2 <= std_logic_vector(unsigned(num_samples_read_reg_1029) - unsigned(sext_ln111_fu_369_p1));
    sO_rx_loc_load_load_fu_363_p1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out;

    searchBufferLen_out_blk_n_assign_proc : process(searchBufferLen_out_full_n, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            searchBufferLen_out_blk_n <= searchBufferLen_out_full_n;
        else 
            searchBufferLen_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    searchBufferLen_out_din <= ap_const_lv16_280;

    searchBufferLen_out_write_assign_proc : process(ap_CS_fsm_state74, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done, ap_block_state74)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state74) or (grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            searchBufferLen_out_write <= ap_const_logic_1;
        else 
            searchBufferLen_out_write <= ap_const_logic_0;
        end if; 
    end process;

    search_buffer_out_din <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_search_buffer_out_din;
    search_buffer_out_write <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333_search_buffer_out_write;
    select_ln114_fu_432_p3 <= 
        sub_ln114_1_fu_422_p2 when (tmp_fu_400_p3(0) = '1') else 
        zext_ln114_1_fu_428_p1;
    select_ln44_fu_590_p3 <= 
        ax_reg_1115 when (swap_fu_580_p2(0) = '1') else 
        ay_reg_1123;
    select_ln49_fu_680_p3 <= 
        add_ln49_fu_674_p2 when (icmp_ln49_fu_668_p2(0) = '1') else 
        tmp_4_fu_640_p4;
    select_ln61_fu_901_p3 <= 
        add_ln61_fu_895_p2 when (tmp_8_fu_887_p3(0) = '1') else 
        angle_8_fu_880_p3;
        sext_ln111_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(startOffset_2_reg_260),32));

        sext_ln115_1_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln114_reg_1070),6));

        sext_ln115_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln115_fu_443_p2),32));

        sext_ln119_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln119_1_fu_484_p2),32));

        sext_ln53_1_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v0_fu_741_p3),25));

        sext_ln53_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v0_reg_1181),32));

        sext_ln54_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v1_fu_753_p3),25));

    shl_ln1_fu_712_p3 <= (lut_idx_1_fu_701_p3 & ap_const_lv19_0);
    shl_ln2_fu_818_p3 <= (angle_2_reg_1196 & ap_const_lv16_0);
    shl_ln3_fu_961_p3 <= (signed_angle_2_reg_1218 & ap_const_lv16_0);
    shl_ln48_1_fu_619_p2 <= std_logic_vector(shift_left(unsigned(sdiv_ln47_reg_1149),to_integer(unsigned('0' & ap_const_lv51_13(31-1 downto 0)))));
    shl_ln48_fu_614_p2 <= std_logic_vector(shift_left(unsigned(sdiv_ln47_reg_1149),to_integer(unsigned('0' & ap_const_lv51_1B(31-1 downto 0)))));
    signed_angle_1_fu_915_p2 <= std_logic_vector(unsigned(angle_10_reg_291) + unsigned(ap_const_lv32_FC000000));
    signed_angle_2_fu_921_p3 <= 
        signed_angle_1_fu_915_p2 when (icmp_ln132_fu_909_p2(0) = '1') else 
        angle_10_reg_291;
    smax_neg_fu_503_p3 <= 
        p_op_fu_498_p2 when (empty_fu_493_p2(0) = '1') else 
        ap_const_lv32_91;

    startOffset_fwd_out_blk_n_assign_proc : process(startOffset_fwd_out_full_n, ap_CS_fsm_state3, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0))) then 
            startOffset_fwd_out_blk_n <= startOffset_fwd_out_full_n;
        else 
            startOffset_fwd_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    startOffset_fwd_out_din_assign_proc : process(startOffset_in_dout, ap_CS_fsm_state3, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_din, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out, ap_block_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0))) then 
            startOffset_fwd_out_din <= startOffset_in_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            startOffset_fwd_out_din <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_din;
        else 
            startOffset_fwd_out_din <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_din;
        end if; 
    end process;


    startOffset_fwd_out_write_assign_proc : process(ap_CS_fsm_state3, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_write, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out, ap_block_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0))) then 
            startOffset_fwd_out_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            startOffset_fwd_out_write <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_fwd_out_write;
        else 
            startOffset_fwd_out_write <= ap_const_logic_0;
        end if; 
    end process;


    startOffset_in_blk_n_assign_proc : process(startOffset_in_empty_n, ap_CS_fsm_state3, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0))) then 
            startOffset_in_blk_n <= startOffset_in_empty_n;
        else 
            startOffset_in_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    startOffset_in_read_assign_proc : process(ap_CS_fsm_state3, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_in_read, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out, ap_block_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_sO_rx_out = ap_const_lv1_0))) then 
            startOffset_in_read <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            startOffset_in_read <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302_startOffset_in_read;
        else 
            startOffset_in_read <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln114_1_fu_422_p2 <= std_logic_vector(unsigned(ap_const_lv5_0) - unsigned(zext_ln114_fu_418_p1));
    sub_ln114_fu_412_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(trunc_ln114_fu_408_p1));
    sub_ln115_fu_443_p2 <= std_logic_vector(signed(ap_const_lv6_30) - signed(sext_ln115_1_fu_440_p1));
    sub_ln119_1_fu_484_p2 <= std_logic_vector(signed(ap_const_lv6_2F) - signed(sext_ln115_1_reg_1075));
    sub_ln119_fu_474_p2 <= std_logic_vector(unsigned(ap_const_lv32_B) - unsigned(num_samples_read_reg_1029));
    sub_ln138_1_fu_991_p2 <= std_logic_vector(unsigned(ap_const_lv29_0) - unsigned(zext_ln138_fu_984_p1));
    sub_ln138_fu_968_p2 <= std_logic_vector(unsigned(ap_const_lv48_0) - unsigned(shl_ln3_fu_961_p3));
    sub_ln36_fu_542_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ap_phi_mux_x_phi_fu_284_p4));
    sub_ln37_fu_556_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ap_phi_mux_y_phi_fu_273_p4));
    sub_ln48_fu_624_p2 <= std_logic_vector(unsigned(shl_ln48_fu_614_p2) - unsigned(shl_ln48_1_fu_619_p2));
    sub_ln55_fu_765_p2 <= std_logic_vector(signed(sext_ln54_fu_761_p1) - signed(sext_ln53_1_fu_749_p1));
    sub_ln58_fu_825_p2 <= std_logic_vector(unsigned(ap_const_lv48_20000000000) - unsigned(shl_ln2_fu_818_p3));
    swap_fu_580_p2 <= "1" when (signed(ay_reg_1123) > signed(ax_reg_1115)) else "0";
    tmp_1_fu_974_p4 <= sub_ln138_fu_968_p2(47 downto 20);
    tmp_4_fu_640_p4 <= sub_ln48_fu_624_p2(50 downto 38);
    tmp_5_fu_650_p3 <= sub_ln48_fu_624_p2(50 downto 50);
    tmp_6_fu_658_p4 <= sub_ln48_fu_624_p2(37 downto 19);
    tmp_8_fu_887_p3 <= angle_8_fu_880_p3(31 downto 31);
    tmp_fu_400_p3 <= useLen_fu_393_p3(31 downto 31);
    tmp_s_fu_771_p3 <= (sub_ln55_reg_1186 & ap_const_lv3_0);
    trunc_ln111_fu_373_p1 <= startOffset_2_reg_260(11 - 1 downto 0);
    trunc_ln114_fu_408_p1 <= useLen_fu_393_p3(4 - 1 downto 0);
    trunc_ln49_fu_708_p1 <= lut_idx_1_fu_701_p3(8 - 1 downto 0);
    useLen_fu_393_p3 <= 
        add_ln113_reg_1059 when (icmp_ln113_fu_388_p2(0) = '1') else 
        ap_const_lv32_90;
    v0_fu_741_p3 <= (atan_lut_q1 & ap_const_lv8_0);
    v1_fu_753_p3 <= (atan_lut_q0 & ap_const_lv8_0);
    x_neg_fu_526_p3 <= ap_phi_mux_x_phi_fu_284_p4(31 downto 31);
    y_neg_fu_534_p3 <= ap_phi_mux_y_phi_fu_273_p4(31 downto 31);
    zext_ln114_1_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln114_fu_408_p1),5));
    zext_ln114_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln114_fu_412_p2),5));
    zext_ln138_1_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_1229),29));
    zext_ln138_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_974_p4),29));
    zext_ln53_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_idx_1_fu_701_p3),64));
    zext_ln54_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_fu_730_p2),64));
end behav;
