
STM32-AD7606-V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c88  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  08008e28  08008e28  00009e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009230  08009230  0000b0f0  2**0
                  CONTENTS
  4 .ARM          00000008  08009230  08009230  0000a230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009238  08009238  0000b0f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009238  08009238  0000a238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800923c  0800923c  0000a23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000f0  20000000  08009240  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  200000f0  08009330  0000b0f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000724  08009330  0000b724  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bc0d  00000000  00000000  0000b120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003de2  00000000  00000000  00026d2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  0002ab10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001167  00000000  00000000  0002c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f24  00000000  00000000  0002d31f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001adf5  00000000  00000000  00047243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000963a9  00000000  00000000  00062038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f83e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067a4  00000000  00000000  000f8424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000001f  00000000  00000000  000febc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  000febe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000f0 	.word	0x200000f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008e10 	.word	0x08008e10

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000f4 	.word	0x200000f4
 80001dc:	08008e10 	.word	0x08008e10

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ad7606_spi_reg_read>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_read(struct ad7606_dev *dev,
			    uint8_t reg_addr,
			    uint8_t *reg_data)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	460b      	mov	r3, r1
 800058a:	607a      	str	r2, [r7, #4]
 800058c:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[3];
	uint8_t crc;
	uint32_t sz = 2;
 800058e:	2302      	movs	r3, #2
 8000590:	61fb      	str	r3, [r7, #28]
	int32_t ret;

	if (!dev->sw_mode)
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000598:	f083 0301 	eor.w	r3, r3, #1
 800059c:	b2db      	uxtb	r3, r3
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d002      	beq.n	80005a8 <ad7606_spi_reg_read+0x28>
		return -ENOTSUP;
 80005a2:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80005a6:	e081      	b.n	80006ac <ad7606_spi_reg_read+0x12c>

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 80005a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80005ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005b0:	b25b      	sxtb	r3, r3
 80005b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 80005bc:	2300      	movs	r3, #0
 80005be:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d00d      	beq.n	80005ec <ad7606_spi_reg_read+0x6c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 80005d0:	f107 0110 	add.w	r1, r7, #16
 80005d4:	2300      	movs	r3, #0
 80005d6:	2202      	movs	r2, #2
 80005d8:	4836      	ldr	r0, [pc, #216]	@ (80006b4 <ad7606_spi_reg_read+0x134>)
 80005da:	f002 fae6 	bl	8002baa <no_os_crc8>
 80005de:	4603      	mov	r3, r0
 80005e0:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 80005e2:	7efb      	ldrb	r3, [r7, #27]
 80005e4:	74bb      	strb	r3, [r7, #18]
		sz += 1;
 80005e6:	69fb      	ldr	r3, [r7, #28]
 80005e8:	3301      	adds	r3, #1
 80005ea:	61fb      	str	r3, [r7, #28]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	69fa      	ldr	r2, [r7, #28]
 80005f2:	b292      	uxth	r2, r2
 80005f4:	f107 0110 	add.w	r1, r7, #16
 80005f8:	4618      	mov	r0, r3
 80005fa:	f003 fcd9 	bl	8003fb0 <no_os_spi_write_and_read>
 80005fe:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	2b00      	cmp	r3, #0
 8000604:	da01      	bge.n	800060a <ad7606_spi_reg_read+0x8a>
		return ret;
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	e050      	b.n	80006ac <ad7606_spi_reg_read+0x12c>

	dev->reg_mode = true;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	2201      	movs	r2, #1
 800060e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 8000612:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000616:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800061a:	b25b      	sxtb	r3, r3
 800061c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000620:	b25b      	sxtb	r3, r3
 8000622:	b2db      	uxtb	r3, r3
 8000624:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 8000626:	2300      	movs	r3, #0
 8000628:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000630:	f003 0304 	and.w	r3, r3, #4
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	d00a      	beq.n	8000650 <ad7606_spi_reg_read+0xd0>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 800063a:	f107 0110 	add.w	r1, r7, #16
 800063e:	2300      	movs	r3, #0
 8000640:	2202      	movs	r2, #2
 8000642:	481c      	ldr	r0, [pc, #112]	@ (80006b4 <ad7606_spi_reg_read+0x134>)
 8000644:	f002 fab1 	bl	8002baa <no_os_crc8>
 8000648:	4603      	mov	r3, r0
 800064a:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 800064c:	7efb      	ldrb	r3, [r7, #27]
 800064e:	74bb      	strb	r3, [r7, #18]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	69fa      	ldr	r2, [r7, #28]
 8000656:	b292      	uxth	r2, r2
 8000658:	f107 0110 	add.w	r1, r7, #16
 800065c:	4618      	mov	r0, r3
 800065e:	f003 fca7 	bl	8003fb0 <no_os_spi_write_and_read>
 8000662:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	2b00      	cmp	r3, #0
 8000668:	da01      	bge.n	800066e <ad7606_spi_reg_read+0xee>
		return ret;
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	e01e      	b.n	80006ac <ad7606_spi_reg_read+0x12c>

	if (dev->digital_diag_enable.int_crc_err_en) {
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000674:	f003 0304 	and.w	r3, r3, #4
 8000678:	b2db      	uxtb	r3, r3
 800067a:	2b00      	cmp	r3, #0
 800067c:	d00f      	beq.n	800069e <ad7606_spi_reg_read+0x11e>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 800067e:	f107 0110 	add.w	r1, r7, #16
 8000682:	2300      	movs	r3, #0
 8000684:	2202      	movs	r2, #2
 8000686:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <ad7606_spi_reg_read+0x134>)
 8000688:	f002 fa8f 	bl	8002baa <no_os_crc8>
 800068c:	4603      	mov	r3, r0
 800068e:	76fb      	strb	r3, [r7, #27]
		if (crc != buf[2])
 8000690:	7cbb      	ldrb	r3, [r7, #18]
 8000692:	7efa      	ldrb	r2, [r7, #27]
 8000694:	429a      	cmp	r2, r3
 8000696:	d002      	beq.n	800069e <ad7606_spi_reg_read+0x11e>
			return -EBADMSG;
 8000698:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 800069c:	e006      	b.n	80006ac <ad7606_spi_reg_read+0x12c>
	}

	if (reg_data)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d002      	beq.n	80006aa <ad7606_spi_reg_read+0x12a>
		*reg_data = buf[1];
 80006a4:	7c7a      	ldrb	r2, [r7, #17]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	701a      	strb	r2, [r3, #0]

	return ret;
 80006aa:	697b      	ldr	r3, [r7, #20]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3720      	adds	r7, #32
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	2000010c 	.word	0x2000010c

080006b8 <ad7606_spi_reg_write>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_write(struct ad7606_dev *dev,
			     uint8_t reg_addr,
			     uint8_t reg_data)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b086      	sub	sp, #24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	70fb      	strb	r3, [r7, #3]
 80006c4:	4613      	mov	r3, r2
 80006c6:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[3];
	int32_t ret;
	uint8_t crc;
	uint32_t sz = 2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	617b      	str	r3, [r7, #20]

	if (!dev->sw_mode)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80006d2:	f083 0301 	eor.w	r3, r3, #1
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d002      	beq.n	80006e2 <ad7606_spi_reg_write+0x2a>
		return -ENOTSUP;
 80006dc:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80006e0:	e040      	b.n	8000764 <ad7606_spi_reg_write+0xac>

	/* Dummy read to place the chip in register mode. */
	if (!dev->reg_mode) {
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80006e8:	f083 0301 	eor.w	r3, r3, #1
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d00b      	beq.n	800070a <ad7606_spi_reg_write+0x52>
		ret = ad7606_spi_reg_read(dev, reg_addr, NULL);
 80006f2:	78fb      	ldrb	r3, [r7, #3]
 80006f4:	2200      	movs	r2, #0
 80006f6:	4619      	mov	r1, r3
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ff41 	bl	8000580 <ad7606_spi_reg_read>
 80006fe:	6138      	str	r0, [r7, #16]
		if (ret < 0)
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	2b00      	cmp	r3, #0
 8000704:	da01      	bge.n	800070a <ad7606_spi_reg_write+0x52>
			return ret;
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	e02c      	b.n	8000764 <ad7606_spi_reg_write+0xac>
	}

	buf[0] = AD7606_WR_FLAG_MSK(reg_addr);
 800070a:	78fb      	ldrb	r3, [r7, #3]
 800070c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000710:	b2db      	uxtb	r3, r3
 8000712:	733b      	strb	r3, [r7, #12]
	buf[1] = reg_data;
 8000714:	78bb      	ldrb	r3, [r7, #2]
 8000716:	737b      	strb	r3, [r7, #13]
	if (dev->digital_diag_enable.int_crc_err_en) {
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	b2db      	uxtb	r3, r3
 8000724:	2b00      	cmp	r3, #0
 8000726:	d00d      	beq.n	8000744 <ad7606_spi_reg_write+0x8c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 8000728:	f107 010c 	add.w	r1, r7, #12
 800072c:	2300      	movs	r3, #0
 800072e:	2202      	movs	r2, #2
 8000730:	480e      	ldr	r0, [pc, #56]	@ (800076c <ad7606_spi_reg_write+0xb4>)
 8000732:	f002 fa3a 	bl	8002baa <no_os_crc8>
 8000736:	4603      	mov	r3, r0
 8000738:	73fb      	strb	r3, [r7, #15]
		buf[2] = crc;
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	73bb      	strb	r3, [r7, #14]
		sz += 1;
 800073e:	697b      	ldr	r3, [r7, #20]
 8000740:	3301      	adds	r3, #1
 8000742:	617b      	str	r3, [r7, #20]
	}

	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	697a      	ldr	r2, [r7, #20]
 800074a:	b292      	uxth	r2, r2
 800074c:	f107 010c 	add.w	r1, r7, #12
 8000750:	4618      	mov	r0, r3
 8000752:	f003 fc2d 	bl	8003fb0 <no_os_spi_write_and_read>
 8000756:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 8000758:	693b      	ldr	r3, [r7, #16]
 800075a:	2b00      	cmp	r3, #0
 800075c:	da01      	bge.n	8000762 <ad7606_spi_reg_write+0xaa>
		return ret;
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	e000      	b.n	8000764 <ad7606_spi_reg_write+0xac>

	return ret;
 8000762:	693b      	ldr	r3, [r7, #16]
}
 8000764:	4618      	mov	r0, r3
 8000766:	3718      	adds	r7, #24
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	2000010c 	.word	0x2000010c

08000770 <ad7606_spi_write_mask>:
*******************************************************************************/
int32_t ad7606_spi_write_mask(struct ad7606_dev *dev,
			      uint32_t addr,
			      uint32_t mask,
			      uint32_t val)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
 800077c:	603b      	str	r3, [r7, #0]
	uint8_t reg_data;
	int ret;

	ret = ad7606_spi_reg_read(dev, addr, &reg_data);
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	b2db      	uxtb	r3, r3
 8000782:	f107 0213 	add.w	r2, r7, #19
 8000786:	4619      	mov	r1, r3
 8000788:	68f8      	ldr	r0, [r7, #12]
 800078a:	f7ff fef9 	bl	8000580 <ad7606_spi_reg_read>
 800078e:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	2b00      	cmp	r3, #0
 8000794:	da01      	bge.n	800079a <ad7606_spi_write_mask+0x2a>
		return ret;
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	e015      	b.n	80007c6 <ad7606_spi_write_mask+0x56>

	reg_data &= ~mask;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	43db      	mvns	r3, r3
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	7cfb      	ldrb	r3, [r7, #19]
 80007a4:	4013      	ands	r3, r2
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	74fb      	strb	r3, [r7, #19]
	reg_data |= val;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	7cfb      	ldrb	r3, [r7, #19]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	74fb      	strb	r3, [r7, #19]

	return ad7606_spi_reg_write(dev, addr, reg_data);
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	7cfa      	ldrb	r2, [r7, #19]
 80007bc:	4619      	mov	r1, r3
 80007be:	68f8      	ldr	r0, [r7, #12]
 80007c0:	f7ff ff7a 	bl	80006b8 <ad7606_spi_reg_write>
 80007c4:	4603      	mov	r3, r0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
	...

080007d0 <cpy18b32b>:

/* Internal function to copy the content of a buffer in 18-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy18b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b087      	sub	sp, #28
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 9)
 80007dc:	68b9      	ldr	r1, [r7, #8]
 80007de:	4b4c      	ldr	r3, [pc, #304]	@ (8000910 <cpy18b32b+0x140>)
 80007e0:	fba3 2301 	umull	r2, r3, r3, r1
 80007e4:	085a      	lsrs	r2, r3, #1
 80007e6:	4613      	mov	r3, r2
 80007e8:	00db      	lsls	r3, r3, #3
 80007ea:	4413      	add	r3, r2
 80007ec:	1aca      	subs	r2, r1, r3
 80007ee:	2a00      	cmp	r2, #0
 80007f0:	d002      	beq.n	80007f8 <cpy18b32b+0x28>
		return -EINVAL;
 80007f2:	f06f 0315 	mvn.w	r3, #21
 80007f6:	e084      	b.n	8000902 <cpy18b32b+0x132>

	for(i = 0; i < srcsz; i += 9) {
 80007f8:	2300      	movs	r3, #0
 80007fa:	617b      	str	r3, [r7, #20]
 80007fc:	e07b      	b.n	80008f6 <cpy18b32b+0x126>
		j = 4 * (i / 9);
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	4a43      	ldr	r2, [pc, #268]	@ (8000910 <cpy18b32b+0x140>)
 8000802:	fba2 2303 	umull	r2, r3, r2, r3
 8000806:	085b      	lsrs	r3, r3, #1
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 800080c:	68fa      	ldr	r2, [r7, #12]
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	4413      	add	r3, r2
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	029a      	lsls	r2, r3, #10
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	3301      	adds	r3, #1
 800081a:	68f9      	ldr	r1, [r7, #12]
 800081c:	440b      	add	r3, r1
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] >> 6);
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	3302      	adds	r3, #2
 8000828:	68f9      	ldr	r1, [r7, #12]
 800082a:	440b      	add	r3, r1
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	099b      	lsrs	r3, r3, #6
 8000830:	b2db      	uxtb	r3, r3
 8000832:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 8000834:	693b      	ldr	r3, [r7, #16]
 8000836:	009b      	lsls	r3, r3, #2
 8000838:	6879      	ldr	r1, [r7, #4]
 800083a:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] >> 6);
 800083c:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 800083e:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	3302      	adds	r3, #2
 8000844:	68fa      	ldr	r2, [r7, #12]
 8000846:	4413      	add	r3, r2
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	031b      	lsls	r3, r3, #12
 800084c:	f403 327c 	and.w	r2, r3, #258048	@ 0x3f000
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	3303      	adds	r3, #3
 8000854:	68f9      	ldr	r1, [r7, #12]
 8000856:	440b      	add	r3, r1
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	011b      	lsls	r3, r3, #4
 800085c:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+4] >> 4);
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	3304      	adds	r3, #4
 8000862:	68f9      	ldr	r1, [r7, #12]
 8000864:	440b      	add	r3, r1
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	091b      	lsrs	r3, r3, #4
 800086a:	b2db      	uxtb	r3, r3
 800086c:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	3301      	adds	r3, #1
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	6879      	ldr	r1, [r7, #4]
 8000876:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+4] >> 4);
 8000878:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 800087a:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3304      	adds	r3, #4
 8000880:	68fa      	ldr	r2, [r7, #12]
 8000882:	4413      	add	r3, r2
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	039b      	lsls	r3, r3, #14
 8000888:	f403 3270 	and.w	r2, r3, #245760	@ 0x3c000
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	3305      	adds	r3, #5
 8000890:	68f9      	ldr	r1, [r7, #12]
 8000892:	440b      	add	r3, r1
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	019b      	lsls	r3, r3, #6
 8000898:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+6] >> 2);
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	3306      	adds	r3, #6
 800089e:	68f9      	ldr	r1, [r7, #12]
 80008a0:	440b      	add	r3, r1
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	089b      	lsrs	r3, r3, #2
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	3302      	adds	r3, #2
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	6879      	ldr	r1, [r7, #4]
 80008b2:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+6] >> 2);
 80008b4:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 80008b6:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	3306      	adds	r3, #6
 80008bc:	68fa      	ldr	r2, [r7, #12]
 80008be:	4413      	add	r3, r2
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	041b      	lsls	r3, r3, #16
 80008c4:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	3307      	adds	r3, #7
 80008cc:	68f9      	ldr	r1, [r7, #12]
 80008ce:	440b      	add	r3, r1
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] >> 0);
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	3308      	adds	r3, #8
 80008da:	68f9      	ldr	r1, [r7, #12]
 80008dc:	440b      	add	r3, r1
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008e2:	693b      	ldr	r3, [r7, #16]
 80008e4:	3303      	adds	r3, #3
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	6879      	ldr	r1, [r7, #4]
 80008ea:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] >> 0);
 80008ec:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008ee:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 9) {
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	3309      	adds	r3, #9
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	697a      	ldr	r2, [r7, #20]
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	f4ff af7f 	bcc.w	80007fe <cpy18b32b+0x2e>
	}
	return 0;
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	371c      	adds	r7, #28
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	38e38e39 	.word	0x38e38e39

08000914 <cpy26b32b>:

/* Internal function to copy the content of a buffer in 26-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy26b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 8000914:	b480      	push	{r7}
 8000916:	b087      	sub	sp, #28
 8000918:	af00      	add	r7, sp, #0
 800091a:	60f8      	str	r0, [r7, #12]
 800091c:	60b9      	str	r1, [r7, #8]
 800091e:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 13)
 8000920:	68b9      	ldr	r1, [r7, #8]
 8000922:	4b5b      	ldr	r3, [pc, #364]	@ (8000a90 <cpy26b32b+0x17c>)
 8000924:	fba3 2301 	umull	r2, r3, r3, r1
 8000928:	089a      	lsrs	r2, r3, #2
 800092a:	4613      	mov	r3, r2
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	4413      	add	r3, r2
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	4413      	add	r3, r2
 8000934:	1aca      	subs	r2, r1, r3
 8000936:	2a00      	cmp	r2, #0
 8000938:	d002      	beq.n	8000940 <cpy26b32b+0x2c>
		return -EINVAL;
 800093a:	f06f 0315 	mvn.w	r3, #21
 800093e:	e0a0      	b.n	8000a82 <cpy26b32b+0x16e>

	for(i = 0; i < srcsz; i += 13) {
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	e097      	b.n	8000a76 <cpy26b32b+0x162>
		j = 4 * (i / 13);
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	4a51      	ldr	r2, [pc, #324]	@ (8000a90 <cpy26b32b+0x17c>)
 800094a:	fba2 2303 	umull	r2, r3, r2, r3
 800094e:	089b      	lsrs	r3, r3, #2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	4413      	add	r3, r2
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	049a      	lsls	r2, r3, #18
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	3301      	adds	r3, #1
 8000962:	68f9      	ldr	r1, [r7, #12]
 8000964:	440b      	add	r3, r1
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	029b      	lsls	r3, r3, #10
 800096a:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	3302      	adds	r3, #2
 8000970:	68f9      	ldr	r1, [r7, #12]
 8000972:	440b      	add	r3, r1
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	431a      	orrs	r2, r3
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	3303      	adds	r3, #3
 800097e:	68f9      	ldr	r1, [r7, #12]
 8000980:	440b      	add	r3, r1
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	099b      	lsrs	r3, r3, #6
 8000986:	b2db      	uxtb	r3, r3
 8000988:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 8000992:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 8000994:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	3303      	adds	r3, #3
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	4413      	add	r3, r2
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	051b      	lsls	r3, r3, #20
 80009a2:	f003 727c 	and.w	r2, r3, #66060288	@ 0x3f00000
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	3304      	adds	r3, #4
 80009aa:	68f9      	ldr	r1, [r7, #12]
 80009ac:	440b      	add	r3, r1
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	031b      	lsls	r3, r3, #12
 80009b2:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	3305      	adds	r3, #5
 80009b8:	68f9      	ldr	r1, [r7, #12]
 80009ba:	440b      	add	r3, r1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	011b      	lsls	r3, r3, #4
 80009c0:	431a      	orrs	r2, r3
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	3306      	adds	r3, #6
 80009c6:	68f9      	ldr	r1, [r7, #12]
 80009c8:	440b      	add	r3, r1
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	091b      	lsrs	r3, r3, #4
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	3301      	adds	r3, #1
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	6879      	ldr	r1, [r7, #4]
 80009da:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 80009dc:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 80009de:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3306      	adds	r3, #6
 80009e4:	68fa      	ldr	r2, [r7, #12]
 80009e6:	4413      	add	r3, r2
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	059b      	lsls	r3, r3, #22
 80009ec:	f003 7270 	and.w	r2, r3, #62914560	@ 0x3c00000
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	3307      	adds	r3, #7
 80009f4:	68f9      	ldr	r1, [r7, #12]
 80009f6:	440b      	add	r3, r1
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	039b      	lsls	r3, r3, #14
 80009fc:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3308      	adds	r3, #8
 8000a02:	68f9      	ldr	r1, [r7, #12]
 8000a04:	440b      	add	r3, r1
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	019b      	lsls	r3, r3, #6
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	3309      	adds	r3, #9
 8000a10:	68f9      	ldr	r1, [r7, #12]
 8000a12:	440b      	add	r3, r1
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	089b      	lsrs	r3, r3, #2
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	3302      	adds	r3, #2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	6879      	ldr	r1, [r7, #4]
 8000a24:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 8000a26:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8000a28:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	3309      	adds	r3, #9
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	4413      	add	r3, r2
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	061b      	lsls	r3, r3, #24
 8000a36:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	330a      	adds	r3, #10
 8000a3e:	68f9      	ldr	r1, [r7, #12]
 8000a40:	440b      	add	r3, r1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	041b      	lsls	r3, r3, #16
 8000a46:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	330b      	adds	r3, #11
 8000a4c:	68f9      	ldr	r1, [r7, #12]
 8000a4e:	440b      	add	r3, r1
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	021b      	lsls	r3, r3, #8
 8000a54:	431a      	orrs	r2, r3
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	330c      	adds	r3, #12
 8000a5a:	68f9      	ldr	r1, [r7, #12]
 8000a5c:	440b      	add	r3, r1
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	3303      	adds	r3, #3
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 8000a6c:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a6e:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 13) {
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	330d      	adds	r3, #13
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	697a      	ldr	r2, [r7, #20]
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	f4ff af63 	bcc.w	8000946 <cpy26b32b+0x32>
	}
	return 0;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	371c      	adds	r7, #28
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	4ec4ec4f 	.word	0x4ec4ec4f

08000a94 <ad7606_convst>:
 *         Example: -EIO - SPI communication error.
 *                  -EIO - CONVST GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_convst(struct ad7606_dev *dev)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	int32_t ret;

	if (dev->reg_mode) {
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d00e      	beq.n	8000ac4 <ad7606_convst+0x30>
		/* Enter ADC reading mode by writing at address zero. */
		ret = ad7606_spi_reg_write(dev, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff fe04 	bl	80006b8 <ad7606_spi_reg_write>
 8000ab0:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	da01      	bge.n	8000abc <ad7606_convst+0x28>
			return ret;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	e019      	b.n	8000af0 <ad7606_convst+0x5c>

		dev->reg_mode = false;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 0);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f002 fbc2 	bl	8003254 <no_os_gpio_set_value>
 8000ad0:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	da01      	bge.n	8000adc <ad7606_convst+0x48>
		return ret;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	e009      	b.n	8000af0 <ad7606_convst+0x5c>

	/* wait LP_CNV time */
	no_os_udelay(1);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f003 fadd 	bl	800409c <no_os_udelay>

	return no_os_gpio_set_value(dev->gpio_convst, 1);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	689b      	ldr	r3, [r3, #8]
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f002 fbb3 	bl	8003254 <no_os_gpio_set_value>
 8000aee:	4603      	mov	r3, r0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <ad7606_spi_data_read>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  -ENOTSUP - Device bits per sample not supported.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_data_read(struct ad7606_dev *dev, uint32_t *data)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
	uint32_t sz;
	int32_t ret, i;
	uint16_t crc, icrc;
	uint8_t bits = ad7606_chip_info_tbl[dev->device_id].bits;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4a86      	ldr	r2, [pc, #536]	@ (8000d24 <ad7606_spi_data_read+0x22c>)
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	440b      	add	r3, r1
 8000b12:	00db      	lsls	r3, r3, #3
 8000b14:	4413      	add	r3, r2
 8000b16:	3301      	adds	r3, #1
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	74fb      	strb	r3, [r7, #19]
	uint8_t sbits = dev->config.status_header ? 8 : 0;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <ad7606_spi_data_read+0x32>
 8000b26:	2308      	movs	r3, #8
 8000b28:	e000      	b.n	8000b2c <ad7606_spi_data_read+0x34>
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	74bb      	strb	r3, [r7, #18]
	uint8_t nchannels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000b34:	4619      	mov	r1, r3
 8000b36:	4a7b      	ldr	r2, [pc, #492]	@ (8000d24 <ad7606_spi_data_read+0x22c>)
 8000b38:	460b      	mov	r3, r1
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	440b      	add	r3, r1
 8000b3e:	00db      	lsls	r3, r3, #3
 8000b40:	4413      	add	r3, r2
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	747b      	strb	r3, [r7, #17]

	sz = nchannels * (bits + sbits);
 8000b46:	7c7b      	ldrb	r3, [r7, #17]
 8000b48:	7cf9      	ldrb	r1, [r7, #19]
 8000b4a:	7cba      	ldrb	r2, [r7, #18]
 8000b4c:	440a      	add	r2, r1
 8000b4e:	fb02 f303 	mul.w	r3, r2, r3
 8000b52:	61fb      	str	r3, [r7, #28]
	 *  - multiply 8 channels * bits per sample
	 *  - multiply 4 channels * bits per sample (always multiple of 2)
	 * Therefore, due to design reasons, we don't check for the
	 * remainder of this division because it is zero by design.
	 */
	sz /= 8;
 8000b54:	69fb      	ldr	r3, [r7, #28]
 8000b56:	08db      	lsrs	r3, r3, #3
 8000b58:	61fb      	str	r3, [r7, #28]

	if (dev->digital_diag_enable.int_crc_err_en) {
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000b60:	f003 0304 	and.w	r3, r3, #4
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d002      	beq.n	8000b70 <ad7606_spi_data_read+0x78>
		sz += 2;
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	3302      	adds	r3, #2
 8000b6e:	61fb      	str	r3, [r7, #28]
	}

	memset(dev->data, 0, sz);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	33ac      	adds	r3, #172	@ 0xac
 8000b74:	69fa      	ldr	r2, [r7, #28]
 8000b76:	2100      	movs	r1, #0
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f007 fabd 	bl	80080f8 <memset>
	ret = no_os_spi_write_and_read(dev->spi_desc, dev->data, sz);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6818      	ldr	r0, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	33ac      	adds	r3, #172	@ 0xac
 8000b86:	69fa      	ldr	r2, [r7, #28]
 8000b88:	b292      	uxth	r2, r2
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	f003 fa10 	bl	8003fb0 <no_os_spi_write_and_read>
 8000b90:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	da01      	bge.n	8000b9c <ad7606_spi_data_read+0xa4>
		return ret;
 8000b98:	69bb      	ldr	r3, [r7, #24]
 8000b9a:	e0be      	b.n	8000d1a <ad7606_spi_data_read+0x222>

	if (dev->digital_diag_enable.int_crc_err_en) {
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000ba2:	f003 0304 	and.w	r3, r3, #4
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d024      	beq.n	8000bf6 <ad7606_spi_data_read+0xfe>
		sz -= 2;
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	3b02      	subs	r3, #2
 8000bb0:	61fb      	str	r3, [r7, #28]
		crc = no_os_crc16(ad7606_crc16, dev->data, sz, 0);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f103 01ac 	add.w	r1, r3, #172	@ 0xac
 8000bb8:	2300      	movs	r3, #0
 8000bba:	69fa      	ldr	r2, [r7, #28]
 8000bbc:	485a      	ldr	r0, [pc, #360]	@ (8000d28 <ad7606_spi_data_read+0x230>)
 8000bbe:	f001 ff8b 	bl	8002ad8 <no_os_crc16>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	81fb      	strh	r3, [r7, #14]
		icrc = ((uint16_t)dev->data[sz] << 8) |
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	4413      	add	r3, r2
 8000bcc:	33ac      	adds	r3, #172	@ 0xac
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	021b      	lsls	r3, r3, #8
 8000bd2:	b21a      	sxth	r2, r3
		       dev->data[sz+1];
 8000bd4:	69fb      	ldr	r3, [r7, #28]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	6879      	ldr	r1, [r7, #4]
 8000bda:	440b      	add	r3, r1
 8000bdc:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000be0:	b21b      	sxth	r3, r3
		icrc = ((uint16_t)dev->data[sz] << 8) |
 8000be2:	4313      	orrs	r3, r2
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	81bb      	strh	r3, [r7, #12]
		if (icrc != crc)
 8000be8:	89ba      	ldrh	r2, [r7, #12]
 8000bea:	89fb      	ldrh	r3, [r7, #14]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d002      	beq.n	8000bf6 <ad7606_spi_data_read+0xfe>
			return -EBADMSG;
 8000bf0:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 8000bf4:	e091      	b.n	8000d1a <ad7606_spi_data_read+0x222>
	}

	switch(bits) {
 8000bf6:	7cfb      	ldrb	r3, [r7, #19]
 8000bf8:	2b10      	cmp	r3, #16
 8000bfa:	d01d      	beq.n	8000c38 <ad7606_spi_data_read+0x140>
 8000bfc:	2b12      	cmp	r3, #18
 8000bfe:	f040 8086 	bne.w	8000d0e <ad7606_spi_data_read+0x216>
	case 18:
		if (dev->config.status_header)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d008      	beq.n	8000c1e <ad7606_spi_data_read+0x126>
			ret = cpy26b32b(dev->data, sz, data);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	33ac      	adds	r3, #172	@ 0xac
 8000c10:	683a      	ldr	r2, [r7, #0]
 8000c12:	69f9      	ldr	r1, [r7, #28]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff fe7d 	bl	8000914 <cpy26b32b>
 8000c1a:	61b8      	str	r0, [r7, #24]
 8000c1c:	e007      	b.n	8000c2e <ad7606_spi_data_read+0x136>
		else
			ret = cpy18b32b(dev->data, sz, data);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	33ac      	adds	r3, #172	@ 0xac
 8000c22:	683a      	ldr	r2, [r7, #0]
 8000c24:	69f9      	ldr	r1, [r7, #28]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fdd2 	bl	80007d0 <cpy18b32b>
 8000c2c:	61b8      	str	r0, [r7, #24]
		if (ret < 0)
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	da70      	bge.n	8000d16 <ad7606_spi_data_read+0x21e>
			return ret;
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	e070      	b.n	8000d1a <ad7606_spi_data_read+0x222>
		break;
	case 16:
		for(i = 0; i < nchannels; i++) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	e062      	b.n	8000d04 <ad7606_spi_data_read+0x20c>
			if (dev->config.status_header) {
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d03a      	beq.n	8000cbe <ad7606_spi_data_read+0x1c6>
				data[i] = (uint32_t)dev->data[i*3] << 16;
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	4413      	add	r3, r2
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	4413      	add	r3, r2
 8000c54:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000c58:	4619      	mov	r1, r3
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	683a      	ldr	r2, [r7, #0]
 8000c60:	4413      	add	r3, r2
 8000c62:	040a      	lsls	r2, r1, #16
 8000c64:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+1] << 8;
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	6819      	ldr	r1, [r3, #0]
 8000c70:	697a      	ldr	r2, [r7, #20]
 8000c72:	4613      	mov	r3, r2
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	4413      	add	r3, r2
 8000c78:	3301      	adds	r3, #1
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000c82:	021a      	lsls	r2, r3, #8
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	6838      	ldr	r0, [r7, #0]
 8000c8a:	4403      	add	r3, r0
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+2];
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	683a      	ldr	r2, [r7, #0]
 8000c96:	4413      	add	r3, r2
 8000c98:	6819      	ldr	r1, [r3, #0]
 8000c9a:	697a      	ldr	r2, [r7, #20]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	4413      	add	r3, r2
 8000ca2:	3302      	adds	r3, #2
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000cac:	4618      	mov	r0, r3
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	683a      	ldr	r2, [r7, #0]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	ea41 0200 	orr.w	r2, r1, r0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	e01f      	b.n	8000cfe <ad7606_spi_data_read+0x206>
			} else {
				data[i] = (uint32_t)dev->data[i*2] << 8;
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000cca:	4619      	mov	r1, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	683a      	ldr	r2, [r7, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	020a      	lsls	r2, r1, #8
 8000cd6:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*2+1];
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	683a      	ldr	r2, [r7, #0]
 8000cde:	4413      	add	r3, r2
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	6879      	ldr	r1, [r7, #4]
 8000cea:	440b      	add	r3, r1
 8000cec:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	6839      	ldr	r1, [r7, #0]
 8000cf8:	440b      	add	r3, r1
 8000cfa:	4302      	orrs	r2, r0
 8000cfc:	601a      	str	r2, [r3, #0]
		for(i = 0; i < nchannels; i++) {
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	3301      	adds	r3, #1
 8000d02:	617b      	str	r3, [r7, #20]
 8000d04:	7c7b      	ldrb	r3, [r7, #17]
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	db98      	blt.n	8000c3e <ad7606_spi_data_read+0x146>
			}
		}
		break;
 8000d0c:	e004      	b.n	8000d18 <ad7606_spi_data_read+0x220>
	default:
		ret = -ENOTSUP;
 8000d0e:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8000d12:	61bb      	str	r3, [r7, #24]
		break;
 8000d14:	e000      	b.n	8000d18 <ad7606_spi_data_read+0x220>
		break;
 8000d16:	bf00      	nop
	};

	return ret;
 8000d18:	69bb      	ldr	r3, [r7, #24]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3720      	adds	r7, #32
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	080090c0 	.word	0x080090c0
 8000d28:	2000020c 	.word	0x2000020c

08000d2c <ad7606_read>:
 *                  -ETIME - Timeout while waiting for the BUSY signal.
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_read(struct ad7606_dev *dev, uint32_t * data)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t busy;
	uint32_t timeout = tconv_max[AD7606_OSR_256];
 8000d36:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 8000d3a:	617b      	str	r3, [r7, #20]

	ret = ad7606_convst(dev);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fea9 	bl	8000a94 <ad7606_convst>
 8000d42:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	da01      	bge.n	8000d4e <ad7606_read+0x22>
		return ret;
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	e038      	b.n	8000dc0 <ad7606_read+0x94>

	if (dev->gpio_busy) {
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	68db      	ldr	r3, [r3, #12]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d022      	beq.n	8000d9c <ad7606_read+0x70>
		/* Wait for BUSY falling edge */
		while(timeout) {
 8000d56:	e016      	b.n	8000d86 <ad7606_read+0x5a>
			ret = no_os_gpio_get_value(dev->gpio_busy, &busy);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	f107 020f 	add.w	r2, r7, #15
 8000d60:	4611      	mov	r1, r2
 8000d62:	4618      	mov	r0, r3
 8000d64:	f002 fa9c 	bl	80032a0 <no_os_gpio_get_value>
 8000d68:	6138      	str	r0, [r7, #16]
			if (ret < 0)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	da01      	bge.n	8000d74 <ad7606_read+0x48>
				return ret;
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	e025      	b.n	8000dc0 <ad7606_read+0x94>

			if (busy == 0)
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d009      	beq.n	8000d8e <ad7606_read+0x62>
				break;

			no_os_udelay(1);
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f003 f98e 	bl	800409c <no_os_udelay>
			timeout--;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	617b      	str	r3, [r7, #20]
		while(timeout) {
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d1e5      	bne.n	8000d58 <ad7606_read+0x2c>
 8000d8c:	e000      	b.n	8000d90 <ad7606_read+0x64>
				break;
 8000d8e:	bf00      	nop
		}

		if (timeout == 0)
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10f      	bne.n	8000db6 <ad7606_read+0x8a>
			return -ETIME;
 8000d96:	f06f 033d 	mvn.w	r3, #61	@ 0x3d
 8000d9a:	e011      	b.n	8000dc0 <ad7606_read+0x94>
	} else {
		/* wait CONV time */
		no_os_udelay(tconv_max[dev->oversampling.os_ratio]);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000da2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <ad7606_read+0x9c>)
 8000dac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f003 f973 	bl	800409c <no_os_udelay>
	}

	return ad7606_spi_data_read(dev, data);
 8000db6:	6839      	ldr	r1, [r7, #0]
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f7ff fe9d 	bl	8000af8 <ad7606_spi_data_read>
 8000dbe:	4603      	mov	r3, r0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3718      	adds	r7, #24
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	08009198 	.word	0x08009198

08000dcc <ad7606_reset_settings>:

/* Internal function to reset device settings to default state after chip reset. */
static inline void ad7606_reset_settings(struct ad7606_dev *dev)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	int i;
	const struct ad7606_range *rt = dev->sw_mode ?
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d00c      	beq.n	8000df8 <ad7606_reset_settings+0x2c>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000de4:	4619      	mov	r1, r3
 8000de6:	4a5c      	ldr	r2, [pc, #368]	@ (8000f58 <ad7606_reset_settings+0x18c>)
 8000de8:	460b      	mov	r3, r1
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	440b      	add	r3, r1
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	4413      	add	r3, r2
 8000df2:	3310      	adds	r3, #16
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	e00b      	b.n	8000e10 <ad7606_reset_settings+0x44>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000dfe:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8000e00:	4a55      	ldr	r2, [pc, #340]	@ (8000f58 <ad7606_reset_settings+0x18c>)
 8000e02:	460b      	mov	r3, r1
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	440b      	add	r3, r1
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	4413      	add	r3, r2
 8000e0c:	3308      	adds	r3, #8
 8000e0e:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8000e10:	60bb      	str	r3, [r7, #8]

	for(i = 0; i < dev->num_channels; i++) {
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	e037      	b.n	8000e88 <ad7606_reset_settings+0xbc>
		if (dev->sw_mode)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d010      	beq.n	8000e44 <ad7606_reset_settings+0x78>
			dev->range_ch[i] = rt[3];
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000e28:	6879      	ldr	r1, [r7, #4]
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	4413      	add	r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	440b      	add	r3, r1
 8000e36:	3348      	adds	r3, #72	@ 0x48
 8000e38:	3304      	adds	r3, #4
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e3e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e42:	e00c      	b.n	8000e5e <ad7606_reset_settings+0x92>
		else
			dev->range_ch[i] = rt[0];
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4413      	add	r3, r2
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	440b      	add	r3, r1
 8000e52:	3348      	adds	r3, #72	@ 0x48
 8000e54:	68ba      	ldr	r2, [r7, #8]
 8000e56:	3304      	adds	r3, #4
 8000e58:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		dev->offset_ch[i] = 0;
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	4413      	add	r3, r2
 8000e64:	3333      	adds	r3, #51	@ 0x33
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
		dev->phase_ch[i] = 0;
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	4413      	add	r3, r2
 8000e70:	333b      	adds	r3, #59	@ 0x3b
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]
		dev->gain_ch[i] = 0;
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	3343      	adds	r3, #67	@ 0x43
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < dev->num_channels; i++) {
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	3301      	adds	r3, #1
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8000e8e:	461a      	mov	r2, r3
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4293      	cmp	r3, r2
 8000e94:	dbc0      	blt.n	8000e18 <ad7606_reset_settings+0x4c>
	}

	dev->oversampling.os_ratio = AD7606_OSR_1;
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8000e9c:	f36f 1307 	bfc	r3, #4, #4
 8000ea0:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->oversampling.os_pad = 0;
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8000eaa:	f36f 0303 	bfc	r3, #0, #4
 8000eae:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->config.op_mode = AD7606_NORMAL;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	dev->config.dout_format = AD7606_2_DOUT;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	dev->config.ext_os_clock = false;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	dev->config.status_header = false;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	dev->digital_diag_enable.rom_crc_err_en = true;
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.mm_crc_err_en = false;
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ee6:	f36f 0341 	bfc	r3, #1, #1
 8000eea:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.int_crc_err_en = false;
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ef4:	f36f 0382 	bfc	r3, #2, #1
 8000ef8:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_write_err_en = false;
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f02:	f36f 03c3 	bfc	r3, #3, #1
 8000f06:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_read_err_en = false;
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f10:	f36f 1304 	bfc	r3, #4, #1
 8000f14:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.busy_stuck_high_err_en = false;
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f1e:	f36f 1345 	bfc	r3, #5, #1
 8000f22:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.clk_fs_os_counter_en = false;
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f2c:	f36f 1386 	bfc	r3, #6, #1
 8000f30:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.interface_check_en = false;
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f3a:	f36f 13c7 	bfc	r3, #7, #1
 8000f3e:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->reg_mode = false;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2200      	movs	r2, #0
 8000f46:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	080090c0 	.word	0x080090c0

08000f5c <ad7606_reset>:
 * @return ret - return code.
 *         Example: -EIO - Reset GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_reset(struct ad7606_dev *dev)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	int32_t ret;

	ret = no_os_gpio_set_value(dev->gpio_reset, 1);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	2101      	movs	r1, #1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f002 f972 	bl	8003254 <no_os_gpio_set_value>
 8000f70:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	da01      	bge.n	8000f7c <ad7606_reset+0x20>
		return ret;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	e012      	b.n	8000fa2 <ad7606_reset+0x46>

	no_os_udelay(3);
 8000f7c:	2003      	movs	r0, #3
 8000f7e:	f003 f88d 	bl	800409c <no_os_udelay>

	ret = no_os_gpio_set_value(dev->gpio_reset, 0);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2100      	movs	r1, #0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f002 f963 	bl	8003254 <no_os_gpio_set_value>
 8000f8e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	da01      	bge.n	8000f9a <ad7606_reset+0x3e>
		return ret;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	e003      	b.n	8000fa2 <ad7606_reset+0x46>

	ad7606_reset_settings(dev);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ff16 	bl	8000dcc <ad7606_reset_settings>

	return ret;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <ad7606_request_gpios>:

/* Internal function that initializes GPIOs. */
static int32_t ad7606_request_gpios(struct ad7606_dev *dev,
				    struct ad7606_init_param *init_param)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
	int32_t ret;

	ret = no_os_gpio_get_optional(&dev->gpio_reset, init_param->gpio_reset);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	1d1a      	adds	r2, r3, #4
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	6a1b      	ldr	r3, [r3, #32]
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4610      	mov	r0, r2
 8000fc2:	f002 f8a6 	bl	8003112 <no_os_gpio_get_optional>
 8000fc6:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	da01      	bge.n	8000fd2 <ad7606_request_gpios+0x26>
		return ret;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	e11a      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_reset) {
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d00b      	beq.n	8000ff2 <ad7606_request_gpios+0x46>
		ret = no_os_gpio_direction_output(dev->gpio_reset, NO_OS_GPIO_LOW);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f002 f911 	bl	8003208 <no_os_gpio_direction_output>
 8000fe6:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	da01      	bge.n	8000ff2 <ad7606_request_gpios+0x46>
			return ret;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	e10a      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_convst, init_param->gpio_convst);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f103 0208 	add.w	r2, r3, #8
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4610      	mov	r0, r2
 8001000:	f002 f887 	bl	8003112 <no_os_gpio_get_optional>
 8001004:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	2b00      	cmp	r3, #0
 800100a:	da01      	bge.n	8001010 <ad7606_request_gpios+0x64>
		return ret;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	e0fb      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_convst) {
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00b      	beq.n	8001030 <ad7606_request_gpios+0x84>
		ret = no_os_gpio_direction_output(dev->gpio_convst, NO_OS_GPIO_LOW);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f002 f8f2 	bl	8003208 <no_os_gpio_direction_output>
 8001024:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	2b00      	cmp	r3, #0
 800102a:	da01      	bge.n	8001030 <ad7606_request_gpios+0x84>
			return ret;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	e0eb      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_busy, init_param->gpio_busy);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f103 020c 	add.w	r2, r3, #12
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800103a:	4619      	mov	r1, r3
 800103c:	4610      	mov	r0, r2
 800103e:	f002 f868 	bl	8003112 <no_os_gpio_get_optional>
 8001042:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2b00      	cmp	r3, #0
 8001048:	da01      	bge.n	800104e <ad7606_request_gpios+0xa2>
		return ret;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	e0dc      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_busy) {
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d00a      	beq.n	800106c <ad7606_request_gpios+0xc0>
		ret = no_os_gpio_direction_input(dev->gpio_busy);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	4618      	mov	r0, r3
 800105c:	f002 f8b2 	bl	80031c4 <no_os_gpio_direction_input>
 8001060:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2b00      	cmp	r3, #0
 8001066:	da01      	bge.n	800106c <ad7606_request_gpios+0xc0>
			return ret;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	e0cd      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_stby_n, init_param->gpio_stby_n);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f103 0210 	add.w	r2, r3, #16
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001076:	4619      	mov	r1, r3
 8001078:	4610      	mov	r0, r2
 800107a:	f002 f84a 	bl	8003112 <no_os_gpio_get_optional>
 800107e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2b00      	cmp	r3, #0
 8001084:	da01      	bge.n	800108a <ad7606_request_gpios+0xde>
		return ret;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	e0be      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_stby_n) {
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d00b      	beq.n	80010aa <ad7606_request_gpios+0xfe>
		ret = no_os_gpio_direction_output(dev->gpio_stby_n, NO_OS_GPIO_HIGH);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	691b      	ldr	r3, [r3, #16]
 8001096:	2101      	movs	r1, #1
 8001098:	4618      	mov	r0, r3
 800109a:	f002 f8b5 	bl	8003208 <no_os_gpio_direction_output>
 800109e:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	da01      	bge.n	80010aa <ad7606_request_gpios+0xfe>
			return ret;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	e0ae      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_range, init_param->gpio_range);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f103 0214 	add.w	r2, r3, #20
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b4:	4619      	mov	r1, r3
 80010b6:	4610      	mov	r0, r2
 80010b8:	f002 f82b 	bl	8003112 <no_os_gpio_get_optional>
 80010bc:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	da01      	bge.n	80010c8 <ad7606_request_gpios+0x11c>
		return ret;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	e09f      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_range) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d00b      	beq.n	80010e8 <ad7606_request_gpios+0x13c>
		ret = no_os_gpio_direction_output(dev->gpio_range, NO_OS_GPIO_LOW);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	695b      	ldr	r3, [r3, #20]
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f002 f896 	bl	8003208 <no_os_gpio_direction_output>
 80010dc:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	da01      	bge.n	80010e8 <ad7606_request_gpios+0x13c>
			return ret;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	e08f      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	if (!ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80010ee:	4619      	mov	r1, r3
 80010f0:	4a47      	ldr	r2, [pc, #284]	@ (8001210 <ad7606_request_gpios+0x264>)
 80010f2:	460b      	mov	r3, r1
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	440b      	add	r3, r1
 80010f8:	00db      	lsls	r3, r3, #3
 80010fa:	4413      	add	r3, r2
 80010fc:	3303      	adds	r3, #3
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	f083 0301 	eor.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <ad7606_request_gpios+0x162>
		return ret;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	e07c      	b.n	8001208 <ad7606_request_gpios+0x25c>

	ret = no_os_gpio_get_optional(&dev->gpio_os0, init_param->gpio_os0);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f103 0218 	add.w	r2, r3, #24
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001118:	4619      	mov	r1, r3
 800111a:	4610      	mov	r0, r2
 800111c:	f001 fff9 	bl	8003112 <no_os_gpio_get_optional>
 8001120:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b00      	cmp	r3, #0
 8001126:	da01      	bge.n	800112c <ad7606_request_gpios+0x180>
		return ret;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	e06d      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os0) {
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d00b      	beq.n	800114c <ad7606_request_gpios+0x1a0>
		ret = no_os_gpio_direction_output(dev->gpio_os0, NO_OS_GPIO_LOW);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f002 f864 	bl	8003208 <no_os_gpio_direction_output>
 8001140:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2b00      	cmp	r3, #0
 8001146:	da01      	bge.n	800114c <ad7606_request_gpios+0x1a0>
			return ret;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	e05d      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os1, init_param->gpio_os1);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f103 021c 	add.w	r2, r3, #28
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001156:	4619      	mov	r1, r3
 8001158:	4610      	mov	r0, r2
 800115a:	f001 ffda 	bl	8003112 <no_os_gpio_get_optional>
 800115e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2b00      	cmp	r3, #0
 8001164:	da01      	bge.n	800116a <ad7606_request_gpios+0x1be>
		return ret;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	e04e      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os1) {
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d00b      	beq.n	800118a <ad7606_request_gpios+0x1de>
		ret = no_os_gpio_direction_output(dev->gpio_os1, NO_OS_GPIO_LOW);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f002 f845 	bl	8003208 <no_os_gpio_direction_output>
 800117e:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	da01      	bge.n	800118a <ad7606_request_gpios+0x1de>
			return ret;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	e03e      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os2, init_param->gpio_os2);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f103 0220 	add.w	r2, r3, #32
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001194:	4619      	mov	r1, r3
 8001196:	4610      	mov	r0, r2
 8001198:	f001 ffbb 	bl	8003112 <no_os_gpio_get_optional>
 800119c:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	da01      	bge.n	80011a8 <ad7606_request_gpios+0x1fc>
		return ret;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	e02f      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os2) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d00b      	beq.n	80011c8 <ad7606_request_gpios+0x21c>
		ret = no_os_gpio_direction_output(dev->gpio_os2, NO_OS_GPIO_LOW);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f002 f826 	bl	8003208 <no_os_gpio_direction_output>
 80011bc:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	da01      	bge.n	80011c8 <ad7606_request_gpios+0x21c>
			return ret;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	e01f      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_par_ser, init_param->gpio_par_ser);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	4619      	mov	r1, r3
 80011d4:	4610      	mov	r0, r2
 80011d6:	f001 ff9c 	bl	8003112 <no_os_gpio_get_optional>
 80011da:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	da01      	bge.n	80011e6 <ad7606_request_gpios+0x23a>
		return ret;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	e010      	b.n	8001208 <ad7606_request_gpios+0x25c>

	if (dev->gpio_par_ser) {
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00b      	beq.n	8001206 <ad7606_request_gpios+0x25a>
		/* Driver currently supports only serial interface, therefore,
		 * if available, pull the GPIO HIGH. */
		ret = no_os_gpio_direction_output(dev->gpio_par_ser, NO_OS_GPIO_HIGH);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f2:	2101      	movs	r1, #1
 80011f4:	4618      	mov	r0, r3
 80011f6:	f002 f807 	bl	8003208 <no_os_gpio_direction_output>
 80011fa:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	da01      	bge.n	8001206 <ad7606_request_gpios+0x25a>
			return ret;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	e000      	b.n	8001208 <ad7606_request_gpios+0x25c>
	}

	return ret;
 8001206:	68fb      	ldr	r3, [r7, #12]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	080090c0 	.word	0x080090c0

08001214 <ad7606_set_oversampling>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_oversampling(struct ad7606_dev *dev,
				struct ad7606_oversampling oversampling)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val;

	if (dev->sw_mode) {
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001224:	2b00      	cmp	r3, #0
 8001226:	d036      	beq.n	8001296 <ad7606_set_oversampling+0x82>
		val = no_os_field_prep(AD7606_OS_RATIO_MSK, oversampling.os_ratio);
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	071b      	lsls	r3, r3, #28
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	0f1b      	lsrs	r3, r3, #28
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	783b      	ldrb	r3, [r7, #0]
 800123e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001242:	b2db      	uxtb	r3, r3
 8001244:	4619      	mov	r1, r3
 8001246:	4610      	mov	r0, r2
 8001248:	f002 ff02 	bl	8004050 <no_os_field_prep>
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
		val |= no_os_field_prep(AD7606_OS_PAD_MSK, oversampling.os_pad);
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	071b      	lsls	r3, r3, #28
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	0e1b      	lsrs	r3, r3, #24
 8001260:	60bb      	str	r3, [r7, #8]
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	783b      	ldrb	r3, [r7, #0]
 8001266:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800126a:	b2db      	uxtb	r3, r3
 800126c:	4619      	mov	r1, r3
 800126e:	4610      	mov	r0, r2
 8001270:	f002 feee 	bl	8004050 <no_os_field_prep>
 8001274:	4603      	mov	r3, r0
 8001276:	b2da      	uxtb	r2, r3
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	4313      	orrs	r3, r2
 800127c:	73fb      	strb	r3, [r7, #15]
		ret = ad7606_spi_reg_write(dev, AD7606_REG_OVERSAMPLING, val);
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	461a      	mov	r2, r3
 8001282:	2108      	movs	r1, #8
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff fa17 	bl	80006b8 <ad7606_spi_reg_write>
 800128a:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	2b00      	cmp	r3, #0
 8001290:	da49      	bge.n	8001326 <ad7606_set_oversampling+0x112>
			return ret;
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	e04c      	b.n	8001330 <ad7606_set_oversampling+0x11c>
	} else {
		/* In hardware mode, OSR 128 and 256 are not avaialable */
		if (oversampling.os_ratio > AD7606_OSR_64)
 8001296:	783b      	ldrb	r3, [r7, #0]
 8001298:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b06      	cmp	r3, #6
 80012a0:	d904      	bls.n	80012ac <ad7606_set_oversampling+0x98>
			oversampling.os_ratio = AD7606_OSR_64;
 80012a2:	783b      	ldrb	r3, [r7, #0]
 80012a4:	2206      	movs	r2, #6
 80012a6:	f362 1307 	bfi	r3, r2, #4, #4
 80012aa:	703b      	strb	r3, [r7, #0]

		ret = no_os_gpio_set_value(dev->gpio_os0,
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	699a      	ldr	r2, [r3, #24]
					   ((oversampling.os_ratio & 0x01) >> 0));
 80012b0:	783b      	ldrb	r3, [r7, #0]
 80012b2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012b6:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os0,
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4619      	mov	r1, r3
 80012c0:	4610      	mov	r0, r2
 80012c2:	f001 ffc7 	bl	8003254 <no_os_gpio_set_value>
 80012c6:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	da01      	bge.n	80012d2 <ad7606_set_oversampling+0xbe>
			return ret;
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	e02e      	b.n	8001330 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os1,
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69da      	ldr	r2, [r3, #28]
					   ((oversampling.os_ratio & 0x02) >> 1));
 80012d6:	783b      	ldrb	r3, [r7, #0]
 80012d8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	105b      	asrs	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os1,
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4619      	mov	r1, r3
 80012ea:	4610      	mov	r0, r2
 80012ec:	f001 ffb2 	bl	8003254 <no_os_gpio_set_value>
 80012f0:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	da01      	bge.n	80012fc <ad7606_set_oversampling+0xe8>
			return ret;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	e019      	b.n	8001330 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os2,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a1a      	ldr	r2, [r3, #32]
					   ((oversampling.os_ratio & 0x04) >> 2));
 8001300:	783b      	ldrb	r3, [r7, #0]
 8001302:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001306:	b2db      	uxtb	r3, r3
 8001308:	109b      	asrs	r3, r3, #2
 800130a:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os2,
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4619      	mov	r1, r3
 8001314:	4610      	mov	r0, r2
 8001316:	f001 ff9d 	bl	8003254 <no_os_gpio_set_value>
 800131a:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	2b00      	cmp	r3, #0
 8001320:	da01      	bge.n	8001326 <ad7606_set_oversampling+0x112>
			return ret;
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	e004      	b.n	8001330 <ad7606_set_oversampling+0x11c>
	}

	dev->oversampling = oversampling;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	783a      	ldrb	r2, [r7, #0]
 800132a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	return 0;
 800132e:	2300      	movs	r3, #0
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <ad7606_find_range>:

/* Internal function to find the index of a given operation range in the
 * operation range table specific to a device. */
static int8_t ad7606_find_range(struct ad7606_dev *dev,
				struct ad7606_range range)
{
 8001338:	b480      	push	{r7}
 800133a:	b089      	sub	sp, #36	@ 0x24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	4638      	mov	r0, r7
 8001342:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t i;
	int8_t v = -1;
 8001346:	23ff      	movs	r3, #255	@ 0xff
 8001348:	77bb      	strb	r3, [r7, #30]
	const struct ad7606_range *rt = dev->sw_mode ?
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001350:	2b00      	cmp	r3, #0
 8001352:	d00c      	beq.n	800136e <ad7606_find_range+0x36>
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800135a:	4619      	mov	r1, r3
 800135c:	4a39      	ldr	r2, [pc, #228]	@ (8001444 <ad7606_find_range+0x10c>)
 800135e:	460b      	mov	r3, r1
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	440b      	add	r3, r1
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	4413      	add	r3, r2
 8001368:	3310      	adds	r3, #16
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	e00b      	b.n	8001386 <ad7606_find_range+0x4e>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001374:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001376:	4a33      	ldr	r2, [pc, #204]	@ (8001444 <ad7606_find_range+0x10c>)
 8001378:	460b      	mov	r3, r1
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	440b      	add	r3, r1
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	4413      	add	r3, r2
 8001382:	3308      	adds	r3, #8
 8001384:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8001386:	61bb      	str	r3, [r7, #24]

	uint32_t rtsz = dev->sw_mode ?
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 800138e:	2b00      	cmp	r3, #0
 8001390:	d00c      	beq.n	80013ac <ad7606_find_range+0x74>
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001398:	4619      	mov	r1, r3
 800139a:	4a2a      	ldr	r2, [pc, #168]	@ (8001444 <ad7606_find_range+0x10c>)
 800139c:	460b      	mov	r3, r1
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	440b      	add	r3, r1
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4413      	add	r3, r2
 80013a6:	3314      	adds	r3, #20
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	e00b      	b.n	80013c4 <ad7606_find_range+0x8c>
			ad7606_chip_info_tbl[dev->device_id].hw_range_table_sz;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80013b2:	4619      	mov	r1, r3
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 80013b4:	4a23      	ldr	r2, [pc, #140]	@ (8001444 <ad7606_find_range+0x10c>)
 80013b6:	460b      	mov	r3, r1
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	440b      	add	r3, r1
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4413      	add	r3, r2
 80013c0:	330c      	adds	r3, #12
 80013c2:	681b      	ldr	r3, [r3, #0]
	uint32_t rtsz = dev->sw_mode ?
 80013c4:	617b      	str	r3, [r7, #20]

	for (i = 0; i < rtsz; i++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	77fb      	strb	r3, [r7, #31]
 80013ca:	e02e      	b.n	800142a <ad7606_find_range+0xf2>
		if (range.min != rt[i].min)
 80013cc:	6839      	ldr	r1, [r7, #0]
 80013ce:	7ffa      	ldrb	r2, [r7, #31]
 80013d0:	4613      	mov	r3, r2
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4413      	add	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	461a      	mov	r2, r3
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	4413      	add	r3, r2
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d11a      	bne.n	800141a <ad7606_find_range+0xe2>
			continue;
		if (range.max != rt[i].max)
 80013e4:	6879      	ldr	r1, [r7, #4]
 80013e6:	7ffa      	ldrb	r2, [r7, #31]
 80013e8:	4613      	mov	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4413      	add	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	461a      	mov	r2, r3
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	4413      	add	r3, r2
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4299      	cmp	r1, r3
 80013fa:	d110      	bne.n	800141e <ad7606_find_range+0xe6>
			continue;
		if (range.differential != rt[i].differential)
 80013fc:	7a39      	ldrb	r1, [r7, #8]
 80013fe:	7ffa      	ldrb	r2, [r7, #31]
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	461a      	mov	r2, r3
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	4413      	add	r3, r2
 800140e:	7a1b      	ldrb	r3, [r3, #8]
 8001410:	4299      	cmp	r1, r3
 8001412:	d106      	bne.n	8001422 <ad7606_find_range+0xea>
			continue;
		v = i;
 8001414:	7ffb      	ldrb	r3, [r7, #31]
 8001416:	77bb      	strb	r3, [r7, #30]
		break;
 8001418:	e00b      	b.n	8001432 <ad7606_find_range+0xfa>
			continue;
 800141a:	bf00      	nop
 800141c:	e002      	b.n	8001424 <ad7606_find_range+0xec>
			continue;
 800141e:	bf00      	nop
 8001420:	e000      	b.n	8001424 <ad7606_find_range+0xec>
			continue;
 8001422:	bf00      	nop
	for (i = 0; i < rtsz; i++) {
 8001424:	7ffb      	ldrb	r3, [r7, #31]
 8001426:	3301      	adds	r3, #1
 8001428:	77fb      	strb	r3, [r7, #31]
 800142a:	7ffb      	ldrb	r3, [r7, #31]
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	429a      	cmp	r2, r3
 8001430:	d8cc      	bhi.n	80013cc <ad7606_find_range+0x94>
	}

	return v;
 8001432:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3724      	adds	r7, #36	@ 0x24
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	080090c0 	.word	0x080090c0

08001448 <ad7606_set_ch_range>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_range(struct ad7606_dev *dev, uint8_t ch,
			    struct ad7606_range range)
{
 8001448:	b082      	sub	sp, #8
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	f107 0020 	add.w	r0, r7, #32
 8001456:	e880 000c 	stmia.w	r0, {r2, r3}
 800145a:	460b      	mov	r3, r1
 800145c:	70fb      	strb	r3, [r7, #3]
	int value;
	int32_t ret;

	if (range.min > range.max)
 800145e:	6a3a      	ldr	r2, [r7, #32]
 8001460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001462:	429a      	cmp	r2, r3
 8001464:	dd02      	ble.n	800146c <ad7606_set_ch_range+0x24>
		return -EINVAL;
 8001466:	f06f 0315 	mvn.w	r3, #21
 800146a:	e066      	b.n	800153a <ad7606_set_ch_range+0xf2>

	if (ch >= dev->num_channels)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001472:	78fa      	ldrb	r2, [r7, #3]
 8001474:	429a      	cmp	r2, r3
 8001476:	d302      	bcc.n	800147e <ad7606_set_ch_range+0x36>
		return -EINVAL;
 8001478:	f06f 0315 	mvn.w	r3, #21
 800147c:	e05d      	b.n	800153a <ad7606_set_ch_range+0xf2>

	value = ad7606_find_range(dev, range);
 800147e:	f107 0320 	add.w	r3, r7, #32
 8001482:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff ff57 	bl	8001338 <ad7606_find_range>
 800148a:	4603      	mov	r3, r0
 800148c:	613b      	str	r3, [r7, #16]
	if (value < 0)
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	2b00      	cmp	r3, #0
 8001492:	da02      	bge.n	800149a <ad7606_set_ch_range+0x52>
		return -EINVAL;
 8001494:	f06f 0315 	mvn.w	r3, #21
 8001498:	e04f      	b.n	800153a <ad7606_set_ch_range+0xf2>

	if (dev->sw_mode)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d02d      	beq.n	8001500 <ad7606_set_ch_range+0xb8>
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014a4:	78fb      	ldrb	r3, [r7, #3]
 80014a6:	085b      	lsrs	r3, r3, #1
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	3303      	adds	r3, #3
 80014ac:	4618      	mov	r0, r3
					    AD7606_RANGE_CH_MSK(ch),
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	071b      	lsls	r3, r3, #28
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	0f1b      	lsrs	r3, r3, #28
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	78fb      	ldrb	r3, [r7, #3]
 80014c4:	f003 0301 	and.w	r3, r3, #1
 80014c8:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014ca:	fa02 f103 	lsl.w	r1, r2, r3
					    AD7606_RANGE_CH_MODE(ch, value));
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	071b      	lsls	r3, r3, #28
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	0f1b      	lsrs	r3, r3, #28
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	401a      	ands	r2, r3
 80014e6:	78fb      	ldrb	r3, [r7, #3]
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	460a      	mov	r2, r1
 80014f4:	4601      	mov	r1, r0
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff f93a 	bl	8000770 <ad7606_spi_write_mask>
 80014fc:	6178      	str	r0, [r7, #20]
 80014fe:	e008      	b.n	8001512 <ad7606_set_ch_range+0xca>
	else
		ret = no_os_gpio_set_value(dev->gpio_range, value);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	695b      	ldr	r3, [r3, #20]
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f001 fea2 	bl	8003254 <no_os_gpio_set_value>
 8001510:	6178      	str	r0, [r7, #20]

	if (ret)
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <ad7606_set_ch_range+0xd4>
		return ret;
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	e00e      	b.n	800153a <ad7606_set_ch_range+0xf2>

	dev->range_ch[ch] = range;
 800151c:	78fa      	ldrb	r2, [r7, #3]
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	4613      	mov	r3, r2
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	4413      	add	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	440b      	add	r3, r1
 800152a:	3348      	adds	r3, #72	@ 0x48
 800152c:	3304      	adds	r3, #4
 800152e:	f107 0220 	add.w	r2, r7, #32
 8001532:	ca07      	ldmia	r2, {r0, r1, r2}
 8001534:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	return ret;
 8001538:	697b      	ldr	r3, [r7, #20]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001544:	b002      	add	sp, #8
 8001546:	4770      	bx	lr

08001548 <ad7606_set_ch_offset>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_offset(struct ad7606_dev *dev, uint8_t ch,
			     int8_t offset)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	70fb      	strb	r3, [r7, #3]
 8001554:	4613      	mov	r3, r2
 8001556:	70bb      	strb	r3, [r7, #2]
	int ret;
	uint8_t value = (uint8_t)(offset - 0x80);
 8001558:	78bb      	ldrb	r3, [r7, #2]
 800155a:	3b80      	subs	r3, #128	@ 0x80
 800155c:	73fb      	strb	r3, [r7, #15]

	if (ch >= dev->num_channels)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001564:	78fa      	ldrb	r2, [r7, #3]
 8001566:	429a      	cmp	r2, r3
 8001568:	d302      	bcc.n	8001570 <ad7606_set_ch_offset+0x28>
		return -EINVAL;
 800156a:	f06f 0315 	mvn.w	r3, #21
 800156e:	e01f      	b.n	80015b0 <ad7606_set_ch_offset+0x68>

	if (!dev->sw_mode)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001576:	f083 0301 	eor.w	r3, r3, #1
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <ad7606_set_ch_offset+0x3e>
		return -ENOTSUP;
 8001580:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001584:	e014      	b.n	80015b0 <ad7606_set_ch_offset+0x68>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_OFFSET_CH(ch), value);
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	3311      	adds	r3, #17
 800158a:	b2db      	uxtb	r3, r3
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	4619      	mov	r1, r3
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff f891 	bl	80006b8 <ad7606_spi_reg_write>
 8001596:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	da01      	bge.n	80015a2 <ad7606_set_ch_offset+0x5a>
		return ret;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	e006      	b.n	80015b0 <ad7606_set_ch_offset+0x68>

	dev->offset_ch[ch] = offset;
 80015a2:	78fb      	ldrb	r3, [r7, #3]
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	4413      	add	r3, r2
 80015a8:	78ba      	ldrb	r2, [r7, #2]
 80015aa:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

	return ret;
 80015ae:	68bb      	ldr	r3, [r7, #8]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <ad7606_set_ch_phase>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_phase(struct ad7606_dev *dev, uint8_t ch,
			    uint8_t phase)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	70fb      	strb	r3, [r7, #3]
 80015c4:	4613      	mov	r3, r2
 80015c6:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80015ce:	78fa      	ldrb	r2, [r7, #3]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d302      	bcc.n	80015da <ad7606_set_ch_phase+0x22>
		return -EINVAL;
 80015d4:	f06f 0315 	mvn.w	r3, #21
 80015d8:	e01f      	b.n	800161a <ad7606_set_ch_phase+0x62>

	if (!dev->sw_mode)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80015e0:	f083 0301 	eor.w	r3, r3, #1
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <ad7606_set_ch_phase+0x38>
		return -ENOTSUP;
 80015ea:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80015ee:	e014      	b.n	800161a <ad7606_set_ch_phase+0x62>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_PHASE_CH(ch), phase);
 80015f0:	78fb      	ldrb	r3, [r7, #3]
 80015f2:	3319      	adds	r3, #25
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	78ba      	ldrb	r2, [r7, #2]
 80015f8:	4619      	mov	r1, r3
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff f85c 	bl	80006b8 <ad7606_spi_reg_write>
 8001600:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2b00      	cmp	r3, #0
 8001606:	da01      	bge.n	800160c <ad7606_set_ch_phase+0x54>
		return ret;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	e006      	b.n	800161a <ad7606_set_ch_phase+0x62>

	dev->phase_ch[ch] = phase;
 800160c:	78fb      	ldrb	r3, [r7, #3]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	4413      	add	r3, r2
 8001612:	78ba      	ldrb	r2, [r7, #2]
 8001614:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

	return ret;
 8001618:	68fb      	ldr	r3, [r7, #12]
}
 800161a:	4618      	mov	r0, r3
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <ad7606_set_ch_gain>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_gain(struct ad7606_dev *dev, uint8_t ch,
			   uint8_t gain)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	460b      	mov	r3, r1
 800162c:	70fb      	strb	r3, [r7, #3]
 800162e:	4613      	mov	r3, r2
 8001630:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001638:	78fa      	ldrb	r2, [r7, #3]
 800163a:	429a      	cmp	r2, r3
 800163c:	d302      	bcc.n	8001644 <ad7606_set_ch_gain+0x22>
		return -EINVAL;
 800163e:	f06f 0315 	mvn.w	r3, #21
 8001642:	e030      	b.n	80016a6 <ad7606_set_ch_gain+0x84>

	if (!dev->sw_mode)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <ad7606_set_ch_gain+0x38>
		return -ENOTSUP;
 8001654:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001658:	e025      	b.n	80016a6 <ad7606_set_ch_gain+0x84>

	gain = no_os_field_get(AD7606_GAIN_MSK, gain);
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	069b      	lsls	r3, r3, #26
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	0e9b      	lsrs	r3, r3, #26
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	78ba      	ldrb	r2, [r7, #2]
 8001670:	4611      	mov	r1, r2
 8001672:	4618      	mov	r0, r3
 8001674:	f002 fcfe 	bl	8004074 <no_os_field_get>
 8001678:	4603      	mov	r3, r0
 800167a:	70bb      	strb	r3, [r7, #2]
	ret = ad7606_spi_reg_write(dev, AD7606_REG_GAIN_CH(ch), gain);
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	3309      	adds	r3, #9
 8001680:	b2db      	uxtb	r3, r3
 8001682:	78ba      	ldrb	r2, [r7, #2]
 8001684:	4619      	mov	r1, r3
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff f816 	bl	80006b8 <ad7606_spi_reg_write>
 800168c:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	2b00      	cmp	r3, #0
 8001692:	da01      	bge.n	8001698 <ad7606_set_ch_gain+0x76>
		return ret;
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	e006      	b.n	80016a6 <ad7606_set_ch_gain+0x84>

	dev->gain_ch[ch] = gain;
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	78ba      	ldrb	r2, [r7, #2]
 80016a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	return ret;
 80016a4:	68bb      	ldr	r3, [r7, #8]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <ad7606_set_config>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_config(struct ad7606_dev *dev,
			  struct ad7606_config config)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b086      	sub	sp, #24
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
 80016b6:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	747b      	strb	r3, [r7, #17]
	uint8_t range_pin, stby_n_pin;

	if (dev->sw_mode) {
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d056      	beq.n	8001774 <ad7606_set_config+0xc6>

		val |= no_os_field_prep(AD7606_CONFIG_OPERATION_MODE_MSK, config.op_mode);
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	079b      	lsls	r3, r3, #30
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	0f9b      	lsrs	r3, r3, #30
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	783a      	ldrb	r2, [r7, #0]
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f002 fcb6 	bl	8004050 <no_os_field_prep>
 80016e4:	4603      	mov	r3, r0
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	7c7b      	ldrb	r3, [r7, #17]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	747b      	strb	r3, [r7, #17]
		/* This driver currently supports only normal SPI with 1 DOUT line.
		 * TODO: remove this check when implementing multi-line DOUT. */
		if ((uint8_t)config.dout_format > AD7606_1_DOUT)
 80016ee:	787b      	ldrb	r3, [r7, #1]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d002      	beq.n	80016fa <ad7606_set_config+0x4c>
			return -EINVAL;
 80016f4:	f06f 0315 	mvn.w	r3, #21
 80016f8:	e078      	b.n	80017ec <ad7606_set_config+0x13e>
		if ((uint8_t)config.dout_format > (uint8_t)dev->max_dout_lines)
 80016fa:	787a      	ldrb	r2, [r7, #1]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001702:	429a      	cmp	r2, r3
 8001704:	d902      	bls.n	800170c <ad7606_set_config+0x5e>
			return -EINVAL;
 8001706:	f06f 0315 	mvn.w	r3, #21
 800170a:	e06f      	b.n	80017ec <ad7606_set_config+0x13e>
		val |= no_os_field_prep(AD7606_CONFIG_DOUT_FORMAT_MSK, config.dout_format);
 800170c:	f04f 33ff 	mov.w	r3, #4294967295
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	079b      	lsls	r3, r3, #30
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	0edb      	lsrs	r3, r3, #27
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	787a      	ldrb	r2, [r7, #1]
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f002 fc93 	bl	8004050 <no_os_field_prep>
 800172a:	4603      	mov	r3, r0
 800172c:	b2da      	uxtb	r2, r3
 800172e:	7c7b      	ldrb	r3, [r7, #17]
 8001730:	4313      	orrs	r3, r2
 8001732:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_EXT_OS_CLOCK_MSK, config.ext_os_clock);
 8001734:	78bb      	ldrb	r3, [r7, #2]
 8001736:	4619      	mov	r1, r3
 8001738:	2020      	movs	r0, #32
 800173a:	f002 fc89 	bl	8004050 <no_os_field_prep>
 800173e:	4603      	mov	r3, r0
 8001740:	b2da      	uxtb	r2, r3
 8001742:	7c7b      	ldrb	r3, [r7, #17]
 8001744:	4313      	orrs	r3, r2
 8001746:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_STATUS_HEADER_MSK, config.status_header);
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	4619      	mov	r1, r3
 800174c:	2040      	movs	r0, #64	@ 0x40
 800174e:	f002 fc7f 	bl	8004050 <no_os_field_prep>
 8001752:	4603      	mov	r3, r0
 8001754:	b2da      	uxtb	r2, r3
 8001756:	7c7b      	ldrb	r3, [r7, #17]
 8001758:	4313      	orrs	r3, r2
 800175a:	747b      	strb	r3, [r7, #17]

		ret = ad7606_spi_reg_write(dev, AD7606_REG_CONFIG, val);
 800175c:	7c7b      	ldrb	r3, [r7, #17]
 800175e:	461a      	mov	r2, r3
 8001760:	2102      	movs	r1, #2
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7fe ffa8 	bl	80006b8 <ad7606_spi_reg_write>
 8001768:	6178      	str	r0, [r7, #20]
		if (ret)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d037      	beq.n	80017e0 <ad7606_set_config+0x132>
			return ret;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	e03b      	b.n	80017ec <ad7606_set_config+0x13e>
	} else {
		switch(config.op_mode) {
 8001774:	783b      	ldrb	r3, [r7, #0]
 8001776:	2b03      	cmp	r3, #3
 8001778:	d010      	beq.n	800179c <ad7606_set_config+0xee>
 800177a:	2b03      	cmp	r3, #3
 800177c:	dc13      	bgt.n	80017a6 <ad7606_set_config+0xf8>
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <ad7606_set_config+0xda>
 8001782:	2b01      	cmp	r3, #1
 8001784:	d005      	beq.n	8001792 <ad7606_set_config+0xe4>
 8001786:	e00e      	b.n	80017a6 <ad7606_set_config+0xf8>
		case AD7606_NORMAL:
			range_pin = NO_OS_GPIO_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_HIGH;
 800178c:	2301      	movs	r3, #1
 800178e:	74bb      	strb	r3, [r7, #18]
			break;
 8001790:	e00c      	b.n	80017ac <ad7606_set_config+0xfe>
		case AD7606_STANDBY:
			range_pin = NO_OS_GPIO_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 8001796:	2300      	movs	r3, #0
 8001798:	74bb      	strb	r3, [r7, #18]
			break;
 800179a:	e007      	b.n	80017ac <ad7606_set_config+0xfe>
		case AD7606_SHUTDOWN:
			range_pin = NO_OS_GPIO_HIGH;
 800179c:	2301      	movs	r3, #1
 800179e:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	74bb      	strb	r3, [r7, #18]
			break;
 80017a4:	e002      	b.n	80017ac <ad7606_set_config+0xfe>
		default:
			return -EINVAL;
 80017a6:	f06f 0315 	mvn.w	r3, #21
 80017aa:	e01f      	b.n	80017ec <ad7606_set_config+0x13e>
		};

		ret = no_os_gpio_set_value(dev->gpio_stby_n, stby_n_pin);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	7cba      	ldrb	r2, [r7, #18]
 80017b2:	4611      	mov	r1, r2
 80017b4:	4618      	mov	r0, r3
 80017b6:	f001 fd4d 	bl	8003254 <no_os_gpio_set_value>
 80017ba:	6178      	str	r0, [r7, #20]
		if (ret)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <ad7606_set_config+0x118>
			return ret;
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	e012      	b.n	80017ec <ad7606_set_config+0x13e>

		ret = no_os_gpio_set_value(dev->gpio_range, range_pin);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	7cfa      	ldrb	r2, [r7, #19]
 80017cc:	4611      	mov	r1, r2
 80017ce:	4618      	mov	r0, r3
 80017d0:	f001 fd40 	bl	8003254 <no_os_gpio_set_value>
 80017d4:	6178      	str	r0, [r7, #20]
		if (ret)
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <ad7606_set_config+0x132>
			return ret;
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	e005      	b.n	80017ec <ad7606_set_config+0x13e>
	}

	dev->config = config;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	332d      	adds	r3, #45	@ 0x2d
 80017e4:	463a      	mov	r2, r7
 80017e6:	6810      	ldr	r0, [r2, #0]
 80017e8:	6018      	str	r0, [r3, #0]

	return ret;
 80017ea:	697b      	ldr	r3, [r7, #20]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <ad7606_set_digital_diag>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_digital_diag(struct ad7606_dev *dev,
				struct ad7606_digital_diag diag)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	73fb      	strb	r3, [r7, #15]

	if (!dev->sw_mode)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001808:	f083 0301 	eor.w	r3, r3, #1
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <ad7606_set_digital_diag+0x24>
		return -ENOTSUP;
 8001812:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001816:	e078      	b.n	800190a <ad7606_set_digital_diag+0x116>

	val |= no_os_field_prep(AD7606_ROM_CRC_ERR_EN_MSK, diag.rom_crc_err_en);
 8001818:	783b      	ldrb	r3, [r7, #0]
 800181a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800181e:	b2db      	uxtb	r3, r3
 8001820:	4619      	mov	r1, r3
 8001822:	2001      	movs	r0, #1
 8001824:	f002 fc14 	bl	8004050 <no_os_field_prep>
 8001828:	4603      	mov	r3, r0
 800182a:	b2da      	uxtb	r2, r3
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	4313      	orrs	r3, r2
 8001830:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_MM_CRC_ERR_EN_MSK, diag.mm_crc_err_en);
 8001832:	783b      	ldrb	r3, [r7, #0]
 8001834:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4619      	mov	r1, r3
 800183c:	2002      	movs	r0, #2
 800183e:	f002 fc07 	bl	8004050 <no_os_field_prep>
 8001842:	4603      	mov	r3, r0
 8001844:	b2da      	uxtb	r2, r3
 8001846:	7bfb      	ldrb	r3, [r7, #15]
 8001848:	4313      	orrs	r3, r2
 800184a:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INT_CRC_ERR_EN_MSK, diag.int_crc_err_en);
 800184c:	783b      	ldrb	r3, [r7, #0]
 800184e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	4619      	mov	r1, r3
 8001856:	2004      	movs	r0, #4
 8001858:	f002 fbfa 	bl	8004050 <no_os_field_prep>
 800185c:	4603      	mov	r3, r0
 800185e:	b2da      	uxtb	r2, r3
 8001860:	7bfb      	ldrb	r3, [r7, #15]
 8001862:	4313      	orrs	r3, r2
 8001864:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_WRITE_ERR_EN_MSK, diag.spi_write_err_en);
 8001866:	783b      	ldrb	r3, [r7, #0]
 8001868:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800186c:	b2db      	uxtb	r3, r3
 800186e:	4619      	mov	r1, r3
 8001870:	2008      	movs	r0, #8
 8001872:	f002 fbed 	bl	8004050 <no_os_field_prep>
 8001876:	4603      	mov	r3, r0
 8001878:	b2da      	uxtb	r2, r3
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	4313      	orrs	r3, r2
 800187e:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_READ_ERR_EN_MSK, diag.spi_read_err_en);
 8001880:	783b      	ldrb	r3, [r7, #0]
 8001882:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4619      	mov	r1, r3
 800188a:	2010      	movs	r0, #16
 800188c:	f002 fbe0 	bl	8004050 <no_os_field_prep>
 8001890:	4603      	mov	r3, r0
 8001892:	b2da      	uxtb	r2, r3
 8001894:	7bfb      	ldrb	r3, [r7, #15]
 8001896:	4313      	orrs	r3, r2
 8001898:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
				diag.busy_stuck_high_err_en);
 800189a:	783b      	ldrb	r3, [r7, #0]
 800189c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80018a0:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
 80018a2:	4619      	mov	r1, r3
 80018a4:	2020      	movs	r0, #32
 80018a6:	f002 fbd3 	bl	8004050 <no_os_field_prep>
 80018aa:	4603      	mov	r3, r0
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
				diag.clk_fs_os_counter_en);
 80018b4:	783b      	ldrb	r3, [r7, #0]
 80018b6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80018ba:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
 80018bc:	4619      	mov	r1, r3
 80018be:	2040      	movs	r0, #64	@ 0x40
 80018c0:	f002 fbc6 	bl	8004050 <no_os_field_prep>
 80018c4:	4603      	mov	r3, r0
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INTERFACE_CHECK_EN_MSK, diag.interface_check_en);
 80018ce:	783b      	ldrb	r3, [r7, #0]
 80018d0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	4619      	mov	r1, r3
 80018d8:	2080      	movs	r0, #128	@ 0x80
 80018da:	f002 fbb9 	bl	8004050 <no_os_field_prep>
 80018de:	4603      	mov	r3, r0
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	73fb      	strb	r3, [r7, #15]

	ret = ad7606_spi_reg_write(dev, AD7606_REG_DIGITAL_DIAG_ENABLE, val);
 80018e8:	7bfb      	ldrb	r3, [r7, #15]
 80018ea:	461a      	mov	r2, r3
 80018ec:	2121      	movs	r1, #33	@ 0x21
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7fe fee2 	bl	80006b8 <ad7606_spi_reg_write>
 80018f4:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	da01      	bge.n	8001900 <ad7606_set_digital_diag+0x10c>
		return ret;
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	e004      	b.n	800190a <ad7606_set_digital_diag+0x116>

	dev->digital_diag_enable = diag;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	783a      	ldrb	r2, [r7, #0]
 8001904:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

	return ret;
 8001908:	68bb      	ldr	r3, [r7, #8]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
	...

08001914 <ad7606_init>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_init(struct ad7606_dev **device,
		    struct ad7606_init_param *init_param)
{
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b08d      	sub	sp, #52	@ 0x34
 8001918:	af02      	add	r7, sp, #8
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
	struct ad7606_dev *dev;
	uint8_t reg, id;
	int32_t i, ret;

	no_os_crc8_populate_msb(ad7606_crc8, 0x7);
 800191e:	2107      	movs	r1, #7
 8001920:	48a9      	ldr	r0, [pc, #676]	@ (8001bc8 <ad7606_init+0x2b4>)
 8001922:	f001 f905 	bl	8002b30 <no_os_crc8_populate_msb>
	no_os_crc16_populate_msb(ad7606_crc16, 0x755b);
 8001926:	f247 515b 	movw	r1, #30043	@ 0x755b
 800192a:	48a8      	ldr	r0, [pc, #672]	@ (8001bcc <ad7606_init+0x2b8>)
 800192c:	f001 f895 	bl	8002a5a <no_os_crc16_populate_msb>

	dev = (struct ad7606_dev *)no_os_calloc(1, sizeof(*dev));
 8001930:	21c8      	movs	r1, #200	@ 0xc8
 8001932:	2001      	movs	r0, #1
 8001934:	f001 f878 	bl	8002a28 <no_os_calloc>
 8001938:	61f8      	str	r0, [r7, #28]
	if (!dev)
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d102      	bne.n	8001946 <ad7606_init+0x32>
		return -ENOMEM;
 8001940:	f06f 030b 	mvn.w	r3, #11
 8001944:	e1b9      	b.n	8001cba <ad7606_init+0x3a6>

	dev->device_id = init_param->device_id;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	dev->num_channels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001958:	4619      	mov	r1, r3
 800195a:	4a9d      	ldr	r2, [pc, #628]	@ (8001bd0 <ad7606_init+0x2bc>)
 800195c:	460b      	mov	r3, r1
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	440b      	add	r3, r1
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	4413      	add	r3, r2
 8001966:	781a      	ldrb	r2, [r3, #0]
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	dev->max_dout_lines = ad7606_chip_info_tbl[dev->device_id].max_dout_lines;
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001974:	4619      	mov	r1, r3
 8001976:	4a96      	ldr	r2, [pc, #600]	@ (8001bd0 <ad7606_init+0x2bc>)
 8001978:	460b      	mov	r3, r1
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	440b      	add	r3, r1
 800197e:	00db      	lsls	r3, r3, #3
 8001980:	4413      	add	r3, r2
 8001982:	3302      	adds	r3, #2
 8001984:	781a      	ldrb	r2, [r3, #0]
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	if (ad7606_chip_info_tbl[dev->device_id].has_registers)
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001992:	4619      	mov	r1, r3
 8001994:	4a8e      	ldr	r2, [pc, #568]	@ (8001bd0 <ad7606_init+0x2bc>)
 8001996:	460b      	mov	r3, r1
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	440b      	add	r3, r1
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	4413      	add	r3, r2
 80019a0:	3304      	adds	r3, #4
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <ad7606_init+0xa0>
		dev->sw_mode = init_param->sw_mode;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

	ret = ad7606_request_gpios(dev, init_param);
 80019b4:	6839      	ldr	r1, [r7, #0]
 80019b6:	69f8      	ldr	r0, [r7, #28]
 80019b8:	f7ff faf8 	bl	8000fac <ad7606_request_gpios>
 80019bc:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 80019be:	6a3b      	ldr	r3, [r7, #32]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f2c0 8156 	blt.w	8001c72 <ad7606_init+0x35e>
		goto error;

	if (init_param->sw_mode) {
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d020      	beq.n	8001a12 <ad7606_init+0xfe>
		ret = no_os_gpio_set_value(dev->gpio_os0, NO_OS_GPIO_HIGH);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	2101      	movs	r1, #1
 80019d6:	4618      	mov	r0, r3
 80019d8:	f001 fc3c 	bl	8003254 <no_os_gpio_set_value>
 80019dc:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f2c0 8148 	blt.w	8001c76 <ad7606_init+0x362>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os1, NO_OS_GPIO_HIGH);
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	2101      	movs	r1, #1
 80019ec:	4618      	mov	r0, r3
 80019ee:	f001 fc31 	bl	8003254 <no_os_gpio_set_value>
 80019f2:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80019f4:	6a3b      	ldr	r3, [r7, #32]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f2c0 813f 	blt.w	8001c7a <ad7606_init+0x366>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os2, NO_OS_GPIO_HIGH);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	2101      	movs	r1, #1
 8001a02:	4618      	mov	r0, r3
 8001a04:	f001 fc26 	bl	8003254 <no_os_gpio_set_value>
 8001a08:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001a0a:	6a3b      	ldr	r3, [r7, #32]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f2c0 8136 	blt.w	8001c7e <ad7606_init+0x36a>
			goto error;
	}

	ret = ad7606_reset(dev);
 8001a12:	69f8      	ldr	r0, [r7, #28]
 8001a14:	f7ff faa2 	bl	8000f5c <ad7606_reset>
 8001a18:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001a1a:	6a3b      	ldr	r3, [r7, #32]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f2c0 8130 	blt.w	8001c82 <ad7606_init+0x36e>
		goto error;

	/* wait DEVICE_SETUP time */
	no_os_udelay(253);
 8001a22:	20fd      	movs	r0, #253	@ 0xfd
 8001a24:	f002 fb3a 	bl	800409c <no_os_udelay>

	ret = no_os_spi_init(&dev->spi_desc, &init_param->spi_init);
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	683a      	ldr	r2, [r7, #0]
 8001a2c:	4611      	mov	r1, r2
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f002 f9c4 	bl	8003dbc <no_os_spi_init>
 8001a34:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f2c0 8124 	blt.w	8001c86 <ad7606_init+0x372>
		goto error;

	if (dev->sw_mode) {
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 80e1 	beq.w	8001c0c <ad7606_init+0x2f8>
		ret = ad7606_spi_reg_read(dev, AD7606_REG_ID, &reg);
 8001a4a:	f107 030f 	add.w	r3, r7, #15
 8001a4e:	461a      	mov	r2, r3
 8001a50:	212f      	movs	r1, #47	@ 0x2f
 8001a52:	69f8      	ldr	r0, [r7, #28]
 8001a54:	f7fe fd94 	bl	8000580 <ad7606_spi_reg_read>
 8001a58:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f2c0 8114 	blt.w	8001c8a <ad7606_init+0x376>
			goto error;

		id = ad7606_chip_info_tbl[dev->device_id].device_id;
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4a59      	ldr	r2, [pc, #356]	@ (8001bd0 <ad7606_init+0x2bc>)
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	440b      	add	r3, r1
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4413      	add	r3, r2
 8001a76:	3305      	adds	r3, #5
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	76fb      	strb	r3, [r7, #27]
		if (no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg) != id) {
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	071b      	lsls	r3, r3, #28
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	0e1b      	lsrs	r3, r3, #24
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f002 faed 	bl	8004074 <no_os_field_get>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	7efb      	ldrb	r3, [r7, #27]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d019      	beq.n	8001ad6 <ad7606_init+0x1c2>
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8001aa2:	7efc      	ldrb	r4, [r7, #27]
			       id,
			       (int)no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg));
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	071b      	lsls	r3, r3, #28
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	0e1b      	lsrs	r3, r3, #24
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f002 fad9 	bl	8004074 <no_os_field_get>
 8001ac2:	4603      	mov	r3, r0
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4621      	mov	r1, r4
 8001ac8:	4842      	ldr	r0, [pc, #264]	@ (8001bd4 <ad7606_init+0x2c0>)
 8001aca:	f006 f999 	bl	8007e00 <iprintf>
			ret = -ENODEV;
 8001ace:	f06f 0312 	mvn.w	r3, #18
 8001ad2:	623b      	str	r3, [r7, #32]
			goto error;
 8001ad4:	e0ea      	b.n	8001cac <ad7606_init+0x398>
		}

		ret = ad7606_set_digital_diag(dev, init_param->digital_diag_enable);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	f893 104b 	ldrb.w	r1, [r3, #75]	@ 0x4b
 8001adc:	69f8      	ldr	r0, [r7, #28]
 8001ade:	f7ff fe89 	bl	80017f4 <ad7606_set_digital_diag>
 8001ae2:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001ae4:	6a3b      	ldr	r3, [r7, #32]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f2c0 80d1 	blt.w	8001c8e <ad7606_init+0x37a>
			goto error;

		ret = ad7606_set_config(dev, init_param->config);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f8d3 2047 	ldr.w	r2, [r3, #71]	@ 0x47
 8001af2:	4613      	mov	r3, r2
 8001af4:	4619      	mov	r1, r3
 8001af6:	69f8      	ldr	r0, [r7, #28]
 8001af8:	f7ff fdd9 	bl	80016ae <ad7606_set_config>
 8001afc:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001afe:	6a3b      	ldr	r3, [r7, #32]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f2c0 80c6 	blt.w	8001c92 <ad7606_init+0x37e>
			goto error;

		for (i = 0; i < dev->num_channels; i++) {
 8001b06:	2300      	movs	r3, #0
 8001b08:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b0a:	e019      	b.n	8001b40 <ad7606_init+0x22c>
			ret = ad7606_set_ch_range(dev, i, init_param->range_ch[i]);
 8001b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0e:	b2d8      	uxtb	r0, r3
 8001b10:	6839      	ldr	r1, [r7, #0]
 8001b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b14:	4613      	mov	r3, r2
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	4413      	add	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	440b      	add	r3, r1
 8001b1e:	3360      	adds	r3, #96	@ 0x60
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	9200      	str	r2, [sp, #0]
 8001b24:	3304      	adds	r3, #4
 8001b26:	cb0c      	ldmia	r3, {r2, r3}
 8001b28:	4601      	mov	r1, r0
 8001b2a:	69f8      	ldr	r0, [r7, #28]
 8001b2c:	f7ff fc8c 	bl	8001448 <ad7606_set_ch_range>
 8001b30:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001b32:	6a3b      	ldr	r3, [r7, #32]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f2c0 80ae 	blt.w	8001c96 <ad7606_init+0x382>
		for (i = 0; i < dev->num_channels; i++) {
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001b46:	461a      	mov	r2, r3
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	dbde      	blt.n	8001b0c <ad7606_init+0x1f8>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b52:	e013      	b.n	8001b7c <ad7606_init+0x268>
			ret = ad7606_set_ch_offset(dev, i, init_param->offset_ch[i]);
 8001b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b56:	b2d9      	uxtb	r1, r3
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5c:	4413      	add	r3, r2
 8001b5e:	334c      	adds	r3, #76	@ 0x4c
 8001b60:	f993 3000 	ldrsb.w	r3, [r3]
 8001b64:	461a      	mov	r2, r3
 8001b66:	69f8      	ldr	r0, [r7, #28]
 8001b68:	f7ff fcee 	bl	8001548 <ad7606_set_ch_offset>
 8001b6c:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001b6e:	6a3b      	ldr	r3, [r7, #32]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f2c0 8092 	blt.w	8001c9a <ad7606_init+0x386>
		for(i = 0; i < dev->num_channels; i++) {
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	3301      	adds	r3, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001b82:	461a      	mov	r2, r3
 8001b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b86:	4293      	cmp	r3, r2
 8001b88:	dbe4      	blt.n	8001b54 <ad7606_init+0x240>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b8e:	e011      	b.n	8001bb4 <ad7606_init+0x2a0>
			ret = ad7606_set_ch_phase(dev, i, init_param->phase_ch[i]);
 8001b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b92:	b2d9      	uxtb	r1, r3
 8001b94:	683a      	ldr	r2, [r7, #0]
 8001b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b98:	4413      	add	r3, r2
 8001b9a:	3354      	adds	r3, #84	@ 0x54
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	69f8      	ldr	r0, [r7, #28]
 8001ba2:	f7ff fd09 	bl	80015b8 <ad7606_set_ch_phase>
 8001ba6:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db77      	blt.n	8001c9e <ad7606_init+0x38a>
		for(i = 0; i < dev->num_channels; i++) {
 8001bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001bba:	461a      	mov	r2, r3
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	dbe6      	blt.n	8001b90 <ad7606_init+0x27c>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bc6:	e019      	b.n	8001bfc <ad7606_init+0x2e8>
 8001bc8:	2000010c 	.word	0x2000010c
 8001bcc:	2000020c 	.word	0x2000020c
 8001bd0:	080090c0 	.word	0x080090c0
 8001bd4:	08008e28 	.word	0x08008e28
			ret = ad7606_set_ch_gain(dev, i, init_param->gain_ch[i]);
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bda:	b2d9      	uxtb	r1, r3
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be0:	4413      	add	r3, r2
 8001be2:	335c      	adds	r3, #92	@ 0x5c
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	69f8      	ldr	r0, [r7, #28]
 8001bea:	f7ff fd1a 	bl	8001622 <ad7606_set_ch_gain>
 8001bee:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001bf0:	6a3b      	ldr	r3, [r7, #32]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	db55      	blt.n	8001ca2 <ad7606_init+0x38e>
		for(i = 0; i < dev->num_channels; i++) {
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001c02:	461a      	mov	r2, r3
 8001c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c06:	4293      	cmp	r3, r2
 8001c08:	dbe6      	blt.n	8001bd8 <ad7606_init+0x2c4>
 8001c0a:	e00c      	b.n	8001c26 <ad7606_init+0x312>
				goto error;
		}
	} else {
		ret = ad7606_set_ch_range(dev, 0, init_param->range_ch[0]);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001c10:	9200      	str	r2, [sp, #0]
 8001c12:	3364      	adds	r3, #100	@ 0x64
 8001c14:	cb0c      	ldmia	r3, {r2, r3}
 8001c16:	2100      	movs	r1, #0
 8001c18:	69f8      	ldr	r0, [r7, #28]
 8001c1a:	f7ff fc15 	bl	8001448 <ad7606_set_ch_range>
 8001c1e:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	db3f      	blt.n	8001ca6 <ad7606_init+0x392>
			goto error;
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 1);
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f001 fb11 	bl	8003254 <no_os_gpio_set_value>
 8001c32:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001c34:	6a3b      	ldr	r3, [r7, #32]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	db37      	blt.n	8001caa <ad7606_init+0x396>
		goto error;

	if (ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c40:	4619      	mov	r1, r3
 8001c42:	4a20      	ldr	r2, [pc, #128]	@ (8001cc4 <ad7606_init+0x3b0>)
 8001c44:	460b      	mov	r3, r1
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	440b      	add	r3, r1
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3303      	adds	r3, #3
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d005      	beq.n	8001c62 <ad7606_init+0x34e>
		ad7606_set_oversampling(dev, init_param->oversampling);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	f893 1045 	ldrb.w	r1, [r3, #69]	@ 0x45
 8001c5c:	69f8      	ldr	r0, [r7, #28]
 8001c5e:	f7ff fad9 	bl	8001214 <ad7606_set_oversampling>

	*device = dev;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69fa      	ldr	r2, [r7, #28]
 8001c66:	601a      	str	r2, [r3, #0]

	printf("ad7606 successfully initialized\n");
 8001c68:	4817      	ldr	r0, [pc, #92]	@ (8001cc8 <ad7606_init+0x3b4>)
 8001c6a:	f006 f931 	bl	8007ed0 <puts>

	return ret;
 8001c6e:	6a3b      	ldr	r3, [r7, #32]
 8001c70:	e023      	b.n	8001cba <ad7606_init+0x3a6>
		goto error;
 8001c72:	bf00      	nop
 8001c74:	e01a      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c76:	bf00      	nop
 8001c78:	e018      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c7a:	bf00      	nop
 8001c7c:	e016      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c7e:	bf00      	nop
 8001c80:	e014      	b.n	8001cac <ad7606_init+0x398>
		goto error;
 8001c82:	bf00      	nop
 8001c84:	e012      	b.n	8001cac <ad7606_init+0x398>
		goto error;
 8001c86:	bf00      	nop
 8001c88:	e010      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c8a:	bf00      	nop
 8001c8c:	e00e      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c8e:	bf00      	nop
 8001c90:	e00c      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001c92:	bf00      	nop
 8001c94:	e00a      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001c96:	bf00      	nop
 8001c98:	e008      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001c9a:	bf00      	nop
 8001c9c:	e006      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001c9e:	bf00      	nop
 8001ca0:	e004      	b.n	8001cac <ad7606_init+0x398>
				goto error;
 8001ca2:	bf00      	nop
 8001ca4:	e002      	b.n	8001cac <ad7606_init+0x398>
			goto error;
 8001ca6:	bf00      	nop
 8001ca8:	e000      	b.n	8001cac <ad7606_init+0x398>
		goto error;
 8001caa:	bf00      	nop
error:
	printf("ad7606 initialization failed\n");
 8001cac:	4807      	ldr	r0, [pc, #28]	@ (8001ccc <ad7606_init+0x3b8>)
 8001cae:	f006 f90f 	bl	8007ed0 <puts>
	ad7606_remove(dev);
 8001cb2:	69f8      	ldr	r0, [r7, #28]
 8001cb4:	f000 f80c 	bl	8001cd0 <ad7606_remove>
	return ret;
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	372c      	adds	r7, #44	@ 0x2c
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd90      	pop	{r4, r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	080090c0 	.word	0x080090c0
 8001cc8:	08008e64 	.word	0x08008e64
 8001ccc:	08008e84 	.word	0x08008e84

08001cd0 <ad7606_remove>:
 * @return ret - return code.
 *         Example: -EIO - SPI communication error.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_remove(struct ad7606_dev *dev)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	int32_t ret;

	no_os_gpio_remove(dev->gpio_reset);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f001 fa4f 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_convst);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f001 fa4a 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_busy);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f001 fa45 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_stby_n);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f001 fa40 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_range);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f001 fa3b 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os0);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f001 fa36 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os1);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 fa31 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os2);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f001 fa2c 	bl	8003180 <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_par_ser);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f001 fa27 	bl	8003180 <no_os_gpio_remove>

	ret = no_os_spi_remove(dev->spi_desc);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f002 f8e0 	bl	8003efc <no_os_spi_remove>
 8001d3c:	60f8      	str	r0, [r7, #12]

	no_os_free(dev);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 fe80 	bl	8002a44 <no_os_free>

	return ret;
 8001d44:	68fb      	ldr	r3, [r7, #12]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d50:	b5b0      	push	{r4, r5, r7, lr}
 8001d52:	f5ad 6d9f 	sub.w	sp, sp, #1272	@ 0x4f8
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d58:	f003 fc58 	bl	800560c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d5c:	f000 fc90 	bl	8002680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d60:	f000 fd7e 	bl	8002860 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d64:	f000 fd52 	bl	800280c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001d68:	f000 fcf4 	bl	8002754 <MX_SPI3_Init>
  MX_TIM10_Init();
 8001d6c:	f000 fd2a 	bl	80027c4 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
	//------------------------ GPIO INITIALIZATION --------------------------
	//-------- RESET PIN ----------
	//struct stm32_gpio_desc *stm32_reset_desc;
	struct no_os_gpio_init_param gpio_reset = { .port = 1,		// GPIO: PB9
 8001d70:	f207 43d4 	addw	r3, r7, #1236	@ 0x4d4
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
 8001d80:	2301      	movs	r3, #1
 8001d82:	f8c7 34d4 	str.w	r3, [r7, #1236]	@ 0x4d4
 8001d86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d8a:	f8c7 34d8 	str.w	r3, [r7, #1240]	@ 0x4d8
 8001d8e:	4bc0      	ldr	r3, [pc, #768]	@ (8002090 <main+0x340>)
 8001d90:	f8c7 34e0 	str.w	r3, [r7, #1248]	@ 0x4e0
			.number = GPIO_PIN_9,              // GPIO pin number for RESET
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_reset_desc = { .port = 1, .number = GPIO_PIN_8,
 8001d94:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
 8001da4:	2301      	movs	r3, #1
 8001da6:	f8c7 34c0 	str.w	r3, [r7, #1216]	@ 0x4c0
 8001daa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dae:	f8c7 34c4 	str.w	r3, [r7, #1220]	@ 0x4c4
 8001db2:	4bb7      	ldr	r3, [pc, #732]	@ (8002090 <main+0x340>)
 8001db4:	f8c7 34cc 	str.w	r3, [r7, #1228]	@ 0x4cc
			.platform_ops = &stm32_gpio_ops, .extra = NULL };

	//---------------------------------- CONVST PIN --------------------------------------------
	struct stm32_gpio_init_param stm32_convst_init_param = {
 8001db8:	4ab6      	ldr	r2, [pc, #728]	@ (8002094 <main+0x344>)
 8001dba:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 8001dbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			/** Output mode */
			.mode = GPIO_MODE_OUTPUT_PP,
			.speed = GPIO_SPEED_FREQ_HIGH,
			.alternate = 0
		};
	struct stm32_gpio_desc stm32_convst_desc = {
 8001dc4:	f207 439c 	addw	r3, r7, #1180	@ 0x49c
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
 8001dd4:	615a      	str	r2, [r3, #20]
 8001dd6:	4bb0      	ldr	r3, [pc, #704]	@ (8002098 <main+0x348>)
 8001dd8:	f8c7 349c 	str.w	r3, [r7, #1180]	@ 0x49c
 8001ddc:	2380      	movs	r3, #128	@ 0x80
 8001dde:	f8c7 34a0 	str.w	r3, [r7, #1184]	@ 0x4a0
 8001de2:	2301      	movs	r3, #1
 8001de4:	f8c7 34a4 	str.w	r3, [r7, #1188]	@ 0x4a4
 8001de8:	2302      	movs	r3, #2
 8001dea:	f8c7 34ac 	str.w	r3, [r7, #1196]	@ 0x4ac
					.Mode = GPIO_MODE_OUTPUT_PP,
					.Speed = GPIO_SPEED_FREQ_HIGH,
					.Alternate = 0,
			}
	};
	struct no_os_gpio_init_param gpio_convst = { .port = 2,		// GPIO: PC7
 8001dee:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
 8001dfc:	611a      	str	r2, [r3, #16]
 8001dfe:	2302      	movs	r3, #2
 8001e00:	f8c7 3488 	str.w	r3, [r7, #1160]	@ 0x488
 8001e04:	2380      	movs	r3, #128	@ 0x80
 8001e06:	f8c7 348c 	str.w	r3, [r7, #1164]	@ 0x48c
 8001e0a:	4ba1      	ldr	r3, [pc, #644]	@ (8002090 <main+0x340>)
 8001e0c:	f8c7 3494 	str.w	r3, [r7, #1172]	@ 0x494
 8001e10:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 8001e14:	f8c7 3498 	str.w	r3, [r7, #1176]	@ 0x498
			.number = GPIO_PIN_7,              // GPIO pin number for CONVST
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = &stm32_convst_desc,             // Extra parameters if needed
			.extra = &stm32_convst_init_param
			};
	struct no_os_gpio_desc gpio_convst_desc = {
 8001e18:	f207 4374 	addw	r3, r7, #1140	@ 0x474
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
 8001e28:	2302      	movs	r3, #2
 8001e2a:	f8c7 3474 	str.w	r3, [r7, #1140]	@ 0x474
 8001e2e:	2380      	movs	r3, #128	@ 0x80
 8001e30:	f8c7 3478 	str.w	r3, [r7, #1144]	@ 0x478
 8001e34:	4b96      	ldr	r3, [pc, #600]	@ (8002090 <main+0x340>)
 8001e36:	f8c7 3480 	str.w	r3, [r7, #1152]	@ 0x480
 8001e3a:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 8001e3e:	f8c7 3484 	str.w	r3, [r7, #1156]	@ 0x484
			.extra = &stm32_convst_desc,
			.extra = &stm32_convst_init_param
	};

	//----------------------------------- BUSY PIN -------------------------------------------------
	struct stm32_gpio_desc stm32_busy_desc = {
 8001e42:	f207 435c 	addw	r3, r7, #1116	@ 0x45c
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
 8001e50:	611a      	str	r2, [r3, #16]
 8001e52:	615a      	str	r2, [r3, #20]
 8001e54:	4b91      	ldr	r3, [pc, #580]	@ (800209c <main+0x34c>)
 8001e56:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 8001e5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e5e:	f8c7 3460 	str.w	r3, [r7, #1120]	@ 0x460
 8001e62:	2302      	movs	r3, #2
 8001e64:	f8c7 346c 	str.w	r3, [r7, #1132]	@ 0x46c
					.Mode = GPIO_MODE_INPUT,
					.Speed = GPIO_SPEED_FREQ_HIGH,
					.Alternate = 0,
			}
	};
	struct stm32_gpio_init_param stm32_busy_init_param = {
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
 8001e6e:	2302      	movs	r3, #2
 8001e70:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 8001e74:	2300      	movs	r3, #0
 8001e76:	f8c7 3458 	str.w	r3, [r7, #1112]	@ 0x458
				/** Output mode */
				.mode = GPIO_MODE_INPUT,
				.speed = GPIO_SPEED_FREQ_HIGH,
				.alternate = 0
			};
	struct no_os_gpio_init_param gpio_busy = { .port = 0,		// GPIO: PA8
 8001e7a:	f207 433c 	addw	r3, r7, #1084	@ 0x43c
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
 8001e88:	611a      	str	r2, [r3, #16]
 8001e8a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e8e:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
 8001e92:	4b7f      	ldr	r3, [pc, #508]	@ (8002090 <main+0x340>)
 8001e94:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
 8001e98:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001e9c:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
			.number = GPIO_PIN_8,              // GPIO pin number for BUSY
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = &stm32_busy_desc,             // Extra parameters if needed
			.extra = &stm32_busy_init_param
			};
	struct no_os_gpio_desc gpio_busy_desc = {
 8001ea0:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
 8001eb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001eb4:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
 8001eb8:	4b75      	ldr	r3, [pc, #468]	@ (8002090 <main+0x340>)
 8001eba:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
 8001ebe:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001ec2:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438
			.extra = &stm32_busy_init_param
	};

	//------ STBY_N PIN ---------
	//struct stm32_gpio_desc *stm32_stdby_n_desc;
	struct no_os_gpio_init_param gpio_stby_n = { .port = 0,	// GPIO: PA12
 8001ec6:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
 8001ed2:	60da      	str	r2, [r3, #12]
 8001ed4:	611a      	str	r2, [r3, #16]
 8001ed6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eda:	f8c7 3418 	str.w	r3, [r7, #1048]	@ 0x418
 8001ede:	4b6c      	ldr	r3, [pc, #432]	@ (8002090 <main+0x340>)
 8001ee0:	f8c7 3420 	str.w	r3, [r7, #1056]	@ 0x420
			.number = GPIO_PIN_12,              // GPIO pin number for STBYn
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_stby_n_desc = { .port = 0,
 8001ee4:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]
 8001ef4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ef8:	f8c7 3404 	str.w	r3, [r7, #1028]	@ 0x404
 8001efc:	4b64      	ldr	r3, [pc, #400]	@ (8002090 <main+0x340>)
 8001efe:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
			.number = GPIO_PIN_12, .platform_ops = &stm32_gpio_ops, .extra = NULL };
	//------ RANGE PIN -------
	//struct stm32_gpio_desc *stm32_range_desc;
	struct no_os_gpio_init_param gpio_range = { .port = 0,	// GPIO: PA10
 8001f02:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f06:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	6013      	str	r3, [r2, #0]
 8001f10:	6053      	str	r3, [r2, #4]
 8001f12:	6093      	str	r3, [r2, #8]
 8001f14:	60d3      	str	r3, [r2, #12]
 8001f16:	6113      	str	r3, [r2, #16]
 8001f18:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f1c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f2a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001f2e:	4a58      	ldr	r2, [pc, #352]	@ (8002090 <main+0x340>)
 8001f30:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_10,              // GPIO pin number for RANGE
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_range_desc = { .port = 0, .number = GPIO_PIN_10,
 8001f32:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f36:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	6013      	str	r3, [r2, #0]
 8001f40:	6053      	str	r3, [r2, #4]
 8001f42:	6093      	str	r3, [r2, #8]
 8001f44:	60d3      	str	r3, [r2, #12]
 8001f46:	6113      	str	r3, [r2, #16]
 8001f48:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f4c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f5a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f5e:	4a4c      	ldr	r2, [pc, #304]	@ (8002090 <main+0x340>)
 8001f60:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };
	//----- OS0 PIN -----
	//struct stm32_gpio_desc *stm32_os0_desc;
	struct no_os_gpio_init_param gpio_os0 = { .port = 3,		// GPIO: PD2
 8001f62:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f66:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	6053      	str	r3, [r2, #4]
 8001f72:	6093      	str	r3, [r2, #8]
 8001f74:	60d3      	str	r3, [r2, #12]
 8001f76:	6113      	str	r3, [r2, #16]
 8001f78:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f7c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f80:	2203      	movs	r2, #3
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f88:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	605a      	str	r2, [r3, #4]
 8001f90:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001f94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f98:	4a3d      	ldr	r2, [pc, #244]	@ (8002090 <main+0x340>)
 8001f9a:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_2,              // GPIO pin number for OS0
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_os0_desc = { .port = 3, .number = GPIO_PIN_2,
 8001f9c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001fa0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	6053      	str	r3, [r2, #4]
 8001fac:	6093      	str	r3, [r2, #8]
 8001fae:	60d3      	str	r3, [r2, #12]
 8001fb0:	6113      	str	r3, [r2, #16]
 8001fb2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001fb6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fba:	2203      	movs	r2, #3
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001fc2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fc6:	2204      	movs	r2, #4
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001fce:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8002090 <main+0x340>)
 8001fd4:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };
	//----OS1 PIN -----
	//struct stm32_gpio_desc *stm32_os1_desc;
	struct no_os_gpio_init_param gpio_os1 = { .port = 1,		// GPIO: PB5
 8001fd6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001fda:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001fde:	461a      	mov	r2, r3
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	6053      	str	r3, [r2, #4]
 8001fe6:	6093      	str	r3, [r2, #8]
 8001fe8:	60d3      	str	r3, [r2, #12]
 8001fea:	6113      	str	r3, [r2, #16]
 8001fec:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001ff0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8001ffc:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8002000:	2220      	movs	r2, #32
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002008:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800200c:	4a20      	ldr	r2, [pc, #128]	@ (8002090 <main+0x340>)
 800200e:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_5,              // GPIO pin number for OS1
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_os1_desc = { .port = 1, .number = GPIO_PIN_5,
 8002010:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002014:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002018:	461a      	mov	r2, r3
 800201a:	2300      	movs	r3, #0
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	6053      	str	r3, [r2, #4]
 8002020:	6093      	str	r3, [r2, #8]
 8002022:	60d3      	str	r3, [r2, #12]
 8002024:	6113      	str	r3, [r2, #16]
 8002026:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800202a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800202e:	2201      	movs	r2, #1
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002036:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800203a:	2220      	movs	r2, #32
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002042:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002046:	4a12      	ldr	r2, [pc, #72]	@ (8002090 <main+0x340>)
 8002048:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };
	//------- OS2 PIN ---
	//struct stm32_gpio_desc *stm32_os2_desc;
	struct no_os_gpio_init_param gpio_os2 = { .port = 0,		// GPIO: PA11
 800204a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800204e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002052:	461a      	mov	r2, r3
 8002054:	2300      	movs	r3, #0
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	6053      	str	r3, [r2, #4]
 800205a:	6093      	str	r3, [r2, #8]
 800205c:	60d3      	str	r3, [r2, #12]
 800205e:	6113      	str	r3, [r2, #16]
 8002060:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002064:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002068:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002072:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002076:	4a06      	ldr	r2, [pc, #24]	@ (8002090 <main+0x340>)
 8002078:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_11,              // GPIO pin number for OS2
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_os2_desc = { .port = 0, .number = GPIO_PIN_11,
 800207a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800207e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002082:	461a      	mov	r2, r3
 8002084:	2300      	movs	r3, #0
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	6053      	str	r3, [r2, #4]
 800208a:	6093      	str	r3, [r2, #8]
 800208c:	60d3      	str	r3, [r2, #12]
 800208e:	e007      	b.n	80020a0 <main+0x350>
 8002090:	080091ac 	.word	0x080091ac
 8002094:	08008f18 	.word	0x08008f18
 8002098:	40020800 	.word	0x40020800
 800209c:	40020000 	.word	0x40020000
 80020a0:	6113      	str	r3, [r2, #16]
 80020a2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80020a6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80020aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80020b4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80020b8:	4ad4      	ldr	r2, [pc, #848]	@ (800240c <main+0x6bc>)
 80020ba:	60da      	str	r2, [r3, #12]
			.platform_ops = &stm32_gpio_ops, .extra = NULL };
	//--------- PAR_SER PIN ----
	//struct stm32_gpio_desc *stm32_par_ser_desc;
	struct no_os_gpio_init_param gpio_par_ser = { .port = 1,	// GPIO: PB6
 80020bc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80020c0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020c4:	461a      	mov	r2, r3
 80020c6:	2300      	movs	r3, #0
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	6053      	str	r3, [r2, #4]
 80020cc:	6093      	str	r3, [r2, #8]
 80020ce:	60d3      	str	r3, [r2, #12]
 80020d0:	6113      	str	r3, [r2, #16]
 80020d2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80020d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020da:	2201      	movs	r2, #1
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80020e2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020e6:	2240      	movs	r2, #64	@ 0x40
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80020ee:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80020f2:	4ac6      	ldr	r2, [pc, #792]	@ (800240c <main+0x6bc>)
 80020f4:	60da      	str	r2, [r3, #12]
			.number = GPIO_PIN_6,              // GPIO pin number for PARn/SER
			.platform_ops = &stm32_gpio_ops, // Platform-specific operations (set to NULL if not needed)
			.extra = NULL             // Extra parameters if needed
			};
	struct no_os_gpio_desc gpio_par_ser_desc =
 80020f6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80020fa:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80020fe:	461a      	mov	r2, r3
 8002100:	2300      	movs	r3, #0
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	6053      	str	r3, [r2, #4]
 8002106:	6093      	str	r3, [r2, #8]
 8002108:	60d3      	str	r3, [r2, #12]
 800210a:	6113      	str	r3, [r2, #16]
 800210c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002110:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002114:	2201      	movs	r2, #1
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800211c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002120:	2240      	movs	r2, #64	@ 0x40
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002128:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800212c:	4ab7      	ldr	r2, [pc, #732]	@ (800240c <main+0x6bc>)
 800212e:	60da      	str	r2, [r3, #12]
			{ .port = 1, .number = GPIO_PIN_6, .platform_ops = &stm32_gpio_ops,
					.extra = NULL };

	// -------------- SPI INITIALIZATION ---------------
	struct no_os_platform_spi_delays platform_spi_delays = {
 8002130:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002134:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002138:	4ab5      	ldr	r2, [pc, #724]	@ (8002410 <main+0x6c0>)
 800213a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800213e:	e883 0003 	stmia.w	r3, {r0, r1}
			.cs_delay_first = 60, .cs_delay_last = 1 };
	struct stm32_spi_init_param stm32_spi_init_param = {
 8002142:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002146:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800214a:	461a      	mov	r2, r3
 800214c:	2300      	movs	r3, #0
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	6053      	str	r3, [r2, #4]
 8002152:	6093      	str	r3, [r2, #8]
 8002154:	60d3      	str	r3, [r2, #12]
 8002156:	6113      	str	r3, [r2, #16]
 8002158:	6153      	str	r3, [r2, #20]
 800215a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800215e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002162:	2201      	movs	r2, #1
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800216a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800216e:	4aa9      	ldr	r2, [pc, #676]	@ (8002414 <main+0x6c4>)
 8002170:	605a      	str	r2, [r3, #4]
			.chip_select_port = 1,
			.get_input_clock = HAL_RCC_GetPCLK2Freq,
	};
	struct no_os_spi_init_param spi_init_param = {
 8002172:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002176:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800217a:	4618      	mov	r0, r3
 800217c:	2320      	movs	r3, #32
 800217e:	461a      	mov	r2, r3
 8002180:	2100      	movs	r1, #0
 8002182:	f005 ffb9 	bl	80080f8 <memset>
 8002186:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800218a:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800218e:	2203      	movs	r2, #3
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002196:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800219a:	4a9f      	ldr	r2, [pc, #636]	@ (8002418 <main+0x6c8>)
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 80021a2:	b2da      	uxtb	r2, r3
 80021a4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80021a8:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80021ac:	721a      	strb	r2, [r3, #8]
 80021ae:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80021b2:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80021b6:	4a99      	ldr	r2, [pc, #612]	@ (800241c <main+0x6cc>)
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80021be:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80021c2:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 80021c6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80021ca:	3310      	adds	r3, #16
 80021cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021d0:	e883 0003 	stmia.w	r3, {r0, r1}
 80021d4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80021d8:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80021dc:	f507 7246 	add.w	r2, r7, #792	@ 0x318
 80021e0:	619a      	str	r2, [r3, #24]
			.bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
			.platform_ops =	&stm32_spi_ops,
			.platform_delays = platform_spi_delays,
			.extra = &stm32_spi_init_param
	};
	struct no_os_spibus_desc spibus_desc = {
 80021e2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80021e6:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 80021ea:	461a      	mov	r2, r3
 80021ec:	2300      	movs	r3, #0
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	6053      	str	r3, [r2, #4]
 80021f2:	6093      	str	r3, [r2, #8]
 80021f4:	60d3      	str	r3, [r2, #12]
 80021f6:	6113      	str	r3, [r2, #16]
 80021f8:	6153      	str	r3, [r2, #20]
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002200:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8002204:	2203      	movs	r2, #3
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800220c:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8002210:	4a81      	ldr	r2, [pc, #516]	@ (8002418 <main+0x6c8>)
 8002212:	60da      	str	r2, [r3, #12]
 8002214:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002218:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 800221c:	4a7f      	ldr	r2, [pc, #508]	@ (800241c <main+0x6cc>)
 800221e:	615a      	str	r2, [r3, #20]
			.max_speed_hz = 10000000,
			.mode = NO_OS_SPI_MODE_0,
			.bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
			.platform_ops = &stm32_spi_ops,
	};
	struct stm32_spi_desc stm32_spi_desc = {
 8002220:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002224:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8002228:	4618      	mov	r0, r3
 800222a:	2370      	movs	r3, #112	@ 0x70
 800222c:	461a      	mov	r2, r3
 800222e:	2100      	movs	r1, #0
 8002230:	f005 ff62 	bl	80080f8 <memset>
 8002234:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002238:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 800223c:	4a78      	ldr	r2, [pc, #480]	@ (8002420 <main+0x6d0>)
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002244:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8002248:	4a73      	ldr	r2, [pc, #460]	@ (8002418 <main+0x6c8>)
 800224a:	659a      	str	r2, [r3, #88]	@ 0x58
 800224c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002250:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8002254:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 8002258:	65da      	str	r2, [r3, #92]	@ 0x5c
			.hspi = &hspi3,
			.input_clock = 10000000,
			.chip_select = &gpio_par_ser_desc,
	};
	struct no_os_spi_desc spi_desc = {
 800225a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800225e:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002262:	4618      	mov	r0, r3
 8002264:	2324      	movs	r3, #36	@ 0x24
 8002266:	461a      	mov	r2, r3
 8002268:	2100      	movs	r1, #0
 800226a:	f005 ff45 	bl	80080f8 <memset>
 800226e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002272:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002276:	f507 7237 	add.w	r2, r7, #732	@ 0x2dc
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002280:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002284:	2203      	movs	r2, #3
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800228c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002290:	4a61      	ldr	r2, [pc, #388]	@ (8002418 <main+0x6c8>)
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 8002298:	b2da      	uxtb	r2, r3
 800229a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800229e:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 80022a2:	731a      	strb	r2, [r3, #12]
 80022a4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80022a8:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 80022ac:	4a5b      	ldr	r2, [pc, #364]	@ (800241c <main+0x6cc>)
 80022ae:	611a      	str	r2, [r3, #16]
 80022b0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80022b4:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 80022b8:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 80022bc:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80022c0:	3314      	adds	r3, #20
 80022c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80022ca:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80022ce:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 80022d2:	f507 7246 	add.w	r2, r7, #792	@ 0x318
 80022d6:	61da      	str	r2, [r3, #28]
	};

	//spi_desc->extra = &stm32_spi_desc;

	//------------ DEVICE AD7606 -------------
	struct ad7606_config ad7606_config = { .op_mode = AD7606_NORMAL,
 80022d8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80022dc:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 80022e0:	4a50      	ldr	r2, [pc, #320]	@ (8002424 <main+0x6d4>)
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	601a      	str	r2, [r3, #0]
			.dout_format = AD7606_2_DOUT, .ext_os_clock = false,
			.status_header = true };
	struct ad7606_range ad7606_range = { .min = -5000, .max = 5000,
 80022e6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80022ea:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 80022ee:	4a4e      	ldr	r2, [pc, #312]	@ (8002428 <main+0x6d8>)
 80022f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80022f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			.differential = false };
	struct ad7606_oversampling ad7606_oversampling = { .os_pad = 4, .os_ratio =
 80022f6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80022fa:	f5a3 7331 	sub.w	r3, r3, #708	@ 0x2c4
 80022fe:	4a4b      	ldr	r2, [pc, #300]	@ (800242c <main+0x6dc>)
 8002300:	7812      	ldrb	r2, [r2, #0]
 8002302:	701a      	strb	r2, [r3, #0]
			4 };
	struct ad7606_digital_diag *ad7606_digital_diag;
	uint8_t data[28];
	struct ad7606_dev dev = {
 8002304:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002308:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 800230c:	4618      	mov	r0, r3
 800230e:	23c8      	movs	r3, #200	@ 0xc8
 8002310:	461a      	mov	r2, r3
 8002312:	2100      	movs	r1, #0
 8002314:	f005 fef0 	bl	80080f8 <memset>
 8002318:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800231c:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8002320:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800232a:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 800232e:	f507 6298 	add.w	r2, r7, #1216	@ 0x4c0
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002338:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 800233c:	f207 4274 	addw	r2, r7, #1140	@ 0x474
 8002340:	609a      	str	r2, [r3, #8]
 8002342:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002346:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 800234a:	f507 6285 	add.w	r2, r7, #1064	@ 0x428
 800234e:	60da      	str	r2, [r3, #12]
 8002350:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002354:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8002358:	f507 6280 	add.w	r2, r7, #1024	@ 0x400
 800235c:	611a      	str	r2, [r3, #16]
 800235e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002362:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8002366:	f507 7276 	add.w	r2, r7, #984	@ 0x3d8
 800236a:	615a      	str	r2, [r3, #20]
 800236c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002370:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8002374:	f507 726c 	add.w	r2, r7, #944	@ 0x3b0
 8002378:	619a      	str	r2, [r3, #24]
 800237a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800237e:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8002382:	f507 7262 	add.w	r2, r7, #904	@ 0x388
 8002386:	61da      	str	r2, [r3, #28]
 8002388:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800238c:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8002390:	f507 7258 	add.w	r2, r7, #864	@ 0x360
 8002394:	621a      	str	r2, [r3, #32]
 8002396:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800239a:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 800239e:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 80023a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80023a4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80023a8:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 80023ac:	2203      	movs	r2, #3
 80023ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80023b2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80023b6:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 80023ba:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 80023be:	f5a2 7231 	sub.w	r2, r2, #708	@ 0x2c4
 80023c2:	7812      	ldrb	r2, [r2, #0]
 80023c4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 80023c8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80023cc:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80023d6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80023da:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 80023de:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 80023e2:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 80023e6:	332d      	adds	r3, #45	@ 0x2d
 80023e8:	6810      	ldr	r0, [r2, #0]
 80023ea:	6018      	str	r0, [r3, #0]
 80023ec:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bf14      	ite	ne
 80023f4:	2301      	movne	r3, #1
 80023f6:	2300      	moveq	r3, #0
 80023f8:	b2d9      	uxtb	r1, r3
 80023fa:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80023fe:	f5a3 726a 	sub.w	r2, r3, #936	@ 0x3a8
 8002402:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8002406:	f361 0300 	bfi	r3, r1, #0, #1
 800240a:	e011      	b.n	8002430 <main+0x6e0>
 800240c:	080091ac 	.word	0x080091ac
 8002410:	08008f24 	.word	0x08008f24
 8002414:	08006841 	.word	0x08006841
 8002418:	00989680 	.word	0x00989680
 800241c:	080091cc 	.word	0x080091cc
 8002420:	2000040c 	.word	0x2000040c
 8002424:	08008f2c 	.word	0x08008f2c
 8002428:	08008f30 	.word	0x08008f30
 800242c:	08008f3c 	.word	0x08008f3c
 8002430:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
 8002434:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002438:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 800243c:	2208      	movs	r2, #8
 800243e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8002442:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002446:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 800244a:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 800244e:	f5a2 7230 	sub.w	r2, r2, #704	@ 0x2c0
 8002452:	334c      	adds	r3, #76	@ 0x4c
 8002454:	ca07      	ldmia	r2, {r0, r1, r2}
 8002456:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800245a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800245e:	b2da      	uxtb	r2, r3
 8002460:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002464:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 8002468:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
			.max_dout_lines = AD7606_2_DOUT, .config = ad7606_config,
			.digital_diag_enable = ad7606_digital_diag, .num_channels = 8,
			.range_ch = ad7606_range, .data = data //Data buffer (used internally by the SPI communication functions)
			};

	struct ad7606_init_param ad7606_init_param = {
 800246c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002470:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8002474:	4618      	mov	r0, r3
 8002476:	23c4      	movs	r3, #196	@ 0xc4
 8002478:	461a      	mov	r2, r3
 800247a:	2100      	movs	r1, #0
 800247c:	f005 fe3c 	bl	80080f8 <memset>
 8002480:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002484:	f2a3 426c 	subw	r2, r3, #1132	@ 0x46c
 8002488:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800248c:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8002490:	4614      	mov	r4, r2
 8002492:	461d      	mov	r5, r3
 8002494:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002496:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002498:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800249c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80024a0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80024a4:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80024a8:	f207 42d4 	addw	r2, r7, #1236	@ 0x4d4
 80024ac:	621a      	str	r2, [r3, #32]
 80024ae:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80024b2:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80024b6:	f507 6291 	add.w	r2, r7, #1160	@ 0x488
 80024ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80024bc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80024c0:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80024c4:	f207 423c 	addw	r2, r7, #1084	@ 0x43c
 80024c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80024ca:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80024ce:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80024d2:	f207 4214 	addw	r2, r7, #1044	@ 0x414
 80024d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024d8:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80024dc:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80024e0:	f507 727b 	add.w	r2, r7, #1004	@ 0x3ec
 80024e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80024e6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80024ea:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80024ee:	f507 7271 	add.w	r2, r7, #964	@ 0x3c4
 80024f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80024f4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80024f8:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80024fc:	f507 7267 	add.w	r2, r7, #924	@ 0x39c
 8002500:	639a      	str	r2, [r3, #56]	@ 0x38
 8002502:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002506:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800250a:	f507 725d 	add.w	r2, r7, #884	@ 0x374
 800250e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002510:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002514:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8002518:	f507 7253 	add.w	r2, r7, #844	@ 0x34c
 800251c:	641a      	str	r2, [r3, #64]	@ 0x40
 800251e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002522:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8002526:	2203      	movs	r2, #3
 8002528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800252c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002530:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8002534:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 8002538:	f5a2 7231 	sub.w	r2, r2, #708	@ 0x2c4
 800253c:	7812      	ldrb	r2, [r2, #0]
 800253e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002542:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002546:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800254a:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 800254e:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8002552:	3347      	adds	r3, #71	@ 0x47
 8002554:	6810      	ldr	r0, [r2, #0]
 8002556:	6018      	str	r0, [r3, #0]
 8002558:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 800255c:	2b00      	cmp	r3, #0
 800255e:	bf14      	ite	ne
 8002560:	2301      	movne	r3, #1
 8002562:	2300      	moveq	r3, #0
 8002564:	b2d9      	uxtb	r1, r3
 8002566:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800256a:	f2a3 426c 	subw	r2, r3, #1132	@ 0x46c
 800256e:	f892 304b 	ldrb.w	r3, [r2, #75]	@ 0x4b
 8002572:	f361 0300 	bfi	r3, r1, #0, #1
 8002576:	f882 304b 	strb.w	r3, [r2, #75]	@ 0x4b
 800257a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 800257e:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 8002582:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 8002586:	f5a2 7230 	sub.w	r2, r2, #704	@ 0x2c0
 800258a:	3364      	adds	r3, #100	@ 0x64
 800258c:	ca07      	ldmia	r2, {r0, r1, r2}
 800258e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					ID, .oversampling = ad7606_oversampling, .sw_mode =
					false, .config = ad7606_config, .digital_diag_enable =
					ad7606_digital_diag, .range_ch = ad7606_range };

	//initialization of AD7606 device
	int32_t ret_init = ad7606_init(&dev, &ad7606_init_param);
 8002592:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8002596:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800259a:	4611      	mov	r1, r2
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff f9b9 	bl	8001914 <ad7606_init>
 80025a2:	f8c7 04ec 	str.w	r0, [r7, #1260]	@ 0x4ec
	char message_init[50];
	if (ret_init == 0) {
 80025a6:	f8d7 34ec 	ldr.w	r3, [r7, #1260]	@ 0x4ec
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d118      	bne.n	80025e0 <main+0x890>
		snprintf(message_init, sizeof(message_init), "INITIALIZATION of AD7606 successful\n");
 80025ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80025b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002668 <main+0x918>)
 80025b4:	2132      	movs	r1, #50	@ 0x32
 80025b6:	4618      	mov	r0, r3
 80025b8:	f005 fc92 	bl	8007ee0 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)message_init, strlen(message_init), HAL_MAX_DELAY);
 80025bc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7fd fe0d 	bl	80001e0 <strlen>
 80025c6:	4603      	mov	r3, r0
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80025ce:	f04f 33ff 	mov.w	r3, #4294967295
 80025d2:	4826      	ldr	r0, [pc, #152]	@ (800266c <main+0x91c>)
 80025d4:	f004 fe28 	bl	8007228 <HAL_UART_Transmit>
		printf("INITIALIZATION of AD7606 successful");
 80025d8:	4825      	ldr	r0, [pc, #148]	@ (8002670 <main+0x920>)
 80025da:	f005 fc11 	bl	8007e00 <iprintf>
 80025de:	e003      	b.n	80025e8 <main+0x898>
	} else {
		printf("ERROR in initialization of AD7606");
 80025e0:	4824      	ldr	r0, [pc, #144]	@ (8002674 <main+0x924>)
 80025e2:	f005 fc0d 	bl	8007e00 <iprintf>
 80025e6:	e038      	b.n	800265a <main+0x90a>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint32_t ret_data;
	while (1) {
		ret_data = ad7606_read(&dev, data_read);
 80025e8:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80025ec:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80025f0:	4611      	mov	r1, r2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7fe fb9a 	bl	8000d2c <ad7606_read>
 80025f8:	4603      	mov	r3, r0
 80025fa:	f8c7 34e8 	str.w	r3, [r7, #1256]	@ 0x4e8
		if(ret_data == 0){
 80025fe:	f8d7 34e8 	ldr.w	r3, [r7, #1256]	@ 0x4e8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d125      	bne.n	8002652 <main+0x902>
			char message_data[50];
			for(int i=0; i<8; i++){
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 34f4 	str.w	r3, [r7, #1268]	@ 0x4f4
 800260c:	e01d      	b.n	800264a <main+0x8fa>
				snprintf(message_data, sizeof(message_data), "%d", data_read[i]);
 800260e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8002612:	f5a3 6398 	sub.w	r3, r3, #1216	@ 0x4c0
 8002616:	f8d7 24f4 	ldr.w	r2, [r7, #1268]	@ 0x4f4
 800261a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800261e:	1d38      	adds	r0, r7, #4
 8002620:	4a15      	ldr	r2, [pc, #84]	@ (8002678 <main+0x928>)
 8002622:	2132      	movs	r1, #50	@ 0x32
 8002624:	f005 fc5c 	bl	8007ee0 <sniprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)message_data, strlen(message_data), HAL_MAX_DELAY);
 8002628:	1d3b      	adds	r3, r7, #4
 800262a:	4618      	mov	r0, r3
 800262c:	f7fd fdd8 	bl	80001e0 <strlen>
 8002630:	4603      	mov	r3, r0
 8002632:	b29a      	uxth	r2, r3
 8002634:	1d39      	adds	r1, r7, #4
 8002636:	f04f 33ff 	mov.w	r3, #4294967295
 800263a:	480c      	ldr	r0, [pc, #48]	@ (800266c <main+0x91c>)
 800263c:	f004 fdf4 	bl	8007228 <HAL_UART_Transmit>
			for(int i=0; i<8; i++){
 8002640:	f8d7 34f4 	ldr.w	r3, [r7, #1268]	@ 0x4f4
 8002644:	3301      	adds	r3, #1
 8002646:	f8c7 34f4 	str.w	r3, [r7, #1268]	@ 0x4f4
 800264a:	f8d7 34f4 	ldr.w	r3, [r7, #1268]	@ 0x4f4
 800264e:	2b07      	cmp	r3, #7
 8002650:	dddd      	ble.n	800260e <main+0x8be>
			}
		}
		no_os_udelay(3000000); //wait 3 seconds
 8002652:	480a      	ldr	r0, [pc, #40]	@ (800267c <main+0x92c>)
 8002654:	f001 fd22 	bl	800409c <no_os_udelay>
		ret_data = ad7606_read(&dev, data_read);
 8002658:	e7c6      	b.n	80025e8 <main+0x898>
		return;
 800265a:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	}
  /* USER CODE END 3 */
}
 800265c:	4618      	mov	r0, r3
 800265e:	f507 679f 	add.w	r7, r7, #1272	@ 0x4f8
 8002662:	46bd      	mov	sp, r7
 8002664:	bdb0      	pop	{r4, r5, r7, pc}
 8002666:	bf00      	nop
 8002668:	08008ea4 	.word	0x08008ea4
 800266c:	20000518 	.word	0x20000518
 8002670:	08008ecc 	.word	0x08008ecc
 8002674:	08008ef0 	.word	0x08008ef0
 8002678:	08008f14 	.word	0x08008f14
 800267c:	002dc6c0 	.word	0x002dc6c0

08002680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b094      	sub	sp, #80	@ 0x50
 8002684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002686:	f107 0320 	add.w	r3, r7, #32
 800268a:	2230      	movs	r2, #48	@ 0x30
 800268c:	2100      	movs	r1, #0
 800268e:	4618      	mov	r0, r3
 8002690:	f005 fd32 	bl	80080f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002694:	f107 030c 	add.w	r3, r7, #12
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	605a      	str	r2, [r3, #4]
 800269e:	609a      	str	r2, [r3, #8]
 80026a0:	60da      	str	r2, [r3, #12]
 80026a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026a4:	2300      	movs	r3, #0
 80026a6:	60bb      	str	r3, [r7, #8]
 80026a8:	4b28      	ldr	r3, [pc, #160]	@ (800274c <SystemClock_Config+0xcc>)
 80026aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ac:	4a27      	ldr	r2, [pc, #156]	@ (800274c <SystemClock_Config+0xcc>)
 80026ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b4:	4b25      	ldr	r3, [pc, #148]	@ (800274c <SystemClock_Config+0xcc>)
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026bc:	60bb      	str	r3, [r7, #8]
 80026be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80026c0:	2300      	movs	r3, #0
 80026c2:	607b      	str	r3, [r7, #4]
 80026c4:	4b22      	ldr	r3, [pc, #136]	@ (8002750 <SystemClock_Config+0xd0>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80026cc:	4a20      	ldr	r2, [pc, #128]	@ (8002750 <SystemClock_Config+0xd0>)
 80026ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026d2:	6013      	str	r3, [r2, #0]
 80026d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002750 <SystemClock_Config+0xd0>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80026dc:	607b      	str	r3, [r7, #4]
 80026de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026e0:	2302      	movs	r3, #2
 80026e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026e4:	2301      	movs	r3, #1
 80026e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026e8:	2310      	movs	r3, #16
 80026ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026ec:	2302      	movs	r3, #2
 80026ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026f0:	2300      	movs	r3, #0
 80026f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80026f4:	2308      	movs	r3, #8
 80026f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 60;
 80026f8:	233c      	movs	r3, #60	@ 0x3c
 80026fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026fc:	2302      	movs	r3, #2
 80026fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002700:	2307      	movs	r3, #7
 8002702:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002704:	f107 0320 	add.w	r3, r7, #32
 8002708:	4618      	mov	r0, r3
 800270a:	f003 fc15 	bl	8005f38 <HAL_RCC_OscConfig>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002714:	f000 f976 	bl	8002a04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002718:	230f      	movs	r3, #15
 800271a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800271c:	2302      	movs	r3, #2
 800271e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002728:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800272a:	2300      	movs	r3, #0
 800272c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800272e:	f107 030c 	add.w	r3, r7, #12
 8002732:	2101      	movs	r1, #1
 8002734:	4618      	mov	r0, r3
 8002736:	f003 fe77 	bl	8006428 <HAL_RCC_ClockConfig>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002740:	f000 f960 	bl	8002a04 <Error_Handler>
  }
}
 8002744:	bf00      	nop
 8002746:	3750      	adds	r7, #80	@ 0x50
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40023800 	.word	0x40023800
 8002750:	40007000 	.word	0x40007000

08002754 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002758:	4b18      	ldr	r3, [pc, #96]	@ (80027bc <MX_SPI3_Init+0x68>)
 800275a:	4a19      	ldr	r2, [pc, #100]	@ (80027c0 <MX_SPI3_Init+0x6c>)
 800275c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800275e:	4b17      	ldr	r3, [pc, #92]	@ (80027bc <MX_SPI3_Init+0x68>)
 8002760:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002764:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8002766:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <MX_SPI3_Init+0x68>)
 8002768:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800276c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800276e:	4b13      	ldr	r3, [pc, #76]	@ (80027bc <MX_SPI3_Init+0x68>)
 8002770:	2200      	movs	r2, #0
 8002772:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002774:	4b11      	ldr	r3, [pc, #68]	@ (80027bc <MX_SPI3_Init+0x68>)
 8002776:	2200      	movs	r2, #0
 8002778:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <MX_SPI3_Init+0x68>)
 800277c:	2200      	movs	r2, #0
 800277e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002780:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <MX_SPI3_Init+0x68>)
 8002782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002786:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002788:	4b0c      	ldr	r3, [pc, #48]	@ (80027bc <MX_SPI3_Init+0x68>)
 800278a:	2200      	movs	r2, #0
 800278c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800278e:	4b0b      	ldr	r3, [pc, #44]	@ (80027bc <MX_SPI3_Init+0x68>)
 8002790:	2200      	movs	r2, #0
 8002792:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002794:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <MX_SPI3_Init+0x68>)
 8002796:	2200      	movs	r2, #0
 8002798:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800279a:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <MX_SPI3_Init+0x68>)
 800279c:	2200      	movs	r2, #0
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80027a0:	4b06      	ldr	r3, [pc, #24]	@ (80027bc <MX_SPI3_Init+0x68>)
 80027a2:	220a      	movs	r2, #10
 80027a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80027a6:	4805      	ldr	r0, [pc, #20]	@ (80027bc <MX_SPI3_Init+0x68>)
 80027a8:	f004 f85e 	bl	8006868 <HAL_SPI_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 80027b2:	f000 f927 	bl	8002a04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80027b6:	bf00      	nop
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	2000040c 	.word	0x2000040c
 80027c0:	40003c00 	.word	0x40003c00

080027c4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80027c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <MX_TIM10_Init+0x40>)
 80027ca:	4a0f      	ldr	r2, [pc, #60]	@ (8002808 <MX_TIM10_Init+0x44>)
 80027cc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80027ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002804 <MX_TIM10_Init+0x40>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <MX_TIM10_Init+0x40>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80027da:	4b0a      	ldr	r3, [pc, #40]	@ (8002804 <MX_TIM10_Init+0x40>)
 80027dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027e0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e2:	4b08      	ldr	r3, [pc, #32]	@ (8002804 <MX_TIM10_Init+0x40>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027e8:	4b06      	ldr	r3, [pc, #24]	@ (8002804 <MX_TIM10_Init+0x40>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80027ee:	4805      	ldr	r0, [pc, #20]	@ (8002804 <MX_TIM10_Init+0x40>)
 80027f0:	f004 f9fe 	bl	8006bf0 <HAL_TIM_Base_Init>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80027fa:	f000 f903 	bl	8002a04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80027fe:	bf00      	nop
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000464 	.word	0x20000464
 8002808:	40014400 	.word	0x40014400

0800280c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002812:	4a12      	ldr	r2, [pc, #72]	@ (800285c <MX_USART2_UART_Init+0x50>)
 8002814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800281c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800281e:	4b0e      	ldr	r3, [pc, #56]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002824:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002826:	2200      	movs	r2, #0
 8002828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800282a:	4b0b      	ldr	r3, [pc, #44]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 800282c:	2200      	movs	r2, #0
 800282e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002830:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002832:	220c      	movs	r2, #12
 8002834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002836:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002838:	2200      	movs	r2, #0
 800283a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800283c:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 800283e:	2200      	movs	r2, #0
 8002840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002842:	4805      	ldr	r0, [pc, #20]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002844:	f004 fc92 	bl	800716c <HAL_UART_Init>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800284e:	f000 f8d9 	bl	8002a04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000518 	.word	0x20000518
 800285c:	40004400 	.word	0x40004400

08002860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	@ 0x28
 8002864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002866:	f107 0314 	add.w	r3, r7, #20
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	609a      	str	r2, [r3, #8]
 8002872:	60da      	str	r2, [r3, #12]
 8002874:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	613b      	str	r3, [r7, #16]
 800287a:	4b5d      	ldr	r3, [pc, #372]	@ (80029f0 <MX_GPIO_Init+0x190>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	4a5c      	ldr	r2, [pc, #368]	@ (80029f0 <MX_GPIO_Init+0x190>)
 8002880:	f043 0304 	orr.w	r3, r3, #4
 8002884:	6313      	str	r3, [r2, #48]	@ 0x30
 8002886:	4b5a      	ldr	r3, [pc, #360]	@ (80029f0 <MX_GPIO_Init+0x190>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
 8002896:	4b56      	ldr	r3, [pc, #344]	@ (80029f0 <MX_GPIO_Init+0x190>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	4a55      	ldr	r2, [pc, #340]	@ (80029f0 <MX_GPIO_Init+0x190>)
 800289c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a2:	4b53      	ldr	r3, [pc, #332]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	4b4f      	ldr	r3, [pc, #316]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	4a4e      	ldr	r2, [pc, #312]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028be:	4b4c      	ldr	r3, [pc, #304]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	607b      	str	r3, [r7, #4]
 80028ce:	4b48      	ldr	r3, [pc, #288]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	4a47      	ldr	r2, [pc, #284]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028d4:	f043 0308 	orr.w	r3, r3, #8
 80028d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028da:	4b45      	ldr	r3, [pc, #276]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	f003 0308 	and.w	r3, r3, #8
 80028e2:	607b      	str	r3, [r7, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	603b      	str	r3, [r7, #0]
 80028ea:	4b41      	ldr	r3, [pc, #260]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	4a40      	ldr	r2, [pc, #256]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028f0:	f043 0302 	orr.w	r3, r3, #2
 80028f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028f6:	4b3e      	ldr	r3, [pc, #248]	@ (80029f0 <MX_GPIO_Init+0x190>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	603b      	str	r3, [r7, #0]
 8002900:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8002902:	2200      	movs	r2, #0
 8002904:	f44f 51e1 	mov.w	r1, #7200	@ 0x1c20
 8002908:	483a      	ldr	r0, [pc, #232]	@ (80029f4 <MX_GPIO_Init+0x194>)
 800290a:	f003 fad7 	bl	8005ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800290e:	2200      	movs	r2, #0
 8002910:	2180      	movs	r1, #128	@ 0x80
 8002912:	4839      	ldr	r0, [pc, #228]	@ (80029f8 <MX_GPIO_Init+0x198>)
 8002914:	f003 fad2 	bl	8005ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8002918:	2200      	movs	r2, #0
 800291a:	2104      	movs	r1, #4
 800291c:	4837      	ldr	r0, [pc, #220]	@ (80029fc <MX_GPIO_Init+0x19c>)
 800291e:	f003 facd 	bl	8005ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_9, GPIO_PIN_RESET);
 8002922:	2200      	movs	r2, #0
 8002924:	f44f 7118 	mov.w	r1, #608	@ 0x260
 8002928:	4835      	ldr	r0, [pc, #212]	@ (8002a00 <MX_GPIO_Init+0x1a0>)
 800292a:	f003 fac7 	bl	8005ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800292e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002932:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002934:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002938:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800293e:	f107 0314 	add.w	r3, r7, #20
 8002942:	4619      	mov	r1, r3
 8002944:	482c      	ldr	r0, [pc, #176]	@ (80029f8 <MX_GPIO_Init+0x198>)
 8002946:	f003 f839 	bl	80059bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800294a:	f44f 53e1 	mov.w	r3, #7200	@ 0x1c20
 800294e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002950:	2301      	movs	r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2300      	movs	r3, #0
 800295a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295c:	f107 0314 	add.w	r3, r7, #20
 8002960:	4619      	mov	r1, r3
 8002962:	4824      	ldr	r0, [pc, #144]	@ (80029f4 <MX_GPIO_Init+0x194>)
 8002964:	f003 f82a 	bl	80059bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002968:	2380      	movs	r3, #128	@ 0x80
 800296a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800296c:	2301      	movs	r3, #1
 800296e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002974:	2300      	movs	r3, #0
 8002976:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002978:	f107 0314 	add.w	r3, r7, #20
 800297c:	4619      	mov	r1, r3
 800297e:	481e      	ldr	r0, [pc, #120]	@ (80029f8 <MX_GPIO_Init+0x198>)
 8002980:	f003 f81c 	bl	80059bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002984:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800298a:	2300      	movs	r3, #0
 800298c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002992:	f107 0314 	add.w	r3, r7, #20
 8002996:	4619      	mov	r1, r3
 8002998:	4816      	ldr	r0, [pc, #88]	@ (80029f4 <MX_GPIO_Init+0x194>)
 800299a:	f003 f80f 	bl	80059bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800299e:	2304      	movs	r3, #4
 80029a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a2:	2301      	movs	r3, #1
 80029a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029aa:	2300      	movs	r3, #0
 80029ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	4811      	ldr	r0, [pc, #68]	@ (80029fc <MX_GPIO_Init+0x19c>)
 80029b6:	f003 f801 	bl	80059bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_9;
 80029ba:	f44f 7318 	mov.w	r3, #608	@ 0x260
 80029be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c0:	2301      	movs	r3, #1
 80029c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c8:	2300      	movs	r3, #0
 80029ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029cc:	f107 0314 	add.w	r3, r7, #20
 80029d0:	4619      	mov	r1, r3
 80029d2:	480b      	ldr	r0, [pc, #44]	@ (8002a00 <MX_GPIO_Init+0x1a0>)
 80029d4:	f002 fff2 	bl	80059bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029d8:	2200      	movs	r2, #0
 80029da:	2100      	movs	r1, #0
 80029dc:	2028      	movs	r0, #40	@ 0x28
 80029de:	f002 ff86 	bl	80058ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029e2:	2028      	movs	r0, #40	@ 0x28
 80029e4:	f002 ff9f 	bl	8005926 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029e8:	bf00      	nop
 80029ea:	3728      	adds	r7, #40	@ 0x28
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40020000 	.word	0x40020000
 80029f8:	40020800 	.word	0x40020800
 80029fc:	40020c00 	.word	0x40020c00
 8002a00:	40020400 	.word	0x40020400

08002a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a08:	b672      	cpsid	i
}
 8002a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <Error_Handler+0x8>

08002a10 <no_os_malloc>:
 * @brief Allocate memory and return a pointer to it.
 * @param size - Size of the memory block, in bytes.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_malloc(size_t size)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
	return malloc(size);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f005 f871 	bl	8007b00 <malloc>
 8002a1e:	4603      	mov	r3, r0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3708      	adds	r7, #8
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <no_os_calloc>:
 * @param nitems - Number of elements to be allocated.
 * @param size - Size of elements.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_calloc(size_t nitems, size_t size)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
	return calloc(nitems, size);
 8002a32:	6839      	ldr	r1, [r7, #0]
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f005 f847 	bl	8007ac8 <calloc>
 8002a3a:	4603      	mov	r3, r0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <no_os_free>:
 * @param ptr - Pointer to a memory block previously allocated by a call
 * 		  to no_os_calloc or no_os_malloc.
 * @return None.
 */
__attribute__((weak)) void no_os_free(void *ptr)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
	free(ptr);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f005 f85f 	bl	8007b10 <free>
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <no_os_crc16_populate_msb>:
 *                         ^
 *
 * @return None.
*******************************************************************************/
void no_os_crc16_populate_msb(uint16_t * table, const uint16_t polynomial)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b085      	sub	sp, #20
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
 8002a62:	460b      	mov	r3, r1
 8002a64:	807b      	strh	r3, [r7, #2]
	if (!table)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d02f      	beq.n	8002acc <no_os_crc16_populate_msb+0x72>
		return;

	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	81fb      	strh	r3, [r7, #14]
 8002a70:	e027      	b.n	8002ac2 <no_os_crc16_populate_msb+0x68>
		uint16_t currByte = (uint16_t)(n << 8);
 8002a72:	89fb      	ldrh	r3, [r7, #14]
 8002a74:	021b      	lsls	r3, r3, #8
 8002a76:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002a78:	2300      	movs	r3, #0
 8002a7a:	72fb      	strb	r3, [r7, #11]
 8002a7c:	e011      	b.n	8002aa2 <no_os_crc16_populate_msb+0x48>
			if ((currByte & 0x8000) != 0) {
 8002a7e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	da07      	bge.n	8002a96 <no_os_crc16_populate_msb+0x3c>
				currByte <<= 1;
 8002a86:	89bb      	ldrh	r3, [r7, #12]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	81bb      	strh	r3, [r7, #12]
				currByte ^= polynomial;
 8002a8c:	89ba      	ldrh	r2, [r7, #12]
 8002a8e:	887b      	ldrh	r3, [r7, #2]
 8002a90:	4053      	eors	r3, r2
 8002a92:	81bb      	strh	r3, [r7, #12]
 8002a94:	e002      	b.n	8002a9c <no_os_crc16_populate_msb+0x42>
			} else {
				currByte <<= 1;
 8002a96:	89bb      	ldrh	r3, [r7, #12]
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002a9c:	7afb      	ldrb	r3, [r7, #11]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	72fb      	strb	r3, [r7, #11]
 8002aa2:	7afb      	ldrb	r3, [r7, #11]
 8002aa4:	2b07      	cmp	r3, #7
 8002aa6:	d9ea      	bls.n	8002a7e <no_os_crc16_populate_msb+0x24>
			}
		}
		table[n] = currByte;
 8002aa8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	89ba      	ldrh	r2, [r7, #12]
 8002ab4:	801a      	strh	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 8002ab6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3301      	adds	r3, #1
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	81fb      	strh	r3, [r7, #14]
 8002ac2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ac6:	2bff      	cmp	r3, #255	@ 0xff
 8002ac8:	ddd3      	ble.n	8002a72 <no_os_crc16_populate_msb+0x18>
 8002aca:	e000      	b.n	8002ace <no_os_crc16_populate_msb+0x74>
		return;
 8002acc:	bf00      	nop
	}
}
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <no_os_crc16>:
 * @return crc      - Computed CRC-16 value.
*******************************************************************************/
uint16_t no_os_crc16(const uint16_t * table, const uint8_t *pdata,
		     size_t nbytes,
		     uint16_t crc)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
 8002ae4:	807b      	strh	r3, [r7, #2]
	unsigned int idx;

	while (nbytes--) {
 8002ae6:	e017      	b.n	8002b18 <no_os_crc16+0x40>
		idx = ((crc >> 8) ^ *pdata) & 0xff;
 8002ae8:	887b      	ldrh	r3, [r7, #2]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	461a      	mov	r2, r3
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	4053      	eors	r3, r2
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	617b      	str	r3, [r7, #20]
		crc = (table[idx] ^ (crc << 8)) & 0xffff;
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4413      	add	r3, r2
 8002b02:	881b      	ldrh	r3, [r3, #0]
 8002b04:	b21a      	sxth	r2, r3
 8002b06:	887b      	ldrh	r3, [r7, #2]
 8002b08:	021b      	lsls	r3, r3, #8
 8002b0a:	b21b      	sxth	r3, r3
 8002b0c:	4053      	eors	r3, r2
 8002b0e:	b21b      	sxth	r3, r3
 8002b10:	807b      	strh	r3, [r7, #2]
		pdata++;
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	3301      	adds	r3, #1
 8002b16:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	1e5a      	subs	r2, r3, #1
 8002b1c:	607a      	str	r2, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1e2      	bne.n	8002ae8 <no_os_crc16+0x10>
	}

	return crc;
 8002b22:	887b      	ldrh	r3, [r7, #2]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	371c      	adds	r7, #28
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <no_os_crc8_populate_msb>:
 * 	msb first: poly = (1)00000111 = 0x07
 *
 * @return None.
*******************************************************************************/
void no_os_crc8_populate_msb(uint8_t * table, const uint8_t polynomial)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	70fb      	strb	r3, [r7, #3]
	if (!table)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d02d      	beq.n	8002b9e <no_os_crc8_populate_msb+0x6e>
		return;

	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 8002b42:	2300      	movs	r3, #0
 8002b44:	81fb      	strh	r3, [r7, #14]
 8002b46:	e025      	b.n	8002b94 <no_os_crc8_populate_msb+0x64>
		uint8_t currByte = (uint8_t)n;
 8002b48:	89fb      	ldrh	r3, [r7, #14]
 8002b4a:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	733b      	strb	r3, [r7, #12]
 8002b50:	e011      	b.n	8002b76 <no_os_crc8_populate_msb+0x46>
			if ((currByte & 0x80) != 0) {
 8002b52:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	da07      	bge.n	8002b6a <no_os_crc8_populate_msb+0x3a>
				currByte <<= 1;
 8002b5a:	7b7b      	ldrb	r3, [r7, #13]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	737b      	strb	r3, [r7, #13]
				currByte ^= polynomial;
 8002b60:	7b7a      	ldrb	r2, [r7, #13]
 8002b62:	78fb      	ldrb	r3, [r7, #3]
 8002b64:	4053      	eors	r3, r2
 8002b66:	737b      	strb	r3, [r7, #13]
 8002b68:	e002      	b.n	8002b70 <no_os_crc8_populate_msb+0x40>
			} else {
				currByte <<= 1;
 8002b6a:	7b7b      	ldrb	r3, [r7, #13]
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 8002b70:	7b3b      	ldrb	r3, [r7, #12]
 8002b72:	3301      	adds	r3, #1
 8002b74:	733b      	strb	r3, [r7, #12]
 8002b76:	7b3b      	ldrb	r3, [r7, #12]
 8002b78:	2b07      	cmp	r3, #7
 8002b7a:	d9ea      	bls.n	8002b52 <no_os_crc8_populate_msb+0x22>
			}
		}
		table[n] = currByte;
 8002b7c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	4413      	add	r3, r2
 8002b84:	7b7a      	ldrb	r2, [r7, #13]
 8002b86:	701a      	strb	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 8002b88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	3301      	adds	r3, #1
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	81fb      	strh	r3, [r7, #14]
 8002b94:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b98:	2bff      	cmp	r3, #255	@ 0xff
 8002b9a:	ddd5      	ble.n	8002b48 <no_os_crc8_populate_msb+0x18>
 8002b9c:	e000      	b.n	8002ba0 <no_os_crc8_populate_msb+0x70>
		return;
 8002b9e:	bf00      	nop
	}
}
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <no_os_crc8>:
 *
 * @return crc      - Computed CRC-8 value.
*******************************************************************************/
uint8_t no_os_crc8(const uint8_t * table, const uint8_t *pdata, size_t nbytes,
		   uint8_t crc)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b087      	sub	sp, #28
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	70fb      	strb	r3, [r7, #3]
	unsigned int idx;

	while (nbytes--) {
 8002bb8:	e00d      	b.n	8002bd6 <no_os_crc8+0x2c>
		idx = (crc ^ *pdata);
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	781a      	ldrb	r2, [r3, #0]
 8002bbe:	78fb      	ldrb	r3, [r7, #3]
 8002bc0:	4053      	eors	r3, r2
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	617b      	str	r3, [r7, #20]
		crc = (table[idx]) & 0xff;
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	4413      	add	r3, r2
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	70fb      	strb	r3, [r7, #3]
		pdata++;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	1e5a      	subs	r2, r3, #1
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1ec      	bne.n	8002bba <no_os_crc8+0x10>
	}

	return crc;
 8002be0:	78fb      	ldrb	r3, [r7, #3]
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	371c      	adds	r7, #28
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <default_sg_callback>:
 * @brief Default handler for cycling though the channel's list of transfers
 * @param context - structure which stores the state of the current channel
 * 		    and DMA controller state.
 */
static void default_sg_callback(void *context)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b088      	sub	sp, #32
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
	struct no_os_dma_default_handler_data *data = context;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	61fb      	str	r3, [r7, #28]
	struct no_os_dma_xfer_desc *old_xfer;
	uint32_t list_size;
	int ret;

	/* Handle the next transfer from the SG list */
	ret = no_os_list_get_first(data->channel->sg_list, (void **)&old_xfer);
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f107 0210 	add.w	r2, r7, #16
 8002c04:	4611      	mov	r1, r2
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 febf 	bl	800398a <no_os_list_get_first>
 8002c0c:	61b8      	str	r0, [r7, #24]
	if (ret) {
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d008      	beq.n	8002c26 <default_sg_callback+0x38>
		/*
		 * This should only happen if the list descriptor is NULL.
		 * The case in which there is no transfer left in the list should
		 * have been handled in the previous interrupt.
		 */
		no_os_dma_xfer_abort(data->desc, data->channel);
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4610      	mov	r0, r2
 8002c20:	f000 fa02 	bl	8003028 <no_os_dma_xfer_abort>
		return;
 8002c24:	e03f      	b.n	8002ca6 <default_sg_callback+0xb8>
	}

	no_os_list_read_first(data->channel->sg_list, (void **)&next_xfer);
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f107 0214 	add.w	r2, r7, #20
 8002c30:	4611      	mov	r1, r2
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 fe22 	bl	800387c <no_os_list_read_first>
	no_os_list_get_size(data->channel->sg_list, &list_size);
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f107 020c 	add.w	r2, r7, #12
 8002c42:	4611      	mov	r1, r2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 fd1e 	bl	8003686 <no_os_list_get_size>
	if (old_xfer->xfer_complete_cb)
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d006      	beq.n	8002c60 <default_sg_callback+0x72>
		old_xfer->xfer_complete_cb(old_xfer, next_xfer,
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	6938      	ldr	r0, [r7, #16]
 8002c58:	6979      	ldr	r1, [r7, #20]
					   old_xfer->xfer_complete_ctx);
 8002c5a:	693a      	ldr	r2, [r7, #16]
		old_xfer->xfer_complete_cb(old_xfer, next_xfer,
 8002c5c:	6952      	ldr	r2, [r2, #20]
 8002c5e:	4798      	blx	r3

	if (!list_size) {
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10e      	bne.n	8002c84 <default_sg_callback+0x96>
		no_os_irq_disable(data->desc->irq_ctrl, data->channel->irq_num);
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	4619      	mov	r1, r3
 8002c74:	4610      	mov	r0, r2
 8002c76:	f000 fb7d 	bl	8003374 <no_os_irq_disable>
		data->channel->free = true;
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	711a      	strb	r2, [r3, #4]
		return;
 8002c82:	e010      	b.n	8002ca6 <default_sg_callback+0xb8>
	}

	data->desc->platform_ops->dma_config_xfer(data->channel, next_xfer);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	69fa      	ldr	r2, [r7, #28]
 8002c8e:	6852      	ldr	r2, [r2, #4]
 8002c90:	6979      	ldr	r1, [r7, #20]
 8002c92:	4610      	mov	r0, r2
 8002c94:	4798      	blx	r3

	no_os_dma_xfer_start(data->desc, data->channel);
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	f000 f985 	bl	8002fb0 <no_os_dma_xfer_start>
}
 8002ca6:	3720      	adds	r7, #32
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <no_os_dma_init>:
 * @param param - Initialization parameter for the DMA controller.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_init(struct no_os_dma_desc **desc,
		   struct no_os_dma_init_param *param)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
	int ret;
	uint32_t i, j;
	void *mutex;

	if (!param || !param->platform_ops)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <no_os_dma_init+0x18>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <no_os_dma_init+0x1e>
		return -EINVAL;
 8002cc4:	f06f 0315 	mvn.w	r3, #21
 8002cc8:	e07f      	b.n	8002dca <no_os_dma_init+0x11e>

	if (!param->platform_ops->dma_init)
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <no_os_dma_init+0x2e>
		return -ENOSYS;
 8002cd4:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002cd8:	e077      	b.n	8002dca <no_os_dma_init+0x11e>

	no_os_mutex_init(&mutex);
 8002cda:	f107 0308 	add.w	r3, r7, #8
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 ff8c 	bl	8003bfc <no_os_mutex_init>

	no_os_mutex_lock(mutex);
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 ff92 	bl	8003c10 <no_os_mutex_lock>
	ret = param->platform_ops->dma_init(desc, param);
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	6839      	ldr	r1, [r7, #0]
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	4798      	blx	r3
 8002cf8:	6178      	str	r0, [r7, #20]
	if (ret)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d15e      	bne.n	8002dbe <no_os_dma_init+0x112>
		goto unlock;

	no_os_mutex_init(&(*desc)->mutex);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	331c      	adds	r3, #28
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 ff78 	bl	8003bfc <no_os_mutex_init>

	(*desc)->platform_ops = param->platform_ops;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	6892      	ldr	r2, [r2, #8]
 8002d14:	60da      	str	r2, [r3, #12]

	for (i = 0; i < param->num_ch; i++) {
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	e022      	b.n	8002d62 <no_os_dma_init+0xb6>
		ret = no_os_list_init(&(*desc)->channels[i].sg_list, NO_OS_LIST_QUEUE, NULL);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6899      	ldr	r1, [r3, #8]
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4613      	mov	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	00db      	lsls	r3, r3, #3
 8002d2c:	440b      	add	r3, r1
 8002d2e:	3308      	adds	r3, #8
 8002d30:	2200      	movs	r2, #0
 8002d32:	2101      	movs	r1, #1
 8002d34:	4618      	mov	r0, r3
 8002d36:	f000 fc37 	bl	80035a8 <no_os_list_init>
 8002d3a:	6178      	str	r0, [r7, #20]
		if (ret)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d11f      	bne.n	8002d82 <no_os_dma_init+0xd6>
			goto list_err;

		no_os_mutex_init(&(*desc)->channels[i].mutex);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6899      	ldr	r1, [r3, #8]
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4413      	add	r3, r2
 8002d50:	00db      	lsls	r3, r3, #3
 8002d52:	440b      	add	r3, r1
 8002d54:	3320      	adds	r3, #32
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 ff50 	bl	8003bfc <no_os_mutex_init>
	for (i = 0; i < param->num_ch; i++) {
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	613b      	str	r3, [r7, #16]
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d3d7      	bcc.n	8002d1c <no_os_dma_init+0x70>
	}

	(*desc)->ref++;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	699a      	ldr	r2, [r3, #24]
 8002d72:	3201      	adds	r2, #1
 8002d74:	619a      	str	r2, [r3, #24]
	no_os_mutex_unlock(mutex);
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f000 ff53 	bl	8003c24 <no_os_mutex_unlock>

	return 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e023      	b.n	8002dca <no_os_dma_init+0x11e>
			goto list_err;
 8002d82:	bf00      	nop

list_err:
	for (j = 0; j < i; j++)
 8002d84:	2300      	movs	r3, #0
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	e00f      	b.n	8002daa <no_os_dma_init+0xfe>
		no_os_list_remove((*desc)->channels[i].sg_list);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6899      	ldr	r1, [r3, #8]
 8002d90:	693a      	ldr	r2, [r7, #16]
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	440b      	add	r3, r1
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f000 fc46 	bl	8003630 <no_os_list_remove>
	for (j = 0; j < i; j++)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	3301      	adds	r3, #1
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d3eb      	bcc.n	8002d8a <no_os_dma_init+0xde>

	no_os_dma_remove(*desc);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f000 f80b 	bl	8002dd2 <no_os_dma_remove>
 8002dbc:	e000      	b.n	8002dc0 <no_os_dma_init+0x114>
		goto unlock;
 8002dbe:	bf00      	nop
unlock:
	no_os_mutex_unlock(mutex);
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 ff2e 	bl	8003c24 <no_os_mutex_unlock>

	return ret;
 8002dc8:	697b      	ldr	r3, [r7, #20]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <no_os_dma_remove>:
 * @brief Remove resources allocated for the DMA controller.
 * @param desc - Structure containing the state of the DMA controller
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_remove(struct no_os_dma_desc *desc)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b084      	sub	sp, #16
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
	uint32_t i;
	int ret;

	if (!desc)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d102      	bne.n	8002de6 <no_os_dma_remove+0x14>
		return -EINVAL;
 8002de0:	f06f 0315 	mvn.w	r3, #21
 8002de4:	e03e      	b.n	8002e64 <no_os_dma_remove+0x92>

	if (!desc->ref)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <no_os_dma_remove+0x20>
		return 0;
 8002dee:	2300      	movs	r3, #0
 8002df0:	e038      	b.n	8002e64 <no_os_dma_remove+0x92>

	for (i = 0; i < desc->num_ch; i++) {
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	e01a      	b.n	8002e2e <no_os_dma_remove+0x5c>
		ret = no_os_list_remove(desc->channels->sg_list);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fc16 	bl	8003630 <no_os_list_remove>
 8002e04:	60b8      	str	r0, [r7, #8]
		if (ret)
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <no_os_dma_remove+0x3e>
			return ret;
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	e029      	b.n	8002e64 <no_os_dma_remove+0x92>

		no_os_mutex_remove(desc->channels[i].mutex);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6899      	ldr	r1, [r3, #8]
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	4613      	mov	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4413      	add	r3, r2
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	440b      	add	r3, r1
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f000 ff08 	bl	8003c38 <no_os_mutex_remove>
	for (i = 0; i < desc->num_ch; i++) {
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	68fa      	ldr	r2, [r7, #12]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d3df      	bcc.n	8002df8 <no_os_dma_remove+0x26>
	}

	no_os_mutex_remove(desc->mutex);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 fefb 	bl	8003c38 <no_os_mutex_remove>

	ret = desc->platform_ops->dma_remove(desc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	4798      	blx	r3
 8002e4c:	60b8      	str	r0, [r7, #8]
	if (ret)
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <no_os_dma_remove+0x86>
		return ret;
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	e005      	b.n	8002e64 <no_os_dma_remove+0x92>

	desc->ref--;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	1e5a      	subs	r2, r3, #1
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	619a      	str	r2, [r3, #24]

	return 0;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <no_os_dma_config_xfer>:
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_config_xfer(struct no_os_dma_desc *desc,
			  struct no_os_dma_xfer_desc *xfer,
			  uint32_t len, struct no_os_dma_ch *ch)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08a      	sub	sp, #40	@ 0x28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
 8002e78:	603b      	str	r3, [r7, #0]
	uint32_t i;
	int ret;

	struct no_os_callback_desc sg_callback = {
 8002e7a:	f107 0310 	add.w	r3, r7, #16
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	605a      	str	r2, [r3, #4]
 8002e84:	609a      	str	r2, [r3, #8]
 8002e86:	60da      	str	r2, [r3, #12]
 8002e88:	4b48      	ldr	r3, [pc, #288]	@ (8002fac <no_os_dma_config_xfer+0x140>)
 8002e8a:	613b      	str	r3, [r7, #16]
		.callback = default_sg_callback,
	};

	if (!desc || !xfer || !len || !ch)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d008      	beq.n	8002ea4 <no_os_dma_config_xfer+0x38>
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d005      	beq.n	8002ea4 <no_os_dma_config_xfer+0x38>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <no_os_dma_config_xfer+0x38>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d102      	bne.n	8002eaa <no_os_dma_config_xfer+0x3e>
		return -EINVAL;
 8002ea4:	f06f 0315 	mvn.w	r3, #21
 8002ea8:	e07b      	b.n	8002fa2 <no_os_dma_config_xfer+0x136>

	no_os_mutex_lock(ch->mutex);
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 feae 	bl	8003c10 <no_os_mutex_lock>

	sg_callback.peripheral = xfer[0].periph;
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	7f1b      	ldrb	r3, [r3, #28]
 8002eb8:	767b      	strb	r3, [r7, #25]

	switch (xfer[0].xfer_type) {
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	7b1b      	ldrb	r3, [r3, #12]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	dc02      	bgt.n	8002ec8 <no_os_dma_config_xfer+0x5c>
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	da03      	bge.n	8002ece <no_os_dma_config_xfer+0x62>
 8002ec6:	e008      	b.n	8002eda <no_os_dma_config_xfer+0x6e>
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d003      	beq.n	8002ed4 <no_os_dma_config_xfer+0x68>
 8002ecc:	e005      	b.n	8002eda <no_os_dma_config_xfer+0x6e>
	case MEM_TO_DEV:
	case MEM_TO_MEM:
		sg_callback.event = NO_OS_EVT_DMA_TX_COMPLETE;
 8002ece:	230a      	movs	r3, #10
 8002ed0:	763b      	strb	r3, [r7, #24]
		break;
 8002ed2:	e006      	b.n	8002ee2 <no_os_dma_config_xfer+0x76>
	case DEV_TO_MEM:
		sg_callback.event = NO_OS_EVT_DMA_RX_COMPLETE;
 8002ed4:	2308      	movs	r3, #8
 8002ed6:	763b      	strb	r3, [r7, #24]
		break;
 8002ed8:	e003      	b.n	8002ee2 <no_os_dma_config_xfer+0x76>
	default:
		ret = -EINVAL;
 8002eda:	f06f 0315 	mvn.w	r3, #21
 8002ede:	623b      	str	r3, [r7, #32]
		goto unlock;
 8002ee0:	e059      	b.n	8002f96 <no_os_dma_config_xfer+0x12a>

	/*
	 * Add the transfers to the channel's SG list. It's safe to do so, since
	 * there are no ongoing transfers on this channel.
	 */
	for (i = 0; i < len; i++)
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ee6:	e00f      	b.n	8002f08 <no_os_dma_config_xfer+0x9c>
		no_os_list_add_last(ch->sg_list, &xfer[i]);
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6898      	ldr	r0, [r3, #8]
 8002eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eee:	4613      	mov	r3, r2
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	4413      	add	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	4413      	add	r3, r2
 8002efc:	4619      	mov	r1, r3
 8002efe:	f000 fc13 	bl	8003728 <no_os_list_add_last>
	for (i = 0; i < len; i++)
 8002f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f04:	3301      	adds	r3, #1
 8002f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d3eb      	bcc.n	8002ee8 <no_os_dma_config_xfer+0x7c>

	if (desc->irq_ctrl) {
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d035      	beq.n	8002f84 <no_os_dma_config_xfer+0x118>
		ch->irq_ctx.desc = desc;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	611a      	str	r2, [r3, #16]
		ch->irq_ctx.channel = ch;
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	615a      	str	r2, [r3, #20]
		sg_callback.ctx = &ch->irq_ctx;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	3310      	adds	r3, #16
 8002f28:	617b      	str	r3, [r7, #20]
		sg_callback.handle = (void *)ch->id;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	61fb      	str	r3, [r7, #28]

		ret = desc->platform_ops->dma_config_xfer(ch, xfer);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	691b      	ldr	r3, [r3, #16]
 8002f36:	68b9      	ldr	r1, [r7, #8]
 8002f38:	6838      	ldr	r0, [r7, #0]
 8002f3a:	4798      	blx	r3
 8002f3c:	6238      	str	r0, [r7, #32]
		if (ret)
 8002f3e:	6a3b      	ldr	r3, [r7, #32]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d121      	bne.n	8002f88 <no_os_dma_config_xfer+0x11c>
			goto abort_xfer;

		if (desc->sg_handler)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d003      	beq.n	8002f54 <no_os_dma_config_xfer+0xe8>
			sg_callback.callback = desc->sg_handler;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	613b      	str	r3, [r7, #16]
 8002f52:	e001      	b.n	8002f58 <no_os_dma_config_xfer+0xec>
		else
			sg_callback.callback = default_sg_callback;
 8002f54:	4b15      	ldr	r3, [pc, #84]	@ (8002fac <no_os_dma_config_xfer+0x140>)
 8002f56:	613b      	str	r3, [r7, #16]

		ret = no_os_irq_register_callback(desc->irq_ctrl,
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6918      	ldr	r0, [r3, #16]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	f107 0210 	add.w	r2, r7, #16
 8002f64:	4619      	mov	r1, r3
 8002f66:	f000 f9bf 	bl	80032e8 <no_os_irq_register_callback>
 8002f6a:	6238      	str	r0, [r7, #32]
						  ch->irq_num,
						  &sg_callback);
		if (ret)
 8002f6c:	6a3b      	ldr	r3, [r7, #32]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10c      	bne.n	8002f8c <no_os_dma_config_xfer+0x120>
			goto abort_xfer;

		no_os_irq_set_priority(desc->irq_ctrl, ch->irq_num, xfer[0].irq_priority);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6918      	ldr	r0, [r3, #16]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	68d9      	ldr	r1, [r3, #12]
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f000 fa1a 	bl	80033b8 <no_os_irq_set_priority>
	}

	return 0;
 8002f84:	2300      	movs	r3, #0
 8002f86:	e00c      	b.n	8002fa2 <no_os_dma_config_xfer+0x136>
			goto abort_xfer;
 8002f88:	bf00      	nop
 8002f8a:	e000      	b.n	8002f8e <no_os_dma_config_xfer+0x122>
			goto abort_xfer;
 8002f8c:	bf00      	nop

abort_xfer:
	no_os_dma_xfer_abort(desc, ch);
 8002f8e:	6839      	ldr	r1, [r7, #0]
 8002f90:	68f8      	ldr	r0, [r7, #12]
 8002f92:	f000 f849 	bl	8003028 <no_os_dma_xfer_abort>
unlock:
	no_os_mutex_unlock(ch->mutex);
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f000 fe42 	bl	8003c24 <no_os_mutex_unlock>

	return ret;
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3728      	adds	r7, #40	@ 0x28
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	08002bef 	.word	0x08002bef

08002fb0 <no_os_dma_xfer_start>:
 * @param desc - Structure containing the state of the DMA controller
 * @param ch - Index for the channel we want to start the transfer on.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_xfer_start(struct no_os_dma_desc *desc, struct no_os_dma_ch *ch)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
	int ret;

	if (!desc || !desc->platform_ops || !ch)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d006      	beq.n	8002fce <no_os_dma_xfer_start+0x1e>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d002      	beq.n	8002fce <no_os_dma_xfer_start+0x1e>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d102      	bne.n	8002fd4 <no_os_dma_xfer_start+0x24>
		return -EINVAL;
 8002fce:	f06f 0315 	mvn.w	r3, #21
 8002fd2:	e025      	b.n	8003020 <no_os_dma_xfer_start+0x70>

	if (!desc->platform_ops->dma_xfer_start)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d102      	bne.n	8002fe4 <no_os_dma_xfer_start+0x34>
		return -ENOSYS;
 8002fde:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002fe2:	e01d      	b.n	8003020 <no_os_dma_xfer_start+0x70>

	no_os_mutex_lock(ch->mutex);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f000 fe11 	bl	8003c10 <no_os_mutex_lock>

	if (desc->irq_ctrl)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d007      	beq.n	8003006 <no_os_dma_xfer_start+0x56>
		no_os_irq_enable(desc->irq_ctrl, ch->irq_num);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691a      	ldr	r2, [r3, #16]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	4619      	mov	r1, r3
 8003000:	4610      	mov	r0, r2
 8003002:	f000 f995 	bl	8003330 <no_os_irq_enable>

	ret = desc->platform_ops->dma_xfer_start(desc, ch);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	6839      	ldr	r1, [r7, #0]
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	4798      	blx	r3
 8003012:	60f8      	str	r0, [r7, #12]

	no_os_mutex_unlock(ch->mutex);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4618      	mov	r0, r3
 800301a:	f000 fe03 	bl	8003c24 <no_os_mutex_unlock>

	return ret;
 800301e:	68fb      	ldr	r3, [r7, #12]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <no_os_dma_xfer_abort>:
 * @param desc - Structure containing the state of the DMA controller
 * @param ch - Index for the channel we want to abort the transfer.
 * @return 0 in case of success, negative error code otherwise.
 */
int no_os_dma_xfer_abort(struct no_os_dma_desc *desc, struct no_os_dma_ch *ch)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
	void *discard;
	int ret;

	if (!desc || !desc->platform_ops || !ch)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d006      	beq.n	8003046 <no_os_dma_xfer_abort+0x1e>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d002      	beq.n	8003046 <no_os_dma_xfer_abort+0x1e>
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d102      	bne.n	800304c <no_os_dma_xfer_abort+0x24>
		return -EINVAL;
 8003046:	f06f 0315 	mvn.w	r3, #21
 800304a:	e031      	b.n	80030b0 <no_os_dma_xfer_abort+0x88>

	if (!desc->platform_ops->dma_xfer_abort)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d102      	bne.n	800305c <no_os_dma_xfer_abort+0x34>
		return -ENOSYS;
 8003056:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800305a:	e029      	b.n	80030b0 <no_os_dma_xfer_abort+0x88>

	no_os_mutex_lock(ch->mutex);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	6a1b      	ldr	r3, [r3, #32]
 8003060:	4618      	mov	r0, r3
 8003062:	f000 fdd5 	bl	8003c10 <no_os_mutex_lock>

	if (desc->irq_ctrl)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d007      	beq.n	800307e <no_os_dma_xfer_abort+0x56>
		no_os_irq_disable(desc->irq_ctrl, ch->irq_num);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	4619      	mov	r1, r3
 8003078:	4610      	mov	r0, r2
 800307a:	f000 f97b 	bl	8003374 <no_os_irq_disable>

	do {
		ret = no_os_list_get_first(ch->sg_list, &discard);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f107 0208 	add.w	r2, r7, #8
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f000 fc7e 	bl	800398a <no_os_list_get_first>
 800308e:	60f8      	str	r0, [r7, #12]
	} while (!ret);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d0f3      	beq.n	800307e <no_os_dma_xfer_abort+0x56>

	ret = desc->platform_ops->dma_xfer_abort(desc, ch);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	6839      	ldr	r1, [r7, #0]
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	4798      	blx	r3
 80030a2:	60f8      	str	r0, [r7, #12]

	no_os_mutex_unlock(ch->mutex);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fdbb 	bl	8003c24 <no_os_mutex_unlock>

	return ret;
 80030ae:	68fb      	ldr	r3, [r7, #12]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <no_os_gpio_get>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get(struct no_os_gpio_desc **desc,
		       const struct no_os_gpio_init_param *param)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <no_os_gpio_get+0x18>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d102      	bne.n	80030d6 <no_os_gpio_get+0x1e>
		return -EINVAL;
 80030d0:	f06f 0315 	mvn.w	r3, #21
 80030d4:	e019      	b.n	800310a <no_os_gpio_get+0x52>

	if (!param->platform_ops->gpio_ops_get)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d102      	bne.n	80030e6 <no_os_gpio_get+0x2e>
		return -ENOSYS;
 80030e0:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80030e4:	e011      	b.n	800310a <no_os_gpio_get+0x52>

	ret = param->platform_ops->gpio_ops_get(desc, param);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6839      	ldr	r1, [r7, #0]
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	4798      	blx	r3
 80030f2:	60f8      	str	r0, [r7, #12]
	if (ret)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <no_os_gpio_get+0x46>
		return ret;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	e005      	b.n	800310a <no_os_gpio_get+0x52>

	(*desc)->platform_ops = param->platform_ops;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	68d2      	ldr	r2, [r2, #12]
 8003106:	60da      	str	r2, [r3, #12]

	return 0;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <no_os_gpio_get_optional>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_optional(struct no_os_gpio_desc **desc,
				const struct no_os_gpio_init_param *param)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b084      	sub	sp, #16
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
 800311a:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || (param->number == -1)) {
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d004      	beq.n	800312c <no_os_gpio_get_optional+0x1a>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800312a:	d104      	bne.n	8003136 <no_os_gpio_get_optional+0x24>
		*desc = NULL;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	601a      	str	r2, [r3, #0]
		return 0;
 8003132:	2300      	movs	r3, #0
 8003134:	e020      	b.n	8003178 <no_os_gpio_get_optional+0x66>
	}

	if (!param->platform_ops)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d102      	bne.n	8003144 <no_os_gpio_get_optional+0x32>
		return -EINVAL;
 800313e:	f06f 0315 	mvn.w	r3, #21
 8003142:	e019      	b.n	8003178 <no_os_gpio_get_optional+0x66>

	if (!param->platform_ops->gpio_ops_get_optional)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d102      	bne.n	8003154 <no_os_gpio_get_optional+0x42>
		return -ENOSYS;
 800314e:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003152:	e011      	b.n	8003178 <no_os_gpio_get_optional+0x66>

	ret = param->platform_ops->gpio_ops_get_optional(desc, param);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	6839      	ldr	r1, [r7, #0]
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	4798      	blx	r3
 8003160:	60f8      	str	r0, [r7, #12]
	if (ret)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <no_os_gpio_get_optional+0x5a>
		return ret;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	e005      	b.n	8003178 <no_os_gpio_get_optional+0x66>

	(*desc)->platform_ops = param->platform_ops;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	68d2      	ldr	r2, [r2, #12]
 8003174:	60da      	str	r2, [r3, #12]

	return 0;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <no_os_gpio_remove>:
 * @brief Free the resources allocated by no_os_gpio_get().
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_remove(struct no_os_gpio_desc *desc)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
	if (desc) {
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d015      	beq.n	80031ba <no_os_gpio_remove+0x3a>
		if (!desc->platform_ops)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <no_os_gpio_remove+0x1c>
			return -EINVAL;
 8003196:	f06f 0315 	mvn.w	r3, #21
 800319a:	e00f      	b.n	80031bc <no_os_gpio_remove+0x3c>

		if (!desc->platform_ops->gpio_ops_remove)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d102      	bne.n	80031ac <no_os_gpio_remove+0x2c>
			return -ENOSYS;
 80031a6:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80031aa:	e007      	b.n	80031bc <no_os_gpio_remove+0x3c>

		return desc->platform_ops->gpio_ops_remove(desc);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	4798      	blx	r3
 80031b6:	4603      	mov	r3, r0
 80031b8:	e000      	b.n	80031bc <no_os_gpio_remove+0x3c>
	}

	return 0;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <no_os_gpio_direction_input>:
 * @brief Enable the input direction of the specified GPIO.
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_input(struct no_os_gpio_desc *desc)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
	if (desc) {
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d015      	beq.n	80031fe <no_os_gpio_direction_input+0x3a>
		if (!desc->platform_ops)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d102      	bne.n	80031e0 <no_os_gpio_direction_input+0x1c>
			return -EINVAL;
 80031da:	f06f 0315 	mvn.w	r3, #21
 80031de:	e00f      	b.n	8003200 <no_os_gpio_direction_input+0x3c>

		if (!desc->platform_ops->gpio_ops_direction_input)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d102      	bne.n	80031f0 <no_os_gpio_direction_input+0x2c>
			return -ENOSYS;
 80031ea:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80031ee:	e007      	b.n	8003200 <no_os_gpio_direction_input+0x3c>

		return desc->platform_ops->gpio_ops_direction_input(desc);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	4798      	blx	r3
 80031fa:	4603      	mov	r3, r0
 80031fc:	e000      	b.n	8003200 <no_os_gpio_direction_input+0x3c>
	}

	return 0;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <no_os_gpio_direction_output>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_output(struct no_os_gpio_desc *desc,
				    uint8_t value)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	460b      	mov	r3, r1
 8003212:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d017      	beq.n	800324a <no_os_gpio_direction_output+0x42>
		if (!desc->platform_ops)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d102      	bne.n	8003228 <no_os_gpio_direction_output+0x20>
			return -EINVAL;
 8003222:	f06f 0315 	mvn.w	r3, #21
 8003226:	e011      	b.n	800324c <no_os_gpio_direction_output+0x44>

		if (!desc->platform_ops->gpio_ops_direction_output)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d102      	bne.n	8003238 <no_os_gpio_direction_output+0x30>
			return -ENOSYS;
 8003232:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003236:	e009      	b.n	800324c <no_os_gpio_direction_output+0x44>

		return desc->platform_ops->
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	4611      	mov	r1, r2
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	4798      	blx	r3
 8003246:	4603      	mov	r3, r0
 8003248:	e000      	b.n	800324c <no_os_gpio_direction_output+0x44>
		       gpio_ops_direction_output(desc, value);
	}

	return 0;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <no_os_gpio_set_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_set_value(struct no_os_gpio_desc *desc,
			     uint8_t value)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d017      	beq.n	8003296 <no_os_gpio_set_value+0x42>
		if (!desc->platform_ops)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d102      	bne.n	8003274 <no_os_gpio_set_value+0x20>
			return -EINVAL;
 800326e:	f06f 0315 	mvn.w	r3, #21
 8003272:	e011      	b.n	8003298 <no_os_gpio_set_value+0x44>

		if (!desc->platform_ops->gpio_ops_set_value)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d102      	bne.n	8003284 <no_os_gpio_set_value+0x30>
			return -ENOSYS;
 800327e:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003282:	e009      	b.n	8003298 <no_os_gpio_set_value+0x44>

		return desc->platform_ops->gpio_ops_set_value(desc, value);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	78fa      	ldrb	r2, [r7, #3]
 800328c:	4611      	mov	r1, r2
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	4798      	blx	r3
 8003292:	4603      	mov	r3, r0
 8003294:	e000      	b.n	8003298 <no_os_gpio_set_value+0x44>
	}

	return 0;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <no_os_gpio_get_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_value(struct no_os_gpio_desc *desc,
			     uint8_t *value)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
	if (desc) {
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d016      	beq.n	80032de <no_os_gpio_get_value+0x3e>
		if (!desc->platform_ops)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d102      	bne.n	80032be <no_os_gpio_get_value+0x1e>
			return -EINVAL;
 80032b8:	f06f 0315 	mvn.w	r3, #21
 80032bc:	e010      	b.n	80032e0 <no_os_gpio_get_value+0x40>

		if (!desc->platform_ops->gpio_ops_set_value)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d102      	bne.n	80032ce <no_os_gpio_get_value+0x2e>
			return -ENOSYS;
 80032c8:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80032cc:	e008      	b.n	80032e0 <no_os_gpio_get_value+0x40>

		return desc->platform_ops->gpio_ops_get_value(desc, value);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	6839      	ldr	r1, [r7, #0]
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	4798      	blx	r3
 80032da:	4603      	mov	r3, r0
 80032dc:	e000      	b.n	80032e0 <no_os_gpio_get_value+0x40>
	}

	return 0;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <no_os_irq_register_callback>:
 * @return SUCCESS in case of success, FAILURE otherwise.
 */
int32_t no_os_irq_register_callback(struct no_os_irq_ctrl_desc *desc,
				    uint32_t irq_id,
				    struct no_os_callback_desc *callback)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
	if (!desc || !desc->platform_ops)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <no_os_irq_register_callback+0x1a>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d102      	bne.n	8003308 <no_os_irq_register_callback+0x20>
		return -EINVAL;
 8003302:	f06f 0315 	mvn.w	r3, #21
 8003306:	e00f      	b.n	8003328 <no_os_irq_register_callback+0x40>

	if (!desc->platform_ops->register_callback)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d102      	bne.n	8003318 <no_os_irq_register_callback+0x30>
		return -ENOSYS;
 8003312:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003316:	e007      	b.n	8003328 <no_os_irq_register_callback+0x40>

	return desc->platform_ops->register_callback(desc, irq_id, callback);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	68b9      	ldr	r1, [r7, #8]
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	4798      	blx	r3
 8003326:	4603      	mov	r3, r0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <no_os_irq_enable>:
 * @param desc - The IRQ controller descriptor.
 * @param irq_id - Interrupt identifier.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_enable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
	if (!desc || !desc->platform_ops)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <no_os_irq_enable+0x18>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d102      	bne.n	800334e <no_os_irq_enable+0x1e>
		return -EINVAL;
 8003348:	f06f 0315 	mvn.w	r3, #21
 800334c:	e00e      	b.n	800336c <no_os_irq_enable+0x3c>

	if (!desc->platform_ops->enable)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d102      	bne.n	800335e <no_os_irq_enable+0x2e>
		return -ENOSYS;
 8003358:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800335c:	e006      	b.n	800336c <no_os_irq_enable+0x3c>

	return desc->platform_ops->enable(desc, irq_id);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	6839      	ldr	r1, [r7, #0]
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	4798      	blx	r3
 800336a:	4603      	mov	r3, r0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <no_os_irq_disable>:
 * @param desc - The IRQ controller descriptor.
 * @param irq_id - Interrupt identifier.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_irq_disable(struct no_os_irq_ctrl_desc *desc, uint32_t irq_id)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
	if (!desc || !desc->platform_ops)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <no_os_irq_disable+0x18>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d102      	bne.n	8003392 <no_os_irq_disable+0x1e>
		return -EINVAL;
 800338c:	f06f 0315 	mvn.w	r3, #21
 8003390:	e00e      	b.n	80033b0 <no_os_irq_disable+0x3c>

	if (!desc->platform_ops->disable)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	69db      	ldr	r3, [r3, #28]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d102      	bne.n	80033a2 <no_os_irq_disable+0x2e>
		return -ENOSYS;
 800339c:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80033a0:	e006      	b.n	80033b0 <no_os_irq_disable+0x3c>

	return desc->platform_ops->disable(desc, irq_id);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	6839      	ldr	r1, [r7, #0]
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
 80033ae:	4603      	mov	r3, r0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <no_os_irq_set_priority>:
 * @return 0 in case of success, negative errno error codes.
 */
int32_t no_os_irq_set_priority(struct no_os_irq_ctrl_desc *desc,
			       uint32_t irq_id,
			       uint32_t priority_level)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	607a      	str	r2, [r7, #4]
	if (!desc || !desc->platform_ops)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <no_os_irq_set_priority+0x1a>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d102      	bne.n	80033d8 <no_os_irq_set_priority+0x20>
		return -EINVAL;
 80033d2:	f06f 0315 	mvn.w	r3, #21
 80033d6:	e00f      	b.n	80033f8 <no_os_irq_set_priority+0x40>

	if (!desc->platform_ops->set_priority)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d102      	bne.n	80033e8 <no_os_irq_set_priority+0x30>
		return -ENOSYS;
 80033e2:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80033e6:	e007      	b.n	80033f8 <no_os_irq_set_priority+0x40>

	return desc->platform_ops->set_priority(desc, irq_id, priority_level);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	6a1b      	ldr	r3, [r3, #32]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	4798      	blx	r3
 80033f6:	4603      	mov	r3, r0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3710      	adds	r7, #16
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <no_os_default_comparator>:
	struct no_os_iterator		l_it;
};

/** @brief Default function used to compare element in the list ( \ref f_cmp) */
static int32_t no_os_default_comparator(void *data1, void *data2)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
	return (int32_t)((int32_t *)data1 - (int32_t *)data2);
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	109b      	asrs	r3, r3, #2
}
 8003412:	4618      	mov	r0, r3
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <create_element>:
 * @return Address of the new element or NULL if allocation fails.
 */
static inline struct no_os_list_elem *create_element(void *data,
		struct no_os_list_elem *prev,
		struct no_os_list_elem *next)
{
 800341e:	b580      	push	{r7, lr}
 8003420:	b086      	sub	sp, #24
 8003422:	af00      	add	r7, sp, #0
 8003424:	60f8      	str	r0, [r7, #12]
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	607a      	str	r2, [r7, #4]
	struct no_os_list_elem *elem;

	elem = (struct no_os_list_elem *)no_os_calloc(1, sizeof(*elem));
 800342a:	210c      	movs	r1, #12
 800342c:	2001      	movs	r0, #1
 800342e:	f7ff fafb 	bl	8002a28 <no_os_calloc>
 8003432:	6178      	str	r0, [r7, #20]
	if (!elem)
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <create_element+0x20>
		return NULL;
 800343a:	2300      	movs	r3, #0
 800343c:	e009      	b.n	8003452 <create_element+0x34>
	elem->data = data;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	601a      	str	r2, [r3, #0]
	elem->prev = prev;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	605a      	str	r2, [r3, #4]
	elem->next = next;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	609a      	str	r2, [r3, #8]

	return (elem);
 8003450:	697b      	ldr	r3, [r7, #20]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3718      	adds	r7, #24
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <no_os_update_links>:
 * @param next - High element
 */
static inline void no_os_update_links(struct no_os_list_elem *prev,
				      struct no_os_list_elem *elem,
				      struct no_os_list_elem *next)
{
 800345a:	b480      	push	{r7}
 800345c:	b085      	sub	sp, #20
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
	if (prev)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d007      	beq.n	800347c <no_os_update_links+0x22>
		prev->next = elem ? elem : next;
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <no_os_update_links+0x1c>
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	e000      	b.n	8003478 <no_os_update_links+0x1e>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	6093      	str	r3, [r2, #8]
	if (elem) {
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d005      	beq.n	800348e <no_os_update_links+0x34>
		elem->prev = prev;
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	605a      	str	r2, [r3, #4]
		elem->next = next;
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	609a      	str	r2, [r3, #8]
	}
	if (next)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <no_os_update_links+0x4a>
		next->prev = elem ? elem : prev;
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <no_os_update_links+0x44>
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	e000      	b.n	80034a0 <no_os_update_links+0x46>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6053      	str	r3, [r2, #4]
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <no_os_update_desc>:
 * @param new_last - New last element
 */
static inline void no_os_update_desc(struct _list_desc *list,
				     struct no_os_list_elem *new_first,
				     struct no_os_list_elem *new_last)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
	if (new_first == list->first) {
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d10c      	bne.n	80034e0 <no_os_update_desc+0x30>
		list->last = new_last;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	605a      	str	r2, [r3, #4]
		if (new_first == NULL || new_last == NULL)
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d002      	beq.n	80034d8 <no_os_update_desc+0x28>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10f      	bne.n	80034f8 <no_os_update_desc+0x48>
			list->first = new_last;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	601a      	str	r2, [r3, #0]
	} else {	/* if (new_last == list->last) */
		list->first = new_first;
		if (new_last == NULL || new_first == NULL)
			list->last = new_first;
	}
}
 80034de:	e00b      	b.n	80034f8 <no_os_update_desc+0x48>
		list->first = new_first;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	601a      	str	r2, [r3, #0]
		if (new_last == NULL || new_first == NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d002      	beq.n	80034f2 <no_os_update_desc+0x42>
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d102      	bne.n	80034f8 <no_os_update_desc+0x48>
			list->last = new_first;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	605a      	str	r2, [r3, #4]
}
 80034f8:	bf00      	nop
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <no_os_set_adapter>:
 * @param ad - Reference of the adapter
 * @param type - Type of the adapter
 */
static inline void no_os_set_adapter(struct no_os_list_desc *ad,
				     enum no_os_adapter_type type)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	460b      	mov	r3, r1
 800350e:	70fb      	strb	r3, [r7, #3]
	switch (type) {
 8003510:	78fb      	ldrb	r3, [r7, #3]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d011      	beq.n	800353a <no_os_set_adapter+0x36>
 8003516:	2b03      	cmp	r3, #3
 8003518:	d11f      	bne.n	800355a <no_os_set_adapter+0x56>
	case NO_OS_LIST_PRIORITY_LIST:
		ad->push = no_os_list_add_find;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a1a      	ldr	r2, [pc, #104]	@ (8003588 <no_os_set_adapter+0x84>)
 800351e:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_first;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a1a      	ldr	r2, [pc, #104]	@ (800358c <no_os_set_adapter+0x88>)
 8003524:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_first;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a19      	ldr	r2, [pc, #100]	@ (8003590 <no_os_set_adapter+0x8c>)
 800352a:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_last;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a19      	ldr	r2, [pc, #100]	@ (8003594 <no_os_set_adapter+0x90>)
 8003530:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_first;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a18      	ldr	r2, [pc, #96]	@ (8003598 <no_os_set_adapter+0x94>)
 8003536:	611a      	str	r2, [r3, #16]
		break;
 8003538:	e01f      	b.n	800357a <no_os_set_adapter+0x76>
	case NO_OS_LIST_QUEUE:
		ad->push = no_os_list_add_last;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a17      	ldr	r2, [pc, #92]	@ (800359c <no_os_set_adapter+0x98>)
 800353e:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_first;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a12      	ldr	r2, [pc, #72]	@ (800358c <no_os_set_adapter+0x88>)
 8003544:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_first;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a11      	ldr	r2, [pc, #68]	@ (8003590 <no_os_set_adapter+0x8c>)
 800354a:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_last;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a11      	ldr	r2, [pc, #68]	@ (8003594 <no_os_set_adapter+0x90>)
 8003550:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_first;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a10      	ldr	r2, [pc, #64]	@ (8003598 <no_os_set_adapter+0x94>)
 8003556:	611a      	str	r2, [r3, #16]
		break;
 8003558:	e00f      	b.n	800357a <no_os_set_adapter+0x76>
	case NO_OS_LIST_DEFAULT:
	case NO_OS_LIST_STACK:
	default:
		ad->push = no_os_list_add_last;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a0f      	ldr	r2, [pc, #60]	@ (800359c <no_os_set_adapter+0x98>)
 800355e:	601a      	str	r2, [r3, #0]
		ad->pop = no_os_list_get_last;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4a0f      	ldr	r2, [pc, #60]	@ (80035a0 <no_os_set_adapter+0x9c>)
 8003564:	605a      	str	r2, [r3, #4]
		ad->top_next = no_os_list_read_last;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a0a      	ldr	r2, [pc, #40]	@ (8003594 <no_os_set_adapter+0x90>)
 800356a:	609a      	str	r2, [r3, #8]
		ad->back = no_os_list_read_first;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a08      	ldr	r2, [pc, #32]	@ (8003590 <no_os_set_adapter+0x8c>)
 8003570:	60da      	str	r2, [r3, #12]
		ad->swap = no_os_list_edit_last;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a0b      	ldr	r2, [pc, #44]	@ (80035a4 <no_os_set_adapter+0xa0>)
 8003576:	611a      	str	r2, [r3, #16]
		break;
 8003578:	bf00      	nop
	}
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	08003793 	.word	0x08003793
 800358c:	0800398b 	.word	0x0800398b
 8003590:	0800387d 	.word	0x0800387d
 8003594:	080038cb 	.word	0x080038cb
 8003598:	08003819 	.word	0x08003819
 800359c:	08003729 	.word	0x08003729
 80035a0:	08003a0d 	.word	0x08003a0d
 80035a4:	0800384b 	.word	0x0800384b

080035a8 <no_os_list_init>:
 *  - -1 : Otherwise
 */
int32_t no_os_list_init(struct no_os_list_desc **list_desc,
			enum no_os_adapter_type type,
			f_cmp comparator)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	460b      	mov	r3, r1
 80035b2:	607a      	str	r2, [r7, #4]
 80035b4:	72fb      	strb	r3, [r7, #11]
	struct no_os_list_desc	*l_desc;
	struct _list_desc	*list;


	if (!list_desc)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d102      	bne.n	80035c2 <no_os_list_init+0x1a>
		return -1;
 80035bc:	f04f 33ff 	mov.w	r3, #4294967295
 80035c0:	e02f      	b.n	8003622 <no_os_list_init+0x7a>
	l_desc = (struct no_os_list_desc *)no_os_calloc(1, sizeof(*l_desc));
 80035c2:	2118      	movs	r1, #24
 80035c4:	2001      	movs	r0, #1
 80035c6:	f7ff fa2f 	bl	8002a28 <no_os_calloc>
 80035ca:	6178      	str	r0, [r7, #20]
	if (!l_desc)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d102      	bne.n	80035d8 <no_os_list_init+0x30>
		return -1;
 80035d2:	f04f 33ff 	mov.w	r3, #4294967295
 80035d6:	e024      	b.n	8003622 <no_os_list_init+0x7a>
	list = (struct _list_desc *)no_os_calloc(1, sizeof(*list));
 80035d8:	211c      	movs	r1, #28
 80035da:	2001      	movs	r0, #1
 80035dc:	f7ff fa24 	bl	8002a28 <no_os_calloc>
 80035e0:	6138      	str	r0, [r7, #16]
	if (!list) {
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d105      	bne.n	80035f4 <no_os_list_init+0x4c>
		no_os_free(l_desc);
 80035e8:	6978      	ldr	r0, [r7, #20]
 80035ea:	f7ff fa2b 	bl	8002a44 <no_os_free>
		return -1;
 80035ee:	f04f 33ff 	mov.w	r3, #4294967295
 80035f2:	e016      	b.n	8003622 <no_os_list_init+0x7a>
	}

	*list_desc = l_desc;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	601a      	str	r2, [r3, #0]
	l_desc->priv_desc = list;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	615a      	str	r2, [r3, #20]
	list->comparator = comparator ? comparator : no_os_default_comparator;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <no_os_list_init+0x62>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	e000      	b.n	800360c <no_os_list_init+0x64>
 800360a:	4b08      	ldr	r3, [pc, #32]	@ (800362c <no_os_list_init+0x84>)
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	60d3      	str	r3, [r2, #12]

	/* Configure wrapper */
	no_os_set_adapter(l_desc, type);
 8003610:	7afb      	ldrb	r3, [r7, #11]
 8003612:	4619      	mov	r1, r3
 8003614:	6978      	ldr	r0, [r7, #20]
 8003616:	f7ff ff75 	bl	8003504 <no_os_set_adapter>
	list->l_it.list = list;
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	615a      	str	r2, [r3, #20]

	return 0;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	08003401 	.word	0x08003401

08003630 <no_os_list_remove>:
 * @return
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_list_remove(struct no_os_list_desc *list_desc)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
	void			*data;
	struct _list_desc	*list;

	if (!list_desc)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d102      	bne.n	8003644 <no_os_list_remove+0x14>
		return -1;
 800363e:	f04f 33ff 	mov.w	r3, #4294967295
 8003642:	e01c      	b.n	800367e <no_os_list_remove+0x4e>

	list = list_desc->priv_desc;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	60fb      	str	r3, [r7, #12]
	if (list->nb_iterators != 0)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <no_os_list_remove+0x28>
		return -1;
 8003652:	f04f 33ff 	mov.w	r3, #4294967295
 8003656:	e012      	b.n	800367e <no_os_list_remove+0x4e>

	/* Remove all the elements */
	while (0 == no_os_list_get_first(list_desc, &data))
 8003658:	bf00      	nop
 800365a:	f107 0308 	add.w	r3, r7, #8
 800365e:	4619      	mov	r1, r3
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f992 	bl	800398a <no_os_list_get_first>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0f6      	beq.n	800365a <no_os_list_remove+0x2a>
		;
	no_os_free(list_desc->priv_desc);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff f9e7 	bl	8002a44 <no_os_free>
	no_os_free(list_desc);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff f9e4 	bl	8002a44 <no_os_free>

	return 0;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <no_os_list_get_size>:
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_list_get_size(struct no_os_list_desc *list_desc,
			    uint32_t *out_size)
{
 8003686:	b480      	push	{r7}
 8003688:	b085      	sub	sp, #20
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
 800368e:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !out_size)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d002      	beq.n	800369c <no_os_list_get_size+0x16>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <no_os_list_get_size+0x1c>
		return -1;
 800369c:	f04f 33ff 	mov.w	r3, #4294967295
 80036a0:	e007      	b.n	80036b2 <no_os_list_get_size+0x2c>

	list = list_desc->priv_desc;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	60fb      	str	r3, [r7, #12]
	*out_size = list->nb_elements;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	601a      	str	r2, [r3, #0]

	return 0;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3714      	adds	r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <no_os_list_add_first>:

/** @brief Add element at the begining of the list. Refer to \ref f_add */
int32_t no_os_list_add_first(struct no_os_list_desc *list_desc, void *data)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b086      	sub	sp, #24
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
 80036c6:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*prev;
	struct no_os_list_elem	*next;
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d102      	bne.n	80036d4 <no_os_list_add_first+0x16>
		return -1;
 80036ce:	f04f 33ff 	mov.w	r3, #4294967295
 80036d2:	e025      	b.n	8003720 <no_os_list_add_first+0x62>

	list = list_desc->priv_desc;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	617b      	str	r3, [r7, #20]

	prev = NULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
	next = list->first;
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	60fb      	str	r3, [r7, #12]
	elem = create_element(data, prev, next);
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	6939      	ldr	r1, [r7, #16]
 80036e8:	6838      	ldr	r0, [r7, #0]
 80036ea:	f7ff fe98 	bl	800341e <create_element>
 80036ee:	60b8      	str	r0, [r7, #8]
	if (!elem)
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d102      	bne.n	80036fc <no_os_list_add_first+0x3e>
		return -1;
 80036f6:	f04f 33ff 	mov.w	r3, #4294967295
 80036fa:	e011      	b.n	8003720 <no_os_list_add_first+0x62>

	no_os_update_links(prev, elem, next);
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	68b9      	ldr	r1, [r7, #8]
 8003700:	6938      	ldr	r0, [r7, #16]
 8003702:	f7ff feaa 	bl	800345a <no_os_update_links>

	no_os_update_desc(list, elem, list->last);
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	461a      	mov	r2, r3
 800370c:	68b9      	ldr	r1, [r7, #8]
 800370e:	6978      	ldr	r0, [r7, #20]
 8003710:	f7ff fece 	bl	80034b0 <no_os_update_desc>

	list->nb_elements++;
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	1c5a      	adds	r2, r3, #1
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	609a      	str	r2, [r3, #8]

	return 0;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3718      	adds	r7, #24
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <no_os_list_add_last>:

/** @brief Add element at the end of the list. Refer to \ref f_add */
int32_t no_os_list_add_last(struct no_os_list_desc *list_desc, void *data)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*prev;
	struct no_os_list_elem	*next;
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d102      	bne.n	800373e <no_os_list_add_last+0x16>
		return -1;
 8003738:	f04f 33ff 	mov.w	r3, #4294967295
 800373c:	e025      	b.n	800378a <no_os_list_add_last+0x62>
	list = list_desc->priv_desc;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	617b      	str	r3, [r7, #20]

	prev = list->last;
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	613b      	str	r3, [r7, #16]
	next = NULL;
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
	elem = create_element(data, prev, next);
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	6939      	ldr	r1, [r7, #16]
 8003752:	6838      	ldr	r0, [r7, #0]
 8003754:	f7ff fe63 	bl	800341e <create_element>
 8003758:	60b8      	str	r0, [r7, #8]
	if (!elem)
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d102      	bne.n	8003766 <no_os_list_add_last+0x3e>
		return -1;
 8003760:	f04f 33ff 	mov.w	r3, #4294967295
 8003764:	e011      	b.n	800378a <no_os_list_add_last+0x62>

	no_os_update_links(prev, elem, next);
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	68b9      	ldr	r1, [r7, #8]
 800376a:	6938      	ldr	r0, [r7, #16]
 800376c:	f7ff fe75 	bl	800345a <no_os_update_links>

	no_os_update_desc(list, list->first, elem);
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	4619      	mov	r1, r3
 8003778:	6978      	ldr	r0, [r7, #20]
 800377a:	f7ff fe99 	bl	80034b0 <no_os_update_desc>

	list->nb_elements++;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	1c5a      	adds	r2, r3, #1
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	609a      	str	r2, [r3, #8]

	return 0;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3718      	adds	r7, #24
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <no_os_list_add_find>:
	return no_os_iterator_insert(&(list->l_it), data, 0);
}

/** @brief Add element in ascending order. Refer to \ref f_add */
int32_t no_os_list_add_find(struct no_os_list_desc *list_desc, void *data)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b084      	sub	sp, #16
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
 800379a:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem	*elem;
	struct _list_desc	*list;

	if (!list_desc)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d102      	bne.n	80037a8 <no_os_list_add_find+0x16>
		return -1;
 80037a2:	f04f 33ff 	mov.w	r3, #4294967295
 80037a6:	e033      	b.n	8003810 <no_os_list_add_find+0x7e>
	list = list_desc->priv_desc;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	60bb      	str	r3, [r7, #8]


	/* Based on place iterator */
	elem = list->first;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	60fb      	str	r3, [r7, #12]
	while (elem) {
 80037b4:	e00c      	b.n	80037d0 <no_os_list_add_find+0x3e>
		if (0 < list->comparator(elem->data, data))
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	6812      	ldr	r2, [r2, #0]
 80037be:	6839      	ldr	r1, [r7, #0]
 80037c0:	4610      	mov	r0, r2
 80037c2:	4798      	blx	r3
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	dc06      	bgt.n	80037d8 <no_os_list_add_find+0x46>
			break;
		elem = elem->next;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	60fb      	str	r3, [r7, #12]
	while (elem) {
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1ef      	bne.n	80037b6 <no_os_list_add_find+0x24>
 80037d6:	e000      	b.n	80037da <no_os_list_add_find+0x48>
			break;
 80037d8:	bf00      	nop
	}
	if (elem == NULL) {
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10c      	bne.n	80037fa <no_os_list_add_find+0x68>
		list->l_it.elem = list->last;
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	685a      	ldr	r2, [r3, #4]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	619a      	str	r2, [r3, #24]
		return no_os_iterator_insert(&(list->l_it), data, 1);
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	3314      	adds	r3, #20
 80037ec:	2201      	movs	r2, #1
 80037ee:	6839      	ldr	r1, [r7, #0]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 f99a 	bl	8003b2a <no_os_iterator_insert>
 80037f6:	4603      	mov	r3, r0
 80037f8:	e00a      	b.n	8003810 <no_os_list_add_find+0x7e>
	} else {
		list->l_it.elem = elem;
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	619a      	str	r2, [r3, #24]
		return no_os_iterator_insert(&(list->l_it), data, 0);
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	3314      	adds	r3, #20
 8003804:	2200      	movs	r2, #0
 8003806:	6839      	ldr	r1, [r7, #0]
 8003808:	4618      	mov	r0, r3
 800380a:	f000 f98e 	bl	8003b2a <no_os_iterator_insert>
 800380e:	4603      	mov	r3, r0
	}

}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <no_os_list_edit_first>:

/** @brief Edit the first element of the list. Refer to \ref f_edit */
int32_t no_os_list_edit_first(struct no_os_list_desc *list_desc, void *new_data)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d102      	bne.n	800382e <no_os_list_edit_first+0x16>
		return -1;
 8003828:	f04f 33ff 	mov.w	r3, #4294967295
 800382c:	e007      	b.n	800383e <no_os_list_edit_first+0x26>

	list = list_desc->priv_desc;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	60fb      	str	r3, [r7, #12]
	list->first->data = new_data;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	601a      	str	r2, [r3, #0]

	return 0;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <no_os_list_edit_last>:

/** @brief Edit the last element of the list. Refer to \ref f_edit */
int32_t no_os_list_edit_last(struct no_os_list_desc *list_desc, void *new_data)
{
 800384a:	b480      	push	{r7}
 800384c:	b085      	sub	sp, #20
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
 8003852:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d102      	bne.n	8003860 <no_os_list_edit_last+0x16>
		return -1;
 800385a:	f04f 33ff 	mov.w	r3, #4294967295
 800385e:	e007      	b.n	8003870 <no_os_list_edit_last+0x26>

	list = list_desc->priv_desc;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	695b      	ldr	r3, [r3, #20]
 8003864:	60fb      	str	r3, [r7, #12]
	list->last->data = new_data;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	601a      	str	r2, [r3, #0]

	return 0;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <no_os_list_read_first>:
	return no_os_iterator_edit(&(list->l_it), new_data);
}

/** @brief Read the first element of the list. Refer to \ref f_read */
int32_t no_os_list_read_first(struct no_os_list_desc *list_desc, void **data)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d002      	beq.n	8003892 <no_os_list_read_first+0x16>
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d102      	bne.n	8003898 <no_os_list_read_first+0x1c>
		return -1;
 8003892:	f04f 33ff 	mov.w	r3, #4294967295
 8003896:	e012      	b.n	80038be <no_os_list_read_first+0x42>

	*data = NULL;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	60fb      	str	r3, [r7, #12]
	if (!list->first)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d102      	bne.n	80038b2 <no_os_list_read_first+0x36>
		return -1;
 80038ac:	f04f 33ff 	mov.w	r3, #4294967295
 80038b0:	e005      	b.n	80038be <no_os_list_read_first+0x42>

	*data = list->first->data;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	601a      	str	r2, [r3, #0]

	return 0;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <no_os_list_read_last>:

/** @brief Read the last element of the list. Refer to \ref f_read */
int32_t no_os_list_read_last(struct no_os_list_desc *list_desc, void **data)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b085      	sub	sp, #20
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
 80038d2:	6039      	str	r1, [r7, #0]
	struct _list_desc	*list;

	if (!list_desc || !data)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d002      	beq.n	80038e0 <no_os_list_read_last+0x16>
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d102      	bne.n	80038e6 <no_os_list_read_last+0x1c>
		return -1;
 80038e0:	f04f 33ff 	mov.w	r3, #4294967295
 80038e4:	e012      	b.n	800390c <no_os_list_read_last+0x42>

	*data = NULL;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	60fb      	str	r3, [r7, #12]
	if (!list->last)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d102      	bne.n	8003900 <no_os_list_read_last+0x36>
		return -1;
 80038fa:	f04f 33ff 	mov.w	r3, #4294967295
 80038fe:	e005      	b.n	800390c <no_os_list_read_last+0x42>

	*data = list->last->data;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	601a      	str	r2, [r3, #0]

	return 0;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <no_os_list_read_find>:
}

/** @brief Read the element which match with cmp_data. Refer to \ref f_read */
int32_t no_os_list_read_find(struct no_os_list_desc *list_desc, void **data,
			     void *cmp_data)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <no_os_list_read_find+0x18>
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d102      	bne.n	8003936 <no_os_list_read_find+0x1e>
		return -1;
 8003930:	f04f 33ff 	mov.w	r3, #4294967295
 8003934:	e025      	b.n	8003982 <no_os_list_read_find+0x6a>

	*data = NULL;
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	617b      	str	r3, [r7, #20]
	if (!list)
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d102      	bne.n	800394e <no_os_list_read_find+0x36>
		return -1;
 8003948:	f04f 33ff 	mov.w	r3, #4294967295
 800394c:	e019      	b.n	8003982 <no_os_list_read_find+0x6a>

	list = list_desc->priv_desc;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	617b      	str	r3, [r7, #20]
	list->l_it.elem = list->first;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	619a      	str	r2, [r3, #24]
	if (0 != no_os_iterator_find(&(list->l_it), cmp_data))
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	3314      	adds	r3, #20
 8003960:	6879      	ldr	r1, [r7, #4]
 8003962:	4618      	mov	r0, r3
 8003964:	f000 f893 	bl	8003a8e <no_os_iterator_find>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d002      	beq.n	8003974 <no_os_list_read_find+0x5c>
		return -1;
 800396e:	f04f 33ff 	mov.w	r3, #4294967295
 8003972:	e006      	b.n	8003982 <no_os_list_read_find+0x6a>

	return no_os_iterator_read(&(list->l_it), data);
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	3314      	adds	r3, #20
 8003978:	68b9      	ldr	r1, [r7, #8]
 800397a:	4618      	mov	r0, r3
 800397c:	f000 f8b5 	bl	8003aea <no_os_iterator_read>
 8003980:	4603      	mov	r3, r0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <no_os_list_get_first>:

/** @brief Read and delete the first element of the list. Refer to \ref f_get */
int32_t no_os_list_get_first(struct no_os_list_desc *list_desc, void **data)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b086      	sub	sp, #24
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
 8003992:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem 	*prev;
	struct no_os_list_elem 	*next;
	struct no_os_list_elem 	*elem;
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d002      	beq.n	80039a0 <no_os_list_get_first+0x16>
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d102      	bne.n	80039a6 <no_os_list_get_first+0x1c>
		return -1;
 80039a0:	f04f 33ff 	mov.w	r3, #4294967295
 80039a4:	e02e      	b.n	8003a04 <no_os_list_get_first+0x7a>

	*data = NULL;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	617b      	str	r3, [r7, #20]
	if (!list->nb_elements)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d102      	bne.n	80039c0 <no_os_list_get_first+0x36>
		return -1;
 80039ba:	f04f 33ff 	mov.w	r3, #4294967295
 80039be:	e021      	b.n	8003a04 <no_os_list_get_first+0x7a>

	elem = list->first;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	613b      	str	r3, [r7, #16]
	prev = elem->prev;
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	60fb      	str	r3, [r7, #12]
	next = elem->next;
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	60bb      	str	r3, [r7, #8]

	no_os_update_links(prev, NULL, next);
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	2100      	movs	r1, #0
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f7ff fd3f 	bl	800345a <no_os_update_links>
	no_os_update_desc(list, next, list->last);
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	461a      	mov	r2, r3
 80039e2:	68b9      	ldr	r1, [r7, #8]
 80039e4:	6978      	ldr	r0, [r7, #20]
 80039e6:	f7ff fd63 	bl	80034b0 <no_os_update_desc>
	list->nb_elements--;
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	1e5a      	subs	r2, r3, #1
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	609a      	str	r2, [r3, #8]

	*data = elem->data;
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	601a      	str	r2, [r3, #0]
	no_os_free(elem);
 80039fc:	6938      	ldr	r0, [r7, #16]
 80039fe:	f7ff f821 	bl	8002a44 <no_os_free>

	return 0;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <no_os_list_get_last>:

/** @brief Read and delete the last element of the list. Refer to \ref f_get */
int32_t no_os_list_get_last(struct no_os_list_desc *list_desc, void **data)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
	struct no_os_list_elem 	*prev;
	struct no_os_list_elem	 *next;
	struct no_os_list_elem 	*elem;
	struct _list_desc	*list;

	if (!list_desc || !data)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d002      	beq.n	8003a22 <no_os_list_get_last+0x16>
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d102      	bne.n	8003a28 <no_os_list_get_last+0x1c>
		return -1;
 8003a22:	f04f 33ff 	mov.w	r3, #4294967295
 8003a26:	e02e      	b.n	8003a86 <no_os_list_get_last+0x7a>

	*data = NULL;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
	list = list_desc->priv_desc;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	617b      	str	r3, [r7, #20]
	if (!list->nb_elements)
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d102      	bne.n	8003a42 <no_os_list_get_last+0x36>
		return -1;
 8003a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a40:	e021      	b.n	8003a86 <no_os_list_get_last+0x7a>

	elem = list->last;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	613b      	str	r3, [r7, #16]
	prev = elem->prev;
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	60fb      	str	r3, [r7, #12]
	next = elem->next;
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	60bb      	str	r3, [r7, #8]

	no_os_update_links(prev, NULL, next);
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	2100      	movs	r1, #0
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f7ff fcfe 	bl	800345a <no_os_update_links>
	no_os_update_desc(list, list->first, prev);
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	4619      	mov	r1, r3
 8003a66:	6978      	ldr	r0, [r7, #20]
 8003a68:	f7ff fd22 	bl	80034b0 <no_os_update_desc>
	list->nb_elements--;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	1e5a      	subs	r2, r3, #1
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	609a      	str	r2, [r3, #8]

	*data = elem->data;
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	601a      	str	r2, [r3, #0]
	no_os_free(elem);
 8003a7e:	6938      	ldr	r0, [r7, #16]
 8003a80:	f7fe ffe0 	bl	8002a44 <no_os_free>

	return 0;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3718      	adds	r7, #24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <no_os_iterator_find>:
 * @return
 *  - 0 : On success
 *  - -1 : Otherwise
 */
int32_t no_os_iterator_find(struct no_os_iterator *iter, void *cmp_data)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b084      	sub	sp, #16
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
 8003a96:	6039      	str	r1, [r7, #0]
	struct no_os_iterator		*it = iter;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	60bb      	str	r3, [r7, #8]
	struct no_os_list_elem	*elem;

	if (!it)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d102      	bne.n	8003aa8 <no_os_iterator_find+0x1a>
		return -1;
 8003aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa6:	e01c      	b.n	8003ae2 <no_os_iterator_find+0x54>

	elem = it->list->first;
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003ab0:	e012      	b.n	8003ad8 <no_os_iterator_find+0x4a>
		if (0 == it->list->comparator(elem->data, cmp_data)) {
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	6812      	ldr	r2, [r2, #0]
 8003abc:	6839      	ldr	r1, [r7, #0]
 8003abe:	4610      	mov	r0, r2
 8003ac0:	4798      	blx	r3
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d104      	bne.n	8003ad2 <no_os_iterator_find+0x44>
			it->elem = elem;
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	605a      	str	r2, [r3, #4]
			return 0;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	e007      	b.n	8003ae2 <no_os_iterator_find+0x54>
		}
		elem = elem->next;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	60fb      	str	r3, [r7, #12]
	while (elem) {
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1e9      	bne.n	8003ab2 <no_os_iterator_find+0x24>
	}

	return -1;
 8003ade:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <no_os_iterator_read>:

/**
 * @brief Read the data at the current position. Refer to \ref f_read
 */
int32_t no_os_iterator_read(struct no_os_iterator *iter, void **data)
{
 8003aea:	b480      	push	{r7}
 8003aec:	b085      	sub	sp, #20
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
 8003af2:	6039      	str	r1, [r7, #0]
	struct no_os_iterator *it = iter;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	60fb      	str	r3, [r7, #12]

	if (!it || !it->elem || !data)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d006      	beq.n	8003b0c <no_os_iterator_read+0x22>
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d002      	beq.n	8003b0c <no_os_iterator_read+0x22>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d102      	bne.n	8003b12 <no_os_iterator_read+0x28>
		return -1;
 8003b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b10:	e005      	b.n	8003b1e <no_os_iterator_read+0x34>

	*data = it->elem->data;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	601a      	str	r2, [r3, #0]

	return 0;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <no_os_iterator_insert>:
 * @param after - If true, the item will be inserted after the current position.
 * Otherwise it will be inserted before.
 */
int32_t no_os_iterator_insert(struct no_os_iterator *iter, void *data,
			      bool after)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b08c      	sub	sp, #48	@ 0x30
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	60f8      	str	r0, [r7, #12]
 8003b32:	60b9      	str	r1, [r7, #8]
 8003b34:	4613      	mov	r3, r2
 8003b36:	71fb      	strb	r3, [r7, #7]
	struct no_os_iterator		*it = iter;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct no_os_list_elem	*elem;
	struct no_os_list_desc	list_desc;

	if (!it)
 8003b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d102      	bne.n	8003b48 <no_os_iterator_insert+0x1e>
		return -1;
 8003b42:	f04f 33ff 	mov.w	r3, #4294967295
 8003b46:	e055      	b.n	8003bf4 <no_os_iterator_insert+0xca>

	list_desc.priv_desc = iter->list;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (after && it->elem == it->list->last)
 8003b4e:	79fb      	ldrb	r3, [r7, #7]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00e      	beq.n	8003b72 <no_os_iterator_insert+0x48>
 8003b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d107      	bne.n	8003b72 <no_os_iterator_insert+0x48>
		return no_os_list_add_last(&list_desc, data);
 8003b62:	f107 0310 	add.w	r3, r7, #16
 8003b66:	68b9      	ldr	r1, [r7, #8]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff fddd 	bl	8003728 <no_os_list_add_last>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	e040      	b.n	8003bf4 <no_os_iterator_insert+0xca>
	if (!after && it->elem == it->list->first)
 8003b72:	79fb      	ldrb	r3, [r7, #7]
 8003b74:	f083 0301 	eor.w	r3, r3, #1
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00e      	beq.n	8003b9c <no_os_iterator_insert+0x72>
 8003b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d107      	bne.n	8003b9c <no_os_iterator_insert+0x72>
		return no_os_list_add_first(&list_desc, data);
 8003b8c:	f107 0310 	add.w	r3, r7, #16
 8003b90:	68b9      	ldr	r1, [r7, #8]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff fd93 	bl	80036be <no_os_list_add_first>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	e02b      	b.n	8003bf4 <no_os_iterator_insert+0xca>

	if (after)
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00a      	beq.n	8003bb8 <no_os_iterator_insert+0x8e>
		elem = create_element(data, it->elem, it->elem->next);
 8003ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba4:	6859      	ldr	r1, [r3, #4]
 8003ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	461a      	mov	r2, r3
 8003bae:	68b8      	ldr	r0, [r7, #8]
 8003bb0:	f7ff fc35 	bl	800341e <create_element>
 8003bb4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003bb6:	e009      	b.n	8003bcc <no_os_iterator_insert+0xa2>
	else
		elem = create_element(data, it->elem->prev, it->elem);
 8003bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	6859      	ldr	r1, [r3, #4]
 8003bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	68b8      	ldr	r0, [r7, #8]
 8003bc6:	f7ff fc2a 	bl	800341e <create_element>
 8003bca:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (!elem)
 8003bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d102      	bne.n	8003bd8 <no_os_iterator_insert+0xae>
		return -1;
 8003bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd6:	e00d      	b.n	8003bf4 <no_os_iterator_insert+0xca>

	no_os_update_links(elem->prev, elem, elem->next);
 8003bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bda:	6858      	ldr	r0, [r3, #4]
 8003bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	461a      	mov	r2, r3
 8003be2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003be4:	f7ff fc39 	bl	800345a <no_os_update_links>

	it->list->nb_elements++;
 8003be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689a      	ldr	r2, [r3, #8]
 8003bee:	3201      	adds	r2, #1
 8003bf0:	609a      	str	r2, [r3, #8]

	return 0;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3730      	adds	r7, #48	@ 0x30
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <no_os_mutex_init>:
/**
 * @brief Initialize mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_init(void **mutex) {}
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <no_os_mutex_lock>:
/**
 * @brief Lock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_lock(void *mutex) {}
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	bf00      	nop
 8003c1a:	370c      	adds	r7, #12
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <no_os_mutex_unlock>:
/**
 * @brief Unlock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute((weak)) inline void no_os_mutex_unlock(void *mutex) {}
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <no_os_mutex_remove>:
/**
 * @brief Remove mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_remove(void *mutex) {}
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <no_os_pwm_init>:
 * @param param - The structure that contains the PWM parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_init(struct no_os_pwm_desc **desc,
		       const struct no_os_pwm_init_param *param)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <no_os_pwm_init+0x18>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d102      	bne.n	8003c6a <no_os_pwm_init+0x1e>
		return -EINVAL;
 8003c64:	f06f 0315 	mvn.w	r3, #21
 8003c68:	e029      	b.n	8003cbe <no_os_pwm_init+0x72>

	if (!param->platform_ops->pwm_ops_init)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d102      	bne.n	8003c7a <no_os_pwm_init+0x2e>
		return -ENOSYS;
 8003c74:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003c78:	e021      	b.n	8003cbe <no_os_pwm_init+0x72>

	ret = param->platform_ops->pwm_ops_init(desc, param);
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6839      	ldr	r1, [r7, #0]
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	4798      	blx	r3
 8003c86:	60f8      	str	r0, [r7, #12]
	if (ret)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <no_os_pwm_init+0x46>
		return ret;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	e015      	b.n	8003cbe <no_os_pwm_init+0x72>

	(*desc)->platform_ops = param->platform_ops;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	6a12      	ldr	r2, [r2, #32]
 8003c9a:	625a      	str	r2, [r3, #36]	@ 0x24

	no_os_mutex_init(&pwm_mutex_table[param->id]);
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4a09      	ldr	r2, [pc, #36]	@ (8003cc8 <no_os_pwm_init+0x7c>)
 8003ca4:	4413      	add	r3, r2
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7ff ffa8 	bl	8003bfc <no_os_mutex_init>
	(*desc)->mutex = pwm_mutex_table[param->id];
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4904      	ldr	r1, [pc, #16]	@ (8003cc8 <no_os_pwm_init+0x7c>)
 8003cb6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003cba:	601a      	str	r2, [r3, #0]

	return 0;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	20000590 	.word	0x20000590

08003ccc <no_os_pwm_remove>:
 * @brief Free the resources allocated by no_os_pwm_init().
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_remove(struct no_os_pwm_desc *desc)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <no_os_pwm_remove+0x16>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d102      	bne.n	8003ce8 <no_os_pwm_remove+0x1c>
		return -EINVAL;
 8003ce2:	f06f 0315 	mvn.w	r3, #21
 8003ce6:	e018      	b.n	8003d1a <no_os_pwm_remove+0x4e>

	if (!desc->platform_ops->pwm_ops_remove)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d102      	bne.n	8003cf8 <no_os_pwm_remove+0x2c>
		return -ENOSYS;
 8003cf2:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003cf6:	e010      	b.n	8003d1a <no_os_pwm_remove+0x4e>

	no_os_mutex_remove(desc->mutex);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff ff9b 	bl	8003c38 <no_os_mutex_remove>
	pwm_mutex_table[desc->id] = NULL;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	4a07      	ldr	r2, [pc, #28]	@ (8003d24 <no_os_pwm_remove+0x58>)
 8003d08:	2100      	movs	r1, #0
 8003d0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	return desc->platform_ops->pwm_ops_remove(desc);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	4798      	blx	r3
 8003d18:	4603      	mov	r3, r0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	20000590 	.word	0x20000590

08003d28 <no_os_pwm_enable>:
 * @brief Enable PWM signal generation.
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_enable(struct no_os_pwm_desc *desc)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <no_os_pwm_enable+0x16>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d102      	bne.n	8003d44 <no_os_pwm_enable+0x1c>
		return -EINVAL;
 8003d3e:	f06f 0315 	mvn.w	r3, #21
 8003d42:	e012      	b.n	8003d6a <no_os_pwm_enable+0x42>

	if (!desc->platform_ops->pwm_ops_enable)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d102      	bne.n	8003d54 <no_os_pwm_enable+0x2c>
		return -ENOSYS;
 8003d4e:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003d52:	e00a      	b.n	8003d6a <no_os_pwm_enable+0x42>

	no_os_mutex_lock(desc->mutex);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff ff59 	bl	8003c10 <no_os_mutex_lock>
	return desc->platform_ops->pwm_ops_enable(desc);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	4798      	blx	r3
 8003d68:	4603      	mov	r3, r0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <no_os_pwm_disable>:
 * @brief Disable PWM signal generation.
 * @param desc - The PWM descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_pwm_disable(struct no_os_pwm_desc *desc)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b082      	sub	sp, #8
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <no_os_pwm_disable+0x16>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d102      	bne.n	8003d8e <no_os_pwm_disable+0x1c>
		return -EINVAL;
 8003d88:	f06f 0315 	mvn.w	r3, #21
 8003d8c:	e012      	b.n	8003db4 <no_os_pwm_disable+0x42>

	if (!desc->platform_ops->pwm_ops_disable)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d102      	bne.n	8003d9e <no_os_pwm_disable+0x2c>
		return -ENOSYS;
 8003d98:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003d9c:	e00a      	b.n	8003db4 <no_os_pwm_disable+0x42>

	no_os_mutex_unlock(desc->mutex);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff ff3e 	bl	8003c24 <no_os_mutex_unlock>
	return desc->platform_ops->pwm_ops_disable(desc);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	4798      	blx	r3
 8003db2:	4603      	mov	r3, r0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <no_os_spi_init>:
 * @param param - The structure that contains the SPI parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_init(struct no_os_spi_desc **desc,
		       const struct no_os_spi_init_param *param)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d003      	beq.n	8003dd4 <no_os_spi_init+0x18>
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d102      	bne.n	8003dda <no_os_spi_init+0x1e>
		return -EINVAL;
 8003dd4:	f06f 0315 	mvn.w	r3, #21
 8003dd8:	e04d      	b.n	8003e76 <no_os_spi_init+0xba>

	if (!param->platform_ops->init)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d102      	bne.n	8003dea <no_os_spi_init+0x2e>
		return -ENOSYS;
 8003de4:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003de8:	e045      	b.n	8003e76 <no_os_spi_init+0xba>
	if (param->device_id > SPI_MAX_BUS_NUMBER)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b08      	cmp	r3, #8
 8003df0:	d902      	bls.n	8003df8 <no_os_spi_init+0x3c>
		return -EINVAL;
 8003df2:	f06f 0315 	mvn.w	r3, #21
 8003df6:	e03e      	b.n	8003e76 <no_os_spi_init+0xba>
	// Initializing BUS descriptor
	if (!spi_table[param->device_id]) {
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a20      	ldr	r2, [pc, #128]	@ (8003e80 <no_os_spi_init+0xc4>)
 8003dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d108      	bne.n	8003e18 <no_os_spi_init+0x5c>
		ret = no_os_spibus_init(param);
 8003e06:	6838      	ldr	r0, [r7, #0]
 8003e08:	f000 f83c 	bl	8003e84 <no_os_spibus_init>
 8003e0c:	60f8      	str	r0, [r7, #12]
		if (ret)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <no_os_spi_init+0x5c>
			return ret;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	e02e      	b.n	8003e76 <no_os_spi_init+0xba>
	}
	// Initilize SPI descriptor
	ret = param->platform_ops->init(desc, param);
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	6839      	ldr	r1, [r7, #0]
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	4798      	blx	r3
 8003e24:	60f8      	str	r0, [r7, #12]
	if (ret)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <no_os_spi_init+0x74>
		return ret;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	e022      	b.n	8003e76 <no_os_spi_init+0xba>
	(*desc)->bus = spi_table[param->device_id];
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4911      	ldr	r1, [pc, #68]	@ (8003e80 <no_os_spi_init+0xc4>)
 8003e3a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003e3e:	601a      	str	r2, [r3, #0]
	(*desc)->bus->slave_number++;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	791a      	ldrb	r2, [r3, #4]
 8003e48:	3201      	adds	r2, #1
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	711a      	strb	r2, [r3, #4]
	(*desc)->platform_ops = param->platform_ops;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	68d2      	ldr	r2, [r2, #12]
 8003e56:	611a      	str	r2, [r3, #16]
	(*desc)->parent = param->parent;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	69d2      	ldr	r2, [r2, #28]
 8003e60:	621a      	str	r2, [r3, #32]
	(*desc)->platform_delays = param->platform_delays;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	3314      	adds	r3, #20
 8003e6a:	3210      	adds	r2, #16
 8003e6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e70:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	200005a4 	.word	0x200005a4

08003e84 <no_os_spibus_init>:
 * @brief Initialize the SPI bus communication peripheral.
 * @param param - The structure that containes the SPI bus parameters
 * @return 0 in case of success, error code otherwise
*/
int32_t no_os_spibus_init(const struct no_os_spi_init_param *param)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)no_os_calloc(1,
 8003e8c:	211c      	movs	r1, #28
 8003e8e:	2001      	movs	r0, #1
 8003e90:	f7fe fdca 	bl	8002a28 <no_os_calloc>
 8003e94:	60f8      	str	r0, [r7, #12]
					sizeof(struct no_os_spibus_desc));

	if (!bus)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d102      	bne.n	8003ea2 <no_os_spibus_init+0x1e>
		return -ENOMEM;
 8003e9c:	f06f 030b 	mvn.w	r3, #11
 8003ea0:	e025      	b.n	8003eee <no_os_spibus_init+0x6a>

	no_os_mutex_init(&(bus->mutex));
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff fea9 	bl	8003bfc <no_os_mutex_init>

	bus->slave_number = 0;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	711a      	strb	r2, [r3, #4]
	bus->device_id = param->device_id;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	609a      	str	r2, [r3, #8]
	bus->max_speed_hz = param->max_speed_hz;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	60da      	str	r2, [r3, #12]
	bus->mode = param->mode;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	7a5a      	ldrb	r2, [r3, #9]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	741a      	strb	r2, [r3, #16]
	bus->bit_order = param->bit_order;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	7a9a      	ldrb	r2, [r3, #10]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	745a      	strb	r2, [r3, #17]
	bus->platform_ops = param->platform_ops;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68da      	ldr	r2, [r3, #12]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	615a      	str	r2, [r3, #20]
	bus->extra = param->extra;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699a      	ldr	r2, [r3, #24]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	619a      	str	r2, [r3, #24]

	spi_table[param->device_id] = bus;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4904      	ldr	r1, [pc, #16]	@ (8003ef8 <no_os_spibus_init+0x74>)
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return 0;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	200005a4 	.word	0x200005a4

08003efc <no_os_spi_remove>:
 * @brief Free the resources allocated by no_os_spi_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_remove(struct no_os_spi_desc *desc)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <no_os_spi_remove+0x16>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d102      	bne.n	8003f18 <no_os_spi_remove+0x1c>
		return -EINVAL;
 8003f12:	f06f 0315 	mvn.w	r3, #21
 8003f16:	e017      	b.n	8003f48 <no_os_spi_remove+0x4c>

	if (desc->bus)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d005      	beq.n	8003f2c <no_os_spi_remove+0x30>
		no_os_spibus_remove(desc->bus->device_id);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 f812 	bl	8003f50 <no_os_spibus_remove>

	if (!desc->platform_ops->remove)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	691b      	ldr	r3, [r3, #16]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d102      	bne.n	8003f3c <no_os_spi_remove+0x40>
		return -ENOSYS;
 8003f36:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003f3a:	e005      	b.n	8003f48 <no_os_spi_remove+0x4c>
	return desc->platform_ops->remove(desc);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	4798      	blx	r3
 8003f46:	4603      	mov	r3, r0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <no_os_spibus_remove>:
/**
 * @brief Removes SPI bus instance
 * @param bus_number - SPI bus number
*/
void no_os_spibus_remove(uint32_t bus_number)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)
 8003f58:	4a14      	ldr	r2, [pc, #80]	@ (8003fac <no_os_spibus_remove+0x5c>)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f60:	60fb      	str	r3, [r7, #12]
					spi_table[bus_number];

	if (bus->slave_number > 0)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	791b      	ldrb	r3, [r3, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <no_os_spibus_remove+0x26>
		bus->slave_number--;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	791b      	ldrb	r3, [r3, #4]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	b2da      	uxtb	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	711a      	strb	r2, [r3, #4]

	if (bus->slave_number == 0) {
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	791b      	ldrb	r3, [r3, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d111      	bne.n	8003fa2 <no_os_spibus_remove+0x52>
		no_os_mutex_remove(bus->mutex);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7ff fe58 	bl	8003c38 <no_os_mutex_remove>

		if (bus) {
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <no_os_spibus_remove+0x52>
			no_os_free(bus);
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f7fe fd58 	bl	8002a44 <no_os_free>
			bus = NULL;
 8003f94:	2300      	movs	r3, #0
 8003f96:	60fb      	str	r3, [r7, #12]
			spi_table[bus_number] = NULL;
 8003f98:	4a04      	ldr	r2, [pc, #16]	@ (8003fac <no_os_spibus_remove+0x5c>)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	200005a4 	.word	0x200005a4

08003fb0 <no_os_spi_write_and_read>:
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_write_and_read(struct no_os_spi_desc *desc,
				 uint8_t *data,
				 uint16_t bytes_number)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	80fb      	strh	r3, [r7, #6]
	int32_t ret;

	if (!desc || !desc->platform_ops)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d003      	beq.n	8003fcc <no_os_spi_write_and_read+0x1c>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d102      	bne.n	8003fd2 <no_os_spi_write_and_read+0x22>
		return -EINVAL;
 8003fcc:	f06f 0315 	mvn.w	r3, #21
 8003fd0:	e01c      	b.n	800400c <no_os_spi_write_and_read+0x5c>

	if (!desc->platform_ops->write_and_read)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d102      	bne.n	8003fe2 <no_os_spi_write_and_read+0x32>
		return -ENOSYS;
 8003fdc:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8003fe0:	e014      	b.n	800400c <no_os_spi_write_and_read+0x5c>

	no_os_mutex_lock(desc->bus->mutex);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fe11 	bl	8003c10 <no_os_mutex_lock>
	ret =  desc->platform_ops->write_and_read(desc, data, bytes_number);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	88fa      	ldrh	r2, [r7, #6]
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	4798      	blx	r3
 8003ffc:	6178      	str	r0, [r7, #20]
	no_os_mutex_unlock(desc->bus->mutex);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff fe0d 	bl	8003c24 <no_os_mutex_unlock>

	return ret;
 800400a:	697b      	ldr	r3, [r7, #20]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3718      	adds	r7, #24
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <no_os_find_first_set_bit>:

/**
 * Find first set bit in word.
 */
uint32_t no_os_find_first_set_bit(uint32_t word)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
	uint32_t first_set_bit = 0;
 800401c:	2300      	movs	r3, #0
 800401e:	60fb      	str	r3, [r7, #12]

	while (word) {
 8004020:	e00c      	b.n	800403c <no_os_find_first_set_bit+0x28>
		if (word & 0x1)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <no_os_find_first_set_bit+0x1c>
			return first_set_bit;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	e009      	b.n	8004044 <no_os_find_first_set_bit+0x30>
		word >>= 1;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	085b      	lsrs	r3, r3, #1
 8004034:	607b      	str	r3, [r7, #4]
		first_set_bit ++;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	3301      	adds	r3, #1
 800403a:	60fb      	str	r3, [r7, #12]
	while (word) {
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1ef      	bne.n	8004022 <no_os_find_first_set_bit+0xe>
	}

	return 32;
 8004042:	2320      	movs	r3, #32
}
 8004044:	4618      	mov	r0, r3
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <no_os_field_prep>:

/**
 * Shift the value and apply the specified mask.
 */
uint32_t no_os_field_prep(uint32_t mask, uint32_t val)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
	return (val << no_os_find_first_set_bit(mask)) & mask;
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff ffda 	bl	8004014 <no_os_find_first_set_bit>
 8004060:	4602      	mov	r2, r0
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	fa03 f202 	lsl.w	r2, r3, r2
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4013      	ands	r3, r2
}
 800406c:	4618      	mov	r0, r3
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <no_os_field_get>:

/**
 * Get a field specified by a mask from a word.
 */
uint32_t no_os_field_get(uint32_t mask, uint32_t word)
{
 8004074:	b590      	push	{r4, r7, lr}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
	return (word & mask) >> no_os_find_first_set_bit(mask);
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	ea02 0403 	and.w	r4, r2, r3
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7ff ffc4 	bl	8004014 <no_os_find_first_set_bit>
 800408c:	4603      	mov	r3, r0
 800408e:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	bd90      	pop	{r4, r7, pc}
	...

0800409c <no_os_udelay>:
#if defined(DWT)
#pragma GCC push_options
#pragma GCC optimize ("O3")
void no_os_udelay(uint32_t usecs) {
	static bool firstrun = true;
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 800409c:	4b13      	ldr	r3, [pc, #76]	@ (80040ec <no_os_udelay+0x50>)
 800409e:	4a14      	ldr	r2, [pc, #80]	@ (80040f0 <no_os_udelay+0x54>)
 80040a0:	681b      	ldr	r3, [r3, #0]
	if (firstrun) {
 80040a2:	4914      	ldr	r1, [pc, #80]	@ (80040f4 <no_os_udelay+0x58>)
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 80040a4:	fba2 2303 	umull	r2, r3, r2, r3
void no_os_udelay(uint32_t usecs) {
 80040a8:	b082      	sub	sp, #8
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 80040aa:	0c9b      	lsrs	r3, r3, #18
	if (firstrun) {
 80040ac:	780a      	ldrb	r2, [r1, #0]
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 80040ae:	fb00 f303 	mul.w	r3, r0, r3
 80040b2:	9300      	str	r3, [sp, #0]
	if (firstrun) {
 80040b4:	b17a      	cbz	r2, 80040d6 <no_os_udelay+0x3a>
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80040b6:	4810      	ldr	r0, [pc, #64]	@ (80040f8 <no_os_udelay+0x5c>)
#ifdef STM32F7
		DWT->LAR = 0xC5ACCE55;
#endif
		DWT->CTRL |= 1;
 80040b8:	4a10      	ldr	r2, [pc, #64]	@ (80040fc <no_os_udelay+0x60>)
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80040ba:	f8d0 30fc 	ldr.w	r3, [r0, #252]	@ 0xfc
 80040be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040c2:	f8c0 30fc 	str.w	r3, [r0, #252]	@ 0xfc
		DWT->CTRL |= 1;
 80040c6:	6813      	ldr	r3, [r2, #0]
		firstrun = false;
 80040c8:	f04f 0c00 	mov.w	ip, #0
		DWT->CTRL |= 1;
 80040cc:	f043 0301 	orr.w	r3, r3, #1
 80040d0:	6013      	str	r3, [r2, #0]
		firstrun = false;
 80040d2:	f881 c000 	strb.w	ip, [r1]
	}
	volatile uint32_t start = DWT->CYCCNT;
 80040d6:	4809      	ldr	r0, [pc, #36]	@ (80040fc <no_os_udelay+0x60>)
 80040d8:	6843      	ldr	r3, [r0, #4]
 80040da:	9301      	str	r3, [sp, #4]
	while (DWT->CYCCNT - start < cycles)
 80040dc:	6843      	ldr	r3, [r0, #4]
 80040de:	9901      	ldr	r1, [sp, #4]
 80040e0:	9a00      	ldr	r2, [sp, #0]
 80040e2:	1a5b      	subs	r3, r3, r1
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d3f9      	bcc.n	80040dc <no_os_udelay+0x40>
		;
}
 80040e8:	b002      	add	sp, #8
 80040ea:	4770      	bx	lr
 80040ec:	20000088 	.word	0x20000088
 80040f0:	431bde83 	.word	0x431bde83
 80040f4:	20000000 	.word	0x20000000
 80040f8:	e000ed00 	.word	0xe000ed00
 80040fc:	e0001000 	.word	0xe0001000

08004100 <_gpio_init>:
 * @param param - The structure that contains the GPIO parameters.
 * @return 0 in case of success, -1 otherwise.
 */
static int32_t _gpio_init(struct no_os_gpio_desc *desc,
			  const struct no_os_gpio_init_param *param)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08e      	sub	sp, #56	@ 0x38
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 800410a:	2300      	movs	r3, #0
 800410c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct stm32_gpio_desc *extra = desc->extra;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct stm32_gpio_init_param *pextra = param->extra;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t mode = GPIO_MODE_INPUT;
 800411a:	2300      	movs	r3, #0
 800411c:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t speed = GPIO_SPEED_FREQ_LOW;
 800411e:	2300      	movs	r3, #0
 8004120:	633b      	str	r3, [r7, #48]	@ 0x30

	if (!param)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d102      	bne.n	800412e <_gpio_init+0x2e>
		return -EINVAL;
 8004128:	f06f 0315 	mvn.w	r3, #21
 800412c:	e116      	b.n	800435c <_gpio_init+0x25c>

	/* enable gpio port in RCC */
	if (param->port == 0) {
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d111      	bne.n	800415a <_gpio_init+0x5a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8004136:	2300      	movs	r3, #0
 8004138:	623b      	str	r3, [r7, #32]
 800413a:	4b8a      	ldr	r3, [pc, #552]	@ (8004364 <_gpio_init+0x264>)
 800413c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413e:	4a89      	ldr	r2, [pc, #548]	@ (8004364 <_gpio_init+0x264>)
 8004140:	f043 0301 	orr.w	r3, r3, #1
 8004144:	6313      	str	r3, [r2, #48]	@ 0x30
 8004146:	4b87      	ldr	r3, [pc, #540]	@ (8004364 <_gpio_init+0x264>)
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	623b      	str	r3, [r7, #32]
 8004150:	6a3b      	ldr	r3, [r7, #32]
		extra->port = GPIOA;
 8004152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004154:	4a84      	ldr	r2, [pc, #528]	@ (8004368 <_gpio_init+0x268>)
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	e070      	b.n	800423c <_gpio_init+0x13c>
	}
#ifdef GPIOB
	else if (param->port == 1) {
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d111      	bne.n	8004186 <_gpio_init+0x86>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8004162:	2300      	movs	r3, #0
 8004164:	61fb      	str	r3, [r7, #28]
 8004166:	4b7f      	ldr	r3, [pc, #508]	@ (8004364 <_gpio_init+0x264>)
 8004168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416a:	4a7e      	ldr	r2, [pc, #504]	@ (8004364 <_gpio_init+0x264>)
 800416c:	f043 0302 	orr.w	r3, r3, #2
 8004170:	6313      	str	r3, [r2, #48]	@ 0x30
 8004172:	4b7c      	ldr	r3, [pc, #496]	@ (8004364 <_gpio_init+0x264>)
 8004174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	61fb      	str	r3, [r7, #28]
 800417c:	69fb      	ldr	r3, [r7, #28]
		extra->port = GPIOB;
 800417e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004180:	4a7a      	ldr	r2, [pc, #488]	@ (800436c <_gpio_init+0x26c>)
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	e05a      	b.n	800423c <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOC
	else if (param->port == 2) {
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2b02      	cmp	r3, #2
 800418c:	d111      	bne.n	80041b2 <_gpio_init+0xb2>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800418e:	2300      	movs	r3, #0
 8004190:	61bb      	str	r3, [r7, #24]
 8004192:	4b74      	ldr	r3, [pc, #464]	@ (8004364 <_gpio_init+0x264>)
 8004194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004196:	4a73      	ldr	r2, [pc, #460]	@ (8004364 <_gpio_init+0x264>)
 8004198:	f043 0304 	orr.w	r3, r3, #4
 800419c:	6313      	str	r3, [r2, #48]	@ 0x30
 800419e:	4b71      	ldr	r3, [pc, #452]	@ (8004364 <_gpio_init+0x264>)
 80041a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a2:	f003 0304 	and.w	r3, r3, #4
 80041a6:	61bb      	str	r3, [r7, #24]
 80041a8:	69bb      	ldr	r3, [r7, #24]
		extra->port = GPIOC;
 80041aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ac:	4a70      	ldr	r2, [pc, #448]	@ (8004370 <_gpio_init+0x270>)
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	e044      	b.n	800423c <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOD
	else if (param->port == 3) {
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b03      	cmp	r3, #3
 80041b8:	d111      	bne.n	80041de <_gpio_init+0xde>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	4b69      	ldr	r3, [pc, #420]	@ (8004364 <_gpio_init+0x264>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c2:	4a68      	ldr	r2, [pc, #416]	@ (8004364 <_gpio_init+0x264>)
 80041c4:	f043 0308 	orr.w	r3, r3, #8
 80041c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ca:	4b66      	ldr	r3, [pc, #408]	@ (8004364 <_gpio_init+0x264>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	697b      	ldr	r3, [r7, #20]
		extra->port = GPIOD;
 80041d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d8:	4a66      	ldr	r2, [pc, #408]	@ (8004374 <_gpio_init+0x274>)
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	e02e      	b.n	800423c <_gpio_init+0x13c>
	}
#endif
#ifdef GPIOE
	else if (param->port == 4) {
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d111      	bne.n	800420a <_gpio_init+0x10a>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 80041e6:	2300      	movs	r3, #0
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	4b5e      	ldr	r3, [pc, #376]	@ (8004364 <_gpio_init+0x264>)
 80041ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ee:	4a5d      	ldr	r2, [pc, #372]	@ (8004364 <_gpio_init+0x264>)
 80041f0:	f043 0310 	orr.w	r3, r3, #16
 80041f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80041f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004364 <_gpio_init+0x264>)
 80041f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fa:	f003 0310 	and.w	r3, r3, #16
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	693b      	ldr	r3, [r7, #16]
		extra->port = GPIOE;
 8004202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004204:	4a5c      	ldr	r2, [pc, #368]	@ (8004378 <_gpio_init+0x278>)
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	e018      	b.n	800423c <_gpio_init+0x13c>
		__HAL_RCC_GPIOG_CLK_ENABLE();
		extra->port = GPIOG;
	}
#endif
#ifdef GPIOH
	else if (param->port == 7) {
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2b07      	cmp	r3, #7
 8004210:	d111      	bne.n	8004236 <_gpio_init+0x136>
		__HAL_RCC_GPIOH_CLK_ENABLE();
 8004212:	2300      	movs	r3, #0
 8004214:	60fb      	str	r3, [r7, #12]
 8004216:	4b53      	ldr	r3, [pc, #332]	@ (8004364 <_gpio_init+0x264>)
 8004218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421a:	4a52      	ldr	r2, [pc, #328]	@ (8004364 <_gpio_init+0x264>)
 800421c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004220:	6313      	str	r3, [r2, #48]	@ 0x30
 8004222:	4b50      	ldr	r3, [pc, #320]	@ (8004364 <_gpio_init+0x264>)
 8004224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	68fb      	ldr	r3, [r7, #12]
		extra->port = GPIOH;
 800422e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004230:	4a52      	ldr	r2, [pc, #328]	@ (800437c <_gpio_init+0x27c>)
 8004232:	601a      	str	r2, [r3, #0]
 8004234:	e002      	b.n	800423c <_gpio_init+0x13c>
		__HAL_RCC_GPIOK_CLK_ENABLE();
		extra->port = GPIOK;
	}
#endif
	else
		return -EINVAL;
 8004236:	f06f 0315 	mvn.w	r3, #21
 800423a:	e08f      	b.n	800435c <_gpio_init+0x25c>

	if (param->extra) {
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <_gpio_init+0x150>
		mode = pextra->mode;
 8004244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	637b      	str	r3, [r7, #52]	@ 0x34
		speed = pextra->speed;
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	633b      	str	r3, [r7, #48]	@ 0x30
	}

	if (!IS_GPIO_MODE(mode))
 8004250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004252:	2b00      	cmp	r3, #0
 8004254:	d029      	beq.n	80042aa <_gpio_init+0x1aa>
 8004256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004258:	2b01      	cmp	r3, #1
 800425a:	d026      	beq.n	80042aa <_gpio_init+0x1aa>
 800425c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800425e:	2b11      	cmp	r3, #17
 8004260:	d023      	beq.n	80042aa <_gpio_init+0x1aa>
 8004262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004264:	2b02      	cmp	r3, #2
 8004266:	d020      	beq.n	80042aa <_gpio_init+0x1aa>
 8004268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800426a:	2b12      	cmp	r3, #18
 800426c:	d01d      	beq.n	80042aa <_gpio_init+0x1aa>
 800426e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004270:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8004274:	d019      	beq.n	80042aa <_gpio_init+0x1aa>
 8004276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004278:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800427c:	d015      	beq.n	80042aa <_gpio_init+0x1aa>
 800427e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004280:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8004284:	d011      	beq.n	80042aa <_gpio_init+0x1aa>
 8004286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004288:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800428c:	d00d      	beq.n	80042aa <_gpio_init+0x1aa>
 800428e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004290:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8004294:	d009      	beq.n	80042aa <_gpio_init+0x1aa>
 8004296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004298:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 800429c:	d005      	beq.n	80042aa <_gpio_init+0x1aa>
 800429e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042a0:	2b03      	cmp	r3, #3
 80042a2:	d002      	beq.n	80042aa <_gpio_init+0x1aa>
		return -EINVAL;
 80042a4:	f06f 0315 	mvn.w	r3, #21
 80042a8:	e058      	b.n	800435c <_gpio_init+0x25c>

	switch (mode) {
 80042aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ac:	2b11      	cmp	r3, #17
 80042ae:	d010      	beq.n	80042d2 <_gpio_init+0x1d2>
 80042b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042b2:	2b11      	cmp	r3, #17
 80042b4:	d80a      	bhi.n	80042cc <_gpio_init+0x1cc>
 80042b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d90a      	bls.n	80042d2 <_gpio_init+0x1d2>
 80042bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d104      	bne.n	80042cc <_gpio_init+0x1cc>
	case GPIO_MODE_INPUT:
	case GPIO_MODE_OUTPUT_PP:
	case GPIO_MODE_OUTPUT_OD:
		break;
	case GPIO_MODE_AF_PP:
		extra->gpio_config.Alternate = pextra->alternate;
 80042c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c8:	615a      	str	r2, [r3, #20]
		break;
 80042ca:	e003      	b.n	80042d4 <_gpio_init+0x1d4>
	default:
		return -EINVAL;
 80042cc:	f06f 0315 	mvn.w	r3, #21
 80042d0:	e044      	b.n	800435c <_gpio_init+0x25c>
		break;
 80042d2:	bf00      	nop
	}

	/* copy the settings to gpio descriptor */
	desc->port = param->port;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	601a      	str	r2, [r3, #0]
	desc->number = param->number;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	605a      	str	r2, [r3, #4]
	desc->pull = param->pull;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	7a1a      	ldrb	r2, [r3, #8]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	721a      	strb	r2, [r3, #8]

	switch (param->pull) {
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	7a1b      	ldrb	r3, [r3, #8]
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d819      	bhi.n	8004328 <_gpio_init+0x228>
 80042f4:	a201      	add	r2, pc, #4	@ (adr r2, 80042fc <_gpio_init+0x1fc>)
 80042f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fa:	bf00      	nop
 80042fc:	08004311 	.word	0x08004311
 8004300:	08004319 	.word	0x08004319
 8004304:	08004321 	.word	0x08004321
 8004308:	08004319 	.word	0x08004319
 800430c:	08004321 	.word	0x08004321
	case NO_OS_PULL_NONE:
		extra->gpio_config.Pull = GPIO_NOPULL;
 8004310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004312:	2200      	movs	r2, #0
 8004314:	60da      	str	r2, [r3, #12]
		break;
 8004316:	e00a      	b.n	800432e <_gpio_init+0x22e>
	case NO_OS_PULL_UP:
	case NO_OS_PULL_UP_WEAK:
		extra->gpio_config.Pull = GPIO_PULLUP;
 8004318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431a:	2201      	movs	r2, #1
 800431c:	60da      	str	r2, [r3, #12]
		break;
 800431e:	e006      	b.n	800432e <_gpio_init+0x22e>
	case NO_OS_PULL_DOWN:
	case NO_OS_PULL_DOWN_WEAK:
		extra->gpio_config.Pull = GPIO_PULLDOWN;
 8004320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004322:	2202      	movs	r2, #2
 8004324:	60da      	str	r2, [r3, #12]
		break;
 8004326:	e002      	b.n	800432e <_gpio_init+0x22e>
	default:
		return -EINVAL;
 8004328:	f06f 0315 	mvn.w	r3, #21
 800432c:	e016      	b.n	800435c <_gpio_init+0x25c>
	}

	/* configure gpio with user configuration */
	extra->gpio_config.Pin = NO_OS_BIT(param->number);
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	461a      	mov	r2, r3
 800433a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433c:	605a      	str	r2, [r3, #4]
	extra->gpio_config.Mode = mode;
 800433e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004340:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004342:	609a      	str	r2, [r3, #8]
	extra->gpio_config.Speed = speed;
 8004344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004346:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004348:	611a      	str	r2, [r3, #16]

	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 800434a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004350:	3304      	adds	r3, #4
 8004352:	4619      	mov	r1, r3
 8004354:	4610      	mov	r0, r2
 8004356:	f001 fb31 	bl	80059bc <HAL_GPIO_Init>

	return ret;
 800435a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800435c:	4618      	mov	r0, r3
 800435e:	3738      	adds	r7, #56	@ 0x38
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40023800 	.word	0x40023800
 8004368:	40020000 	.word	0x40020000
 800436c:	40020400 	.word	0x40020400
 8004370:	40020800 	.word	0x40020800
 8004374:	40020c00 	.word	0x40020c00
 8004378:	40021000 	.word	0x40021000
 800437c:	40021c00 	.word	0x40021c00

08004380 <stm32_gpio_get>:
 * @param param - GPIO initialization parameters
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get(struct no_os_gpio_desc **desc,
		       const struct no_os_gpio_init_param *param)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
	struct no_os_gpio_desc *descriptor;
	struct stm32_gpio_desc *extra;
	int32_t ret;

	if (!desc || !param)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <stm32_gpio_get+0x16>
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d102      	bne.n	800439c <stm32_gpio_get+0x1c>
		return -EINVAL;
 8004396:	f06f 0315 	mvn.w	r3, #21
 800439a:	e02d      	b.n	80043f8 <stm32_gpio_get+0x78>

	descriptor = (struct no_os_gpio_desc *)no_os_malloc(sizeof(*descriptor));
 800439c:	2014      	movs	r0, #20
 800439e:	f7fe fb37 	bl	8002a10 <no_os_malloc>
 80043a2:	60f8      	str	r0, [r7, #12]
	if (!descriptor) {
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d103      	bne.n	80043b2 <stm32_gpio_get+0x32>
		ret = -ENOMEM;
 80043aa:	f06f 030b 	mvn.w	r3, #11
 80043ae:	613b      	str	r3, [r7, #16]
		goto error;
 80043b0:	e01b      	b.n	80043ea <stm32_gpio_get+0x6a>
	}
	extra = (struct stm32_gpio_desc*)no_os_malloc(sizeof(*extra));
 80043b2:	2018      	movs	r0, #24
 80043b4:	f7fe fb2c 	bl	8002a10 <no_os_malloc>
 80043b8:	6178      	str	r0, [r7, #20]
	if (!extra) {
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d103      	bne.n	80043c8 <stm32_gpio_get+0x48>
		ret = -ENOMEM;
 80043c0:	f06f 030b 	mvn.w	r3, #11
 80043c4:	613b      	str	r3, [r7, #16]
		goto error;
 80043c6:	e010      	b.n	80043ea <stm32_gpio_get+0x6a>
	}

	descriptor->extra = extra;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	611a      	str	r2, [r3, #16]
	ret = _gpio_init(descriptor, param);
 80043ce:	6839      	ldr	r1, [r7, #0]
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f7ff fe95 	bl	8004100 <_gpio_init>
 80043d6:	6138      	str	r0, [r7, #16]
	if(ret < 0)
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	db04      	blt.n	80043e8 <stm32_gpio_get+0x68>
		goto error;

	*desc = descriptor;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	601a      	str	r2, [r3, #0]

	return 0;
 80043e4:	2300      	movs	r3, #0
 80043e6:	e007      	b.n	80043f8 <stm32_gpio_get+0x78>
		goto error;
 80043e8:	bf00      	nop
error:
	no_os_free(extra);
 80043ea:	6978      	ldr	r0, [r7, #20]
 80043ec:	f7fe fb2a 	bl	8002a44 <no_os_free>
	no_os_free(descriptor);
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f7fe fb27 	bl	8002a44 <no_os_free>

	return ret;
 80043f6:	693b      	ldr	r3, [r7, #16]
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <stm32_gpio_get_optional>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_optional(struct no_os_gpio_desc **desc,
				const struct no_os_gpio_init_param *param)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
	if(param == NULL) {
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d104      	bne.n	800441a <stm32_gpio_get_optional+0x1a>
		*desc = NULL;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	601a      	str	r2, [r3, #0]
		return 0;
 8004416:	2300      	movs	r3, #0
 8004418:	e004      	b.n	8004424 <stm32_gpio_get_optional+0x24>
	}

	return stm32_gpio_get(desc, param);
 800441a:	6839      	ldr	r1, [r7, #0]
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7ff ffaf 	bl	8004380 <stm32_gpio_get>
 8004422:	4603      	mov	r3, r0
}
 8004424:	4618      	mov	r0, r3
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <stm32_gpio_remove>:
 * @brief Free the resources allocated by no_os_gpio_get().
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_remove(struct no_os_gpio_desc *desc)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
	if (desc != NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d004      	beq.n	8004444 <stm32_gpio_remove+0x18>
		no_os_free(desc->extra);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	4618      	mov	r0, r3
 8004440:	f7fe fb00 	bl	8002a44 <no_os_free>

	no_os_free(desc);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7fe fafd 	bl	8002a44 <no_os_free>

	return 0;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3708      	adds	r7, #8
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <stm32_gpio_direction_input>:
 * @brief Enable the input direction of the specified GPIO.
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_direction_input(struct no_os_gpio_desc *desc)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
	struct stm32_gpio_desc	*extra;

	if (!desc)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d102      	bne.n	8004468 <stm32_gpio_direction_input+0x14>
		return -EINVAL;
 8004462:	f06f 0315 	mvn.w	r3, #21
 8004466:	e015      	b.n	8004494 <stm32_gpio_direction_input+0x40>

	if (!desc->extra)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d102      	bne.n	8004476 <stm32_gpio_direction_input+0x22>
		return -EFAULT;
 8004470:	f06f 030d 	mvn.w	r3, #13
 8004474:	e00e      	b.n	8004494 <stm32_gpio_direction_input+0x40>

	extra = desc->extra;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	60fb      	str	r3, [r7, #12]

	/* configure gpio with user configuration */
	extra->gpio_config.Mode = GPIO_MODE_INPUT;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	3304      	adds	r3, #4
 800448a:	4619      	mov	r1, r3
 800448c:	4610      	mov	r0, r2
 800448e:	f001 fa95 	bl	80059bc <HAL_GPIO_Init>

	return 0;
 8004492:	2300      	movs	r3, #0
}
 8004494:	4618      	mov	r0, r3
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <stm32_gpio_direction_output>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_direction_output(struct no_os_gpio_desc *desc,
				    uint8_t value)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	460b      	mov	r3, r1
 80044a6:	70fb      	strb	r3, [r7, #3]
	struct stm32_gpio_desc	*extra;

	if (!desc)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d102      	bne.n	80044b4 <stm32_gpio_direction_output+0x18>
		return -EINVAL;
 80044ae:	f06f 0315 	mvn.w	r3, #21
 80044b2:	e025      	b.n	8004500 <stm32_gpio_direction_output+0x64>

	if (!desc->extra)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d102      	bne.n	80044c2 <stm32_gpio_direction_output+0x26>
		return -EFAULT;
 80044bc:	f06f 030d 	mvn.w	r3, #13
 80044c0:	e01e      	b.n	8004500 <stm32_gpio_direction_output+0x64>

	extra = desc->extra;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	60fb      	str	r3, [r7, #12]

	/* configure gpio output level */
	HAL_GPIO_WritePin(extra->port, NO_OS_BIT(desc->number), (GPIO_PinState)value);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6818      	ldr	r0, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	fa02 f303 	lsl.w	r3, r2, r3
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	78fa      	ldrb	r2, [r7, #3]
 80044da:	4619      	mov	r1, r3
 80044dc:	f001 fcee 	bl	8005ebc <HAL_GPIO_WritePin>

	/* configure gpio with user configuration */
	if (extra->gpio_config.Mode == GPIO_MODE_INPUT)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d102      	bne.n	80044ee <stm32_gpio_direction_output+0x52>
		extra->gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2201      	movs	r2, #1
 80044ec:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(extra->port, &extra->gpio_config);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	3304      	adds	r3, #4
 80044f6:	4619      	mov	r1, r3
 80044f8:	4610      	mov	r0, r2
 80044fa:	f001 fa5f 	bl	80059bc <HAL_GPIO_Init>

	return 0;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <stm32_gpio_get_direction>:
 *                             NO_OS_GPIO_IN
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_direction(struct no_os_gpio_desc *desc,
				 uint8_t *direction)
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
	if (!desc || !direction)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d002      	beq.n	800451e <stm32_gpio_get_direction+0x16>
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d102      	bne.n	8004524 <stm32_gpio_get_direction+0x1c>
		return -EINVAL;
 800451e:	f06f 0315 	mvn.w	r3, #21
 8004522:	e00e      	b.n	8004542 <stm32_gpio_get_direction+0x3a>

	struct stm32_gpio_desc *extra = desc->extra;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	60fb      	str	r3, [r7, #12]
	if (!extra->gpio_config.Mode)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d103      	bne.n	800453a <stm32_gpio_get_direction+0x32>
		*direction = NO_OS_GPIO_IN;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2200      	movs	r2, #0
 8004536:	701a      	strb	r2, [r3, #0]
 8004538:	e002      	b.n	8004540 <stm32_gpio_get_direction+0x38>
	else
		*direction = NO_OS_GPIO_OUT;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2201      	movs	r2, #1
 800453e:	701a      	strb	r2, [r3, #0]
	return 0;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <stm32_gpio_set_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_set_value(struct no_os_gpio_desc *desc,
			     uint8_t value)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b084      	sub	sp, #16
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
 8004556:	460b      	mov	r3, r1
 8004558:	70fb      	strb	r3, [r7, #3]
	struct stm32_gpio_desc *extra;

	if (!desc)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d102      	bne.n	8004566 <stm32_gpio_set_value+0x18>
		return -EINVAL;
 8004560:	f06f 0315 	mvn.w	r3, #21
 8004564:	e016      	b.n	8004594 <stm32_gpio_set_value+0x46>

	if (!desc->extra)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d102      	bne.n	8004574 <stm32_gpio_set_value+0x26>
		return -EFAULT;
 800456e:	f06f 030d 	mvn.w	r3, #13
 8004572:	e00f      	b.n	8004594 <stm32_gpio_set_value+0x46>

	extra = desc->extra;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	60fb      	str	r3, [r7, #12]

	/* configure gpio output level */
	HAL_GPIO_WritePin(extra->port, NO_OS_BIT(desc->number), (GPIO_PinState)value);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6818      	ldr	r0, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	b29b      	uxth	r3, r3
 800458a:	78fa      	ldrb	r2, [r7, #3]
 800458c:	4619      	mov	r1, r3
 800458e:	f001 fc95 	bl	8005ebc <HAL_GPIO_WritePin>

	return 0;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <stm32_gpio_get_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_gpio_get_value(struct no_os_gpio_desc *desc,
			     uint8_t *value)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
	struct stm32_gpio_desc	*extra;

	if (!desc || !value)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <stm32_gpio_get_value+0x16>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d102      	bne.n	80045b8 <stm32_gpio_get_value+0x1c>
		return -EINVAL;
 80045b2:	f06f 0315 	mvn.w	r3, #21
 80045b6:	e01a      	b.n	80045ee <stm32_gpio_get_value+0x52>

	if (!desc->extra)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d102      	bne.n	80045c6 <stm32_gpio_get_value+0x2a>
		return -EFAULT;
 80045c0:	f06f 030d 	mvn.w	r3, #13
 80045c4:	e013      	b.n	80045ee <stm32_gpio_get_value+0x52>

	extra = desc->extra;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	60fb      	str	r3, [r7, #12]

	*value = (uint8_t)HAL_GPIO_ReadPin(extra->port, NO_OS_BIT(desc->number));
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	2101      	movs	r1, #1
 80045d6:	fa01 f303 	lsl.w	r3, r1, r3
 80045da:	b29b      	uxth	r3, r3
 80045dc:	4619      	mov	r1, r3
 80045de:	4610      	mov	r0, r2
 80045e0:	f001 fc54 	bl	8005e8c <HAL_GPIO_ReadPin>
 80045e4:	4603      	mov	r3, r0
 80045e6:	461a      	mov	r2, r3
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	701a      	strb	r2, [r3, #0]

	return 0;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
	...

080045f8 <HAL_TIM_PeriodElapsedCallback>:
	       (int32_t)((struct irq_action *)data2)->handle;
}

#ifdef HAL_TIM_MODULE_ENABLED
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b088      	sub	sp, #32
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
	struct event_list *ee = &_events[NO_OS_EVT_TIM_ELAPSED];
 8004600:	4b12      	ldr	r3, [pc, #72]	@ (800464c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8004602:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = htim};
 8004604:	f107 0308 	add.w	r3, r7, #8
 8004608:	2200      	movs	r2, #0
 800460a:	601a      	str	r2, [r3, #0]
 800460c:	605a      	str	r2, [r3, #4]
 800460e:	609a      	str	r2, [r3, #8]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	60bb      	str	r3, [r7, #8]
	int ret;

	/* Find & call callback */
	ret = no_os_list_read_find(ee->actions, (void **)&a, &key);
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f107 0208 	add.w	r2, r7, #8
 800461c:	f107 0114 	add.w	r1, r7, #20
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff f979 	bl	8003918 <no_os_list_read_find>
 8004626:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	2b00      	cmp	r3, #0
 800462c:	db0a      	blt.n	8004644 <HAL_TIM_PeriodElapsedCallback+0x4c>
		return;

	if(a->callback)
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d007      	beq.n	8004646 <HAL_TIM_PeriodElapsedCallback+0x4e>
		a->callback(a->ctx);
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	6892      	ldr	r2, [r2, #8]
 800463e:	4610      	mov	r0, r2
 8004640:	4798      	blx	r3
 8004642:	e000      	b.n	8004646 <HAL_TIM_PeriodElapsedCallback+0x4e>
		return;
 8004644:	bf00      	nop
}
 8004646:	3720      	adds	r7, #32
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	2000004c 	.word	0x2000004c

08004650 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback (TIM_HandleTypeDef *htim)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b088      	sub	sp, #32
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
	struct event_list *ee = &_events[NO_OS_EVT_TIM_PWM_PULSE_FINISHED];
 8004658:	4b12      	ldr	r3, [pc, #72]	@ (80046a4 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 800465a:	61fb      	str	r3, [r7, #28]
	struct irq_action *a;
	struct irq_action key = {.handle = htim};
 800465c:	f107 0308 	add.w	r3, r7, #8
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	609a      	str	r2, [r3, #8]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	60bb      	str	r3, [r7, #8]
	int ret;

	/* Find & call callback */
	ret = no_os_list_read_find(ee->actions, (void **)&a, &key);
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f107 0208 	add.w	r2, r7, #8
 8004674:	f107 0114 	add.w	r1, r7, #20
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff f94d 	bl	8003918 <no_os_list_read_find>
 800467e:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	2b00      	cmp	r3, #0
 8004684:	db0a      	blt.n	800469c <HAL_TIM_PWM_PulseFinishedCallback+0x4c>
		return;

	if(a->callback)
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d007      	beq.n	800469e <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
		a->callback(a->ctx);
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	6892      	ldr	r2, [r2, #8]
 8004696:	4610      	mov	r0, r2
 8004698:	4798      	blx	r3
 800469a:	e000      	b.n	800469e <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
		return;
 800469c:	bf00      	nop
}
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	20000058 	.word	0x20000058

080046a8 <stm32_spi_config>:
#ifdef HAL_TIM_MODULE_ENABLED
#include "no_os_pwm.h"
#endif

static int stm32_spi_config(struct no_os_spi_desc *desc)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
	int ret;
	uint32_t prescaler = 0u;
 80046b0:	2300      	movs	r3, #0
 80046b2:	61bb      	str	r3, [r7, #24]
	SPI_TypeDef *base = NULL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	617b      	str	r3, [r7, #20]
	struct stm32_spi_desc *sdesc = desc->extra;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	613b      	str	r3, [r7, #16]

	/* automatically select prescaler based on max_speed_hz */
	if (desc->max_speed_hz != 0u) {
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	f000 80b1 	beq.w	800482a <stm32_spi_config+0x182>
		uint32_t div = sdesc->input_clock / desc->max_speed_hz;
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	60fb      	str	r3, [r7, #12]

		switch (div) {
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2b40      	cmp	r3, #64	@ 0x40
 80046da:	f200 8089 	bhi.w	80047f0 <stm32_spi_config+0x148>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2b40      	cmp	r3, #64	@ 0x40
 80046e2:	f200 809f 	bhi.w	8004824 <stm32_spi_config+0x17c>
 80046e6:	a201      	add	r2, pc, #4	@ (adr r2, 80046ec <stm32_spi_config+0x44>)
 80046e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ec:	080047fb 	.word	0x080047fb
 80046f0:	080047fb 	.word	0x080047fb
 80046f4:	080047fb 	.word	0x080047fb
 80046f8:	08004801 	.word	0x08004801
 80046fc:	08004801 	.word	0x08004801
 8004700:	08004807 	.word	0x08004807
 8004704:	08004807 	.word	0x08004807
 8004708:	08004807 	.word	0x08004807
 800470c:	08004807 	.word	0x08004807
 8004710:	0800480d 	.word	0x0800480d
 8004714:	0800480d 	.word	0x0800480d
 8004718:	0800480d 	.word	0x0800480d
 800471c:	0800480d 	.word	0x0800480d
 8004720:	0800480d 	.word	0x0800480d
 8004724:	0800480d 	.word	0x0800480d
 8004728:	0800480d 	.word	0x0800480d
 800472c:	0800480d 	.word	0x0800480d
 8004730:	08004813 	.word	0x08004813
 8004734:	08004813 	.word	0x08004813
 8004738:	08004813 	.word	0x08004813
 800473c:	08004813 	.word	0x08004813
 8004740:	08004813 	.word	0x08004813
 8004744:	08004813 	.word	0x08004813
 8004748:	08004813 	.word	0x08004813
 800474c:	08004813 	.word	0x08004813
 8004750:	08004813 	.word	0x08004813
 8004754:	08004813 	.word	0x08004813
 8004758:	08004813 	.word	0x08004813
 800475c:	08004813 	.word	0x08004813
 8004760:	08004813 	.word	0x08004813
 8004764:	08004813 	.word	0x08004813
 8004768:	08004813 	.word	0x08004813
 800476c:	08004813 	.word	0x08004813
 8004770:	08004819 	.word	0x08004819
 8004774:	08004819 	.word	0x08004819
 8004778:	08004819 	.word	0x08004819
 800477c:	08004819 	.word	0x08004819
 8004780:	08004819 	.word	0x08004819
 8004784:	08004819 	.word	0x08004819
 8004788:	08004819 	.word	0x08004819
 800478c:	08004819 	.word	0x08004819
 8004790:	08004819 	.word	0x08004819
 8004794:	08004819 	.word	0x08004819
 8004798:	08004819 	.word	0x08004819
 800479c:	08004819 	.word	0x08004819
 80047a0:	08004819 	.word	0x08004819
 80047a4:	08004819 	.word	0x08004819
 80047a8:	08004819 	.word	0x08004819
 80047ac:	08004819 	.word	0x08004819
 80047b0:	08004819 	.word	0x08004819
 80047b4:	08004819 	.word	0x08004819
 80047b8:	08004819 	.word	0x08004819
 80047bc:	08004819 	.word	0x08004819
 80047c0:	08004819 	.word	0x08004819
 80047c4:	08004819 	.word	0x08004819
 80047c8:	08004819 	.word	0x08004819
 80047cc:	08004819 	.word	0x08004819
 80047d0:	08004819 	.word	0x08004819
 80047d4:	08004819 	.word	0x08004819
 80047d8:	08004819 	.word	0x08004819
 80047dc:	08004819 	.word	0x08004819
 80047e0:	08004819 	.word	0x08004819
 80047e4:	08004819 	.word	0x08004819
 80047e8:	08004819 	.word	0x08004819
 80047ec:	08004819 	.word	0x08004819
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	3b41      	subs	r3, #65	@ 0x41
 80047f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80047f6:	d815      	bhi.n	8004824 <stm32_spi_config+0x17c>
 80047f8:	e011      	b.n	800481e <stm32_spi_config+0x176>
		case 0 ... 2:
			prescaler = SPI_BAUDRATEPRESCALER_2;
 80047fa:	2300      	movs	r3, #0
 80047fc:	61bb      	str	r3, [r7, #24]
			break;
 80047fe:	e016      	b.n	800482e <stm32_spi_config+0x186>
		case 3 ... 4:
			prescaler = SPI_BAUDRATEPRESCALER_4;
 8004800:	2308      	movs	r3, #8
 8004802:	61bb      	str	r3, [r7, #24]
			break;
 8004804:	e013      	b.n	800482e <stm32_spi_config+0x186>
		case 5 ... 8:
			prescaler = SPI_BAUDRATEPRESCALER_8;
 8004806:	2310      	movs	r3, #16
 8004808:	61bb      	str	r3, [r7, #24]
			break;
 800480a:	e010      	b.n	800482e <stm32_spi_config+0x186>
		case 9 ... 16:
			prescaler = SPI_BAUDRATEPRESCALER_16;
 800480c:	2318      	movs	r3, #24
 800480e:	61bb      	str	r3, [r7, #24]
			break;
 8004810:	e00d      	b.n	800482e <stm32_spi_config+0x186>
		case 17 ... 32:
			prescaler = SPI_BAUDRATEPRESCALER_32;
 8004812:	2320      	movs	r3, #32
 8004814:	61bb      	str	r3, [r7, #24]
			break;
 8004816:	e00a      	b.n	800482e <stm32_spi_config+0x186>
		case 33 ... 64:
			prescaler = SPI_BAUDRATEPRESCALER_64;
 8004818:	2328      	movs	r3, #40	@ 0x28
 800481a:	61bb      	str	r3, [r7, #24]
			break;
 800481c:	e007      	b.n	800482e <stm32_spi_config+0x186>
		case 65 ... 128:
			prescaler = SPI_BAUDRATEPRESCALER_128;
 800481e:	2330      	movs	r3, #48	@ 0x30
 8004820:	61bb      	str	r3, [r7, #24]
			break;
 8004822:	e004      	b.n	800482e <stm32_spi_config+0x186>
		default:
			prescaler = SPI_BAUDRATEPRESCALER_256;
 8004824:	2338      	movs	r3, #56	@ 0x38
 8004826:	61bb      	str	r3, [r7, #24]
			break;
 8004828:	e001      	b.n	800482e <stm32_spi_config+0x186>
		}
	} else
		prescaler = SPI_BAUDRATEPRESCALER_64;
 800482a:	2328      	movs	r3, #40	@ 0x28
 800482c:	61bb      	str	r3, [r7, #24]

	switch (desc->device_id) {
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	3b01      	subs	r3, #1
 8004834:	2b03      	cmp	r3, #3
 8004836:	d817      	bhi.n	8004868 <stm32_spi_config+0x1c0>
 8004838:	a201      	add	r2, pc, #4	@ (adr r2, 8004840 <stm32_spi_config+0x198>)
 800483a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483e:	bf00      	nop
 8004840:	08004851 	.word	0x08004851
 8004844:	08004857 	.word	0x08004857
 8004848:	0800485d 	.word	0x0800485d
 800484c:	08004863 	.word	0x08004863
#if defined(SPI1)
	case 1:
		base = SPI1;
 8004850:	4b2e      	ldr	r3, [pc, #184]	@ (800490c <stm32_spi_config+0x264>)
 8004852:	617b      	str	r3, [r7, #20]
		break;
 8004854:	e00c      	b.n	8004870 <stm32_spi_config+0x1c8>
#endif
#if defined(SPI2)
	case 2:
		base = SPI2;
 8004856:	4b2e      	ldr	r3, [pc, #184]	@ (8004910 <stm32_spi_config+0x268>)
 8004858:	617b      	str	r3, [r7, #20]
		break;
 800485a:	e009      	b.n	8004870 <stm32_spi_config+0x1c8>
#endif
#if defined(SPI3)
	case 3:
		base = SPI3;
 800485c:	4b2d      	ldr	r3, [pc, #180]	@ (8004914 <stm32_spi_config+0x26c>)
 800485e:	617b      	str	r3, [r7, #20]
		break;
 8004860:	e006      	b.n	8004870 <stm32_spi_config+0x1c8>
#endif
		break;
#if defined(SPI4)
	case 4:
		base = SPI4;
 8004862:	4b2d      	ldr	r3, [pc, #180]	@ (8004918 <stm32_spi_config+0x270>)
 8004864:	617b      	str	r3, [r7, #20]
		break;
 8004866:	e003      	b.n	8004870 <stm32_spi_config+0x1c8>
	case 6:
		base = SPI6;
		break;
#endif
	default:
		ret = -EINVAL;
 8004868:	f06f 0315 	mvn.w	r3, #21
 800486c:	61fb      	str	r3, [r7, #28]
		goto error;
 800486e:	e048      	b.n	8004902 <stm32_spi_config+0x25a>
	};
	sdesc->hspi.Instance = base;
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	601a      	str	r2, [r3, #0]
	sdesc->hspi.Init.Mode = SPI_MODE_MASTER;
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800487c:	605a      	str	r2, [r3, #4]
	sdesc->hspi.Init.Direction = SPI_DIRECTION_2LINES;
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	2200      	movs	r2, #0
 8004882:	609a      	str	r2, [r3, #8]
	sdesc->hspi.Init.DataSize = SPI_DATASIZE_8BIT;
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	2200      	movs	r2, #0
 8004888:	60da      	str	r2, [r3, #12]
	sdesc->hspi.Init.CLKPolarity = desc->mode & NO_OS_SPI_CPOL ?
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	7b5b      	ldrb	r3, [r3, #13]
				       SPI_POLARITY_HIGH :
 800488e:	f003 0202 	and.w	r2, r3, #2
	sdesc->hspi.Init.CLKPolarity = desc->mode & NO_OS_SPI_CPOL ?
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	611a      	str	r2, [r3, #16]
				       SPI_POLARITY_LOW;
	sdesc->hspi.Init.CLKPhase = desc->mode & NO_OS_SPI_CPHA ? SPI_PHASE_2EDGE :
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	7b5b      	ldrb	r3, [r3, #13]
 800489a:	f003 0201 	and.w	r2, r3, #1
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	615a      	str	r2, [r3, #20]
				    SPI_PHASE_1EDGE;
	sdesc->hspi.Init.NSS = SPI_NSS_SOFT;
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048a8:	619a      	str	r2, [r3, #24]
	sdesc->hspi.Init.BaudRatePrescaler = prescaler;
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	61da      	str	r2, [r3, #28]
	sdesc->hspi.Init.FirstBit = desc->bit_order ? SPI_FIRSTBIT_LSB :
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	7b9b      	ldrb	r3, [r3, #14]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <stm32_spi_config+0x214>
 80048b8:	2280      	movs	r2, #128	@ 0x80
 80048ba:	e000      	b.n	80048be <stm32_spi_config+0x216>
 80048bc:	2200      	movs	r2, #0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	621a      	str	r2, [r3, #32]
				    SPI_FIRSTBIT_MSB;
	sdesc->hspi.Init.TIMode = SPI_TIMODE_DISABLE;
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	2200      	movs	r2, #0
 80048c6:	625a      	str	r2, [r3, #36]	@ 0x24
	sdesc->hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	2200      	movs	r2, #0
 80048cc:	629a      	str	r2, [r3, #40]	@ 0x28
	sdesc->hspi.Init.CRCPolynomial = 10;
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	220a      	movs	r2, #10
 80048d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	ret = HAL_SPI_Init(&sdesc->hspi);
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	4618      	mov	r0, r3
 80048d8:	f001 ffc6 	bl	8006868 <HAL_SPI_Init>
 80048dc:	4603      	mov	r3, r0
 80048de:	61fb      	str	r3, [r7, #28]
	if (ret != HAL_OK) {
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <stm32_spi_config+0x246>
		ret = -EIO;
 80048e6:	f06f 0304 	mvn.w	r3, #4
 80048ea:	61fb      	str	r3, [r7, #28]
		goto error;
 80048ec:	e009      	b.n	8004902 <stm32_spi_config+0x25a>
	}
#ifdef SPI_SR_TXE
	__HAL_SPI_ENABLE(&sdesc->hspi);
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048fc:	601a      	str	r2, [r3, #0]
#endif
	return 0;
 80048fe:	2300      	movs	r3, #0
 8004900:	e000      	b.n	8004904 <stm32_spi_config+0x25c>
error:
	return ret;
 8004902:	69fb      	ldr	r3, [r7, #28]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3720      	adds	r7, #32
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	40013000 	.word	0x40013000
 8004910:	40003800 	.word	0x40003800
 8004914:	40003c00 	.word	0x40003c00
 8004918:	40013400 	.word	0x40013400

0800491c <stm32_spi_init>:
 * @param param - The structure that contains the SPI parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_init(struct no_os_spi_desc **desc,
		       const struct no_os_spi_init_param *param)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b090      	sub	sp, #64	@ 0x40
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
	int32_t ret;
	struct no_os_spi_desc	*spi_desc;

	if (!desc || !param)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d002      	beq.n	8004932 <stm32_spi_init+0x16>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d102      	bne.n	8004938 <stm32_spi_init+0x1c>
		return -EINVAL;
 8004932:	f06f 0315 	mvn.w	r3, #21
 8004936:	e0d4      	b.n	8004ae2 <stm32_spi_init+0x1c6>

	spi_desc = (struct no_os_spi_desc *)no_os_calloc(1, sizeof(*spi_desc));
 8004938:	2124      	movs	r1, #36	@ 0x24
 800493a:	2001      	movs	r0, #1
 800493c:	f7fe f874 	bl	8002a28 <no_os_calloc>
 8004940:	63b8      	str	r0, [r7, #56]	@ 0x38
	if (!spi_desc)
 8004942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004944:	2b00      	cmp	r3, #0
 8004946:	d102      	bne.n	800494e <stm32_spi_init+0x32>
		return -ENOMEM;
 8004948:	f06f 030b 	mvn.w	r3, #11
 800494c:	e0c9      	b.n	8004ae2 <stm32_spi_init+0x1c6>
	struct stm32_spi_desc *sdesc;
	struct stm32_spi_init_param *sinit;
	struct no_os_gpio_init_param csip;
	struct stm32_gpio_init_param csip_extra;

	sdesc = (struct stm32_spi_desc*)no_os_calloc(1,sizeof(struct stm32_spi_desc));
 800494e:	2170      	movs	r1, #112	@ 0x70
 8004950:	2001      	movs	r0, #1
 8004952:	f7fe f869 	bl	8002a28 <no_os_calloc>
 8004956:	6378      	str	r0, [r7, #52]	@ 0x34
	if (!sdesc) {
 8004958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800495a:	2b00      	cmp	r3, #0
 800495c:	d103      	bne.n	8004966 <stm32_spi_init+0x4a>
		ret = -ENOMEM;
 800495e:	f06f 030b 	mvn.w	r3, #11
 8004962:	63fb      	str	r3, [r7, #60]	@ 0x3c
		goto error;
 8004964:	e0b1      	b.n	8004aca <stm32_spi_init+0x1ae>
	}

	spi_desc->extra = sdesc;
 8004966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004968:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800496a:	61da      	str	r2, [r3, #28]
	sinit = param->extra;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	633b      	str	r3, [r7, #48]	@ 0x30

	csip_extra.mode = GPIO_MODE_OUTPUT_PP;
 8004972:	2301      	movs	r3, #1
 8004974:	60fb      	str	r3, [r7, #12]
	csip_extra.speed = GPIO_SPEED_FREQ_LOW;
 8004976:	2300      	movs	r3, #0
 8004978:	613b      	str	r3, [r7, #16]
	csip.port = sinit->chip_select_port;
 800497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	61bb      	str	r3, [r7, #24]
	csip.number = param->chip_select;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	7a1b      	ldrb	r3, [r3, #8]
 8004984:	61fb      	str	r3, [r7, #28]
	csip.pull = NO_OS_PULL_NONE;
 8004986:	2300      	movs	r3, #0
 8004988:	f887 3020 	strb.w	r3, [r7, #32]
	csip.extra = &csip_extra;
 800498c:	f107 030c 	add.w	r3, r7, #12
 8004990:	62bb      	str	r3, [r7, #40]	@ 0x28
	csip.platform_ops = &stm32_gpio_ops;
 8004992:	4b56      	ldr	r3, [pc, #344]	@ (8004aec <stm32_spi_init+0x1d0>)
 8004994:	627b      	str	r3, [r7, #36]	@ 0x24
	ret = no_os_gpio_get(&sdesc->chip_select, &csip);
 8004996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004998:	335c      	adds	r3, #92	@ 0x5c
 800499a:	f107 0218 	add.w	r2, r7, #24
 800499e:	4611      	mov	r1, r2
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7fe fb89 	bl	80030b8 <no_os_gpio_get>
 80049a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (ret)
 80049a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	f040 8084 	bne.w	8004ab8 <stm32_spi_init+0x19c>
		goto error;

	ret = no_os_gpio_direction_output(sdesc->chip_select, NO_OS_GPIO_HIGH);
 80049b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b4:	2101      	movs	r1, #1
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fe fc26 	bl	8003208 <no_os_gpio_direction_output>
 80049bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (ret)
 80049be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d17b      	bne.n	8004abc <stm32_spi_init+0x1a0>
		goto error;

	/* copy settings to device descriptor */
	spi_desc->device_id = param->device_id;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ca:	605a      	str	r2, [r3, #4]
	spi_desc->max_speed_hz = param->max_speed_hz;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685a      	ldr	r2, [r3, #4]
 80049d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d2:	609a      	str	r2, [r3, #8]
	spi_desc->mode = param->mode;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	7a5a      	ldrb	r2, [r3, #9]
 80049d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049da:	735a      	strb	r2, [r3, #13]
	spi_desc->bit_order = param->bit_order;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	7a9a      	ldrb	r2, [r3, #10]
 80049e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e2:	739a      	strb	r2, [r3, #14]
	spi_desc->chip_select = param->chip_select;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	7a1a      	ldrb	r2, [r3, #8]
 80049e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ea:	731a      	strb	r2, [r3, #12]
	if (sinit->get_input_clock)
 80049ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d005      	beq.n	8004a00 <stm32_spi_init+0xe4>
		sdesc->input_clock = sinit->get_input_clock();
 80049f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	4798      	blx	r3
 80049fa:	4602      	mov	r2, r0
 80049fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049fe:	659a      	str	r2, [r3, #88]	@ 0x58

	ret = stm32_spi_config(spi_desc);
 8004a00:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004a02:	f7ff fe51 	bl	80046a8 <stm32_spi_config>
 8004a06:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (ret)
 8004a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d158      	bne.n	8004ac0 <stm32_spi_init+0x1a4>
		goto error;

	if (sinit->dma_init) {
 8004a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d022      	beq.n	8004a5c <stm32_spi_init+0x140>
		ret = no_os_dma_init(&sdesc->dma_desc, sinit->dma_init);
 8004a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a18:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8004a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	4619      	mov	r1, r3
 8004a22:	4610      	mov	r0, r2
 8004a24:	f7fe f942 	bl	8002cac <no_os_dma_init>
 8004a28:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (ret)
 8004a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d149      	bne.n	8004ac4 <stm32_spi_init+0x1a8>
			goto error;

		if (sinit->rxdma_ch)
 8004a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <stm32_spi_init+0x124>
			sdesc->rxdma_ch = sinit->rxdma_ch;
 8004a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a3e:	665a      	str	r2, [r3, #100]	@ 0x64

		if (sinit->txdma_ch)
 8004a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d003      	beq.n	8004a50 <stm32_spi_init+0x134>
			sdesc->txdma_ch = sinit->txdma_ch;
 8004a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a4e:	669a      	str	r2, [r3, #104]	@ 0x68

		sdesc->dma_desc->sg_handler = sinit->dma_init->sg_handler;
 8004a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a52:	689a      	ldr	r2, [r3, #8]
 8004a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a58:	6912      	ldr	r2, [r2, #16]
 8004a5a:	621a      	str	r2, [r3, #32]
	}

#ifdef HAL_TIM_MODULE_ENABLED
	if (sinit->pwm_init) {
 8004a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d01d      	beq.n	8004aa0 <stm32_spi_init+0x184>
		struct stm32_pwm_desc* spwm_desc;
		/* Initialize CS PWM */
		ret = no_os_pwm_init(&sdesc->pwm_desc, sinit->pwm_init);
 8004a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a66:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4610      	mov	r0, r2
 8004a72:	f7ff f8eb 	bl	8003c4c <no_os_pwm_init>
 8004a76:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (ret)
 8004a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d124      	bne.n	8004ac8 <stm32_spi_init+0x1ac>
			goto error;

		spwm_desc = sdesc->pwm_desc->extra;
 8004a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
		ret = no_os_pwm_disable(sdesc->pwm_desc);
 8004a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7ff f971 	bl	8003d72 <no_os_pwm_disable>
 8004a90:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (ret)
 8004a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d108      	bne.n	8004aaa <stm32_spi_init+0x18e>
			goto error_pwm;

		spwm_desc->htimer.Instance->CNT = 0;
 8004a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
#endif

	*desc = spi_desc;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004aa4:	601a      	str	r2, [r3, #0]

	return 0;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e01b      	b.n	8004ae2 <stm32_spi_init+0x1c6>
			goto error_pwm;
 8004aaa:	bf00      	nop

error_pwm:
#ifdef HAL_TIM_MODULE_ENABLED
	no_os_free(sdesc->pwm_desc);
 8004aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f7fd ffc7 	bl	8002a44 <no_os_free>
 8004ab6:	e008      	b.n	8004aca <stm32_spi_init+0x1ae>
		goto error;
 8004ab8:	bf00      	nop
 8004aba:	e006      	b.n	8004aca <stm32_spi_init+0x1ae>
		goto error;
 8004abc:	bf00      	nop
 8004abe:	e004      	b.n	8004aca <stm32_spi_init+0x1ae>
		goto error;
 8004ac0:	bf00      	nop
 8004ac2:	e002      	b.n	8004aca <stm32_spi_init+0x1ae>
			goto error;
 8004ac4:	bf00      	nop
 8004ac6:	e000      	b.n	8004aca <stm32_spi_init+0x1ae>
			goto error;
 8004ac8:	bf00      	nop
#endif
error:
	no_os_dma_remove(sdesc->dma_desc);
 8004aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fe f97f 	bl	8002dd2 <no_os_dma_remove>
	no_os_free(spi_desc);
 8004ad4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004ad6:	f7fd ffb5 	bl	8002a44 <no_os_free>
	no_os_free(sdesc);
 8004ada:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004adc:	f7fd ffb2 	bl	8002a44 <no_os_free>
	return ret;
 8004ae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3740      	adds	r7, #64	@ 0x40
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	080091ac 	.word	0x080091ac

08004af0 <stm32_spi_remove>:
 * @brief Free the resources allocated by no_os_spi_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_remove(struct no_os_spi_desc *desc)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
	struct stm32_spi_desc *sdesc;

	if (!desc || !desc->extra)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d003      	beq.n	8004b06 <stm32_spi_remove+0x16>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	69db      	ldr	r3, [r3, #28]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d102      	bne.n	8004b0c <stm32_spi_remove+0x1c>
		return -EINVAL;
 8004b06:	f06f 0315 	mvn.w	r3, #21
 8004b0a:	e026      	b.n	8004b5a <stm32_spi_remove+0x6a>

	sdesc = desc->extra;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	69db      	ldr	r3, [r3, #28]
 8004b10:	60fb      	str	r3, [r7, #12]
#ifdef HAL_TIM_MODULE_ENABLED
	no_os_pwm_remove(sdesc->pwm_desc);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff f8d8 	bl	8003ccc <no_os_pwm_remove>
#endif

	no_os_dma_remove(sdesc->dma_desc);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7fe f956 	bl	8002dd2 <no_os_dma_remove>

#ifdef SPI_SR_TXE
	__HAL_SPI_DISABLE(&sdesc->hspi);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b34:	601a      	str	r2, [r3, #0]
#endif
	HAL_SPI_DeInit(&sdesc->hspi);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f001 ff1e 	bl	800697a <HAL_SPI_DeInit>
	no_os_gpio_remove(sdesc->chip_select);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7fe fb1c 	bl	8003180 <no_os_gpio_remove>
	no_os_free(desc->extra);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	69db      	ldr	r3, [r3, #28]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7fd ff79 	bl	8002a44 <no_os_free>
	no_os_free(desc);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7fd ff76 	bl	8002a44 <no_os_free>
	return 0;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
	...

08004b64 <stm32_spi_transfer>:
 * @return 0 in case of success, errno codes otherwise.
 */
int32_t stm32_spi_transfer(struct no_os_spi_desc *desc,
			   struct no_os_spi_msg *msgs,
			   uint32_t len)
{
 8004b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b68:	b08e      	sub	sp, #56	@ 0x38
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	60f8      	str	r0, [r7, #12]
 8004b6e:	60b9      	str	r1, [r7, #8]
 8004b70:	607a      	str	r2, [r7, #4]
	struct stm32_spi_desc *sdesc;
	struct stm32_gpio_desc *gdesc;
	uint64_t slave_id;
	static uint64_t last_slave_id;
	int ret = 0;
 8004b72:	2300      	movs	r3, #0
 8004b74:	637b      	str	r3, [r7, #52]	@ 0x34

	if (!desc || !desc->extra || !msgs)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d006      	beq.n	8004b8a <stm32_spi_transfer+0x26>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	69db      	ldr	r3, [r3, #28]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d002      	beq.n	8004b8a <stm32_spi_transfer+0x26>
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d102      	bne.n	8004b90 <stm32_spi_transfer+0x2c>
		return -EINVAL;
 8004b8a:	f06f 0315 	mvn.w	r3, #21
 8004b8e:	e14c      	b.n	8004e2a <stm32_spi_transfer+0x2c6>

	sdesc = desc->extra;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	69db      	ldr	r3, [r3, #28]
 8004b94:	627b      	str	r3, [r7, #36]	@ 0x24
	gdesc = sdesc->chip_select->extra;
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	623b      	str	r3, [r7, #32]
#ifdef SPI_SR_TXE
	uint32_t tx_cnt = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t rx_cnt = 0;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_TypeDef * SPIx = sdesc->hspi.Instance;
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	61fb      	str	r3, [r7, #28]


	// Compute a slave ID based on SPI instance and chip select.
	// If it did not change since last call to stm32_spi_write_and_read,
	// no need to reconfigure SPI. Otherwise, reconfigure it.
	slave_id = ((uint64_t)(uintptr_t)sdesc->hspi.Instance << 32) |
 8004bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	4692      	mov	sl, r2
 8004bb6:	469b      	mov	fp, r3
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	4653      	mov	r3, sl
 8004bc2:	2200      	movs	r2, #0
		   sdesc->chip_select->number;
 8004bc4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004bc6:	6dc9      	ldr	r1, [r1, #92]	@ 0x5c
 8004bc8:	6849      	ldr	r1, [r1, #4]
 8004bca:	17c8      	asrs	r0, r1, #31
 8004bcc:	460c      	mov	r4, r1
 8004bce:	4605      	mov	r5, r0
	slave_id = ((uint64_t)(uintptr_t)sdesc->hspi.Instance << 32) |
 8004bd0:	ea42 0804 	orr.w	r8, r2, r4
 8004bd4:	ea43 0905 	orr.w	r9, r3, r5
 8004bd8:	e9c7 8904 	strd	r8, r9, [r7, #16]
	if (slave_id != last_slave_id) {
 8004bdc:	4b95      	ldr	r3, [pc, #596]	@ (8004e34 <stm32_spi_transfer+0x2d0>)
 8004bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004be6:	4299      	cmp	r1, r3
 8004be8:	bf08      	it	eq
 8004bea:	4290      	cmpeq	r0, r2
 8004bec:	d00d      	beq.n	8004c0a <stm32_spi_transfer+0xa6>
		last_slave_id = slave_id;
 8004bee:	4991      	ldr	r1, [pc, #580]	@ (8004e34 <stm32_spi_transfer+0x2d0>)
 8004bf0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004bf4:	e9c1 2300 	strd	r2, r3, [r1]
		ret = stm32_spi_config(desc);
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f7ff fd55 	bl	80046a8 <stm32_spi_config>
 8004bfe:	6378      	str	r0, [r7, #52]	@ 0x34
		if (ret)
 8004c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <stm32_spi_transfer+0xa6>
			return ret;
 8004c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c08:	e10f      	b.n	8004e2a <stm32_spi_transfer+0x2c6>
	}

	for (uint32_t i = 0; i < len; i++) {
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c0e:	e106      	b.n	8004e1e <stm32_spi_transfer+0x2ba>

		if (!msgs[i].tx_buff && !msgs[i].rx_buff)
 8004c10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c12:	4613      	mov	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	4413      	add	r3, r2
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d10d      	bne.n	8004c42 <stm32_spi_transfer+0xde>
 8004c26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c28:	4613      	mov	r3, r2
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	461a      	mov	r2, r3
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	4413      	add	r3, r2
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d102      	bne.n	8004c42 <stm32_spi_transfer+0xde>
			return -EINVAL;
 8004c3c:	f06f 0315 	mvn.w	r3, #21
 8004c40:	e0f3      	b.n	8004e2a <stm32_spi_transfer+0x2c6>

		/* Assert CS */
		gdesc->port->BSRR = NO_OS_BIT(sdesc->chip_select->number) << 16;
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4e:	041a      	lsls	r2, r3, #16
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	619a      	str	r2, [r3, #24]

		if(msgs[i].cs_delay_first)
 8004c56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c58:	4613      	mov	r3, r2
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	1a9b      	subs	r3, r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	461a      	mov	r2, r3
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	4413      	add	r3, r2
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00b      	beq.n	8004c84 <stm32_spi_transfer+0x120>
			no_os_udelay(msgs[i].cs_delay_first);
 8004c6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c6e:	4613      	mov	r3, r2
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	1a9b      	subs	r3, r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	461a      	mov	r2, r3
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7ff fa0c 	bl	800409c <no_os_udelay>
				ret = -ETIMEDOUT;
			else
				ret = -EIO;
		}
#else
		rx_cnt = 0;
 8004c84:	2300      	movs	r3, #0
 8004c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
		tx_cnt = 0;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	633b      	str	r3, [r7, #48]	@ 0x30

		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8004c8c:	e050      	b.n	8004d30 <stm32_spi_transfer+0x1cc>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
			while(!(SPIx->SR & SPI_SR_TXE))
 8004c8e:	bf00      	nop
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0f9      	beq.n	8004c90 <stm32_spi_transfer+0x12c>
				;
			if (msgs[i].tx_buff)
 8004c9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	00db      	lsls	r3, r3, #3
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	4413      	add	r3, r2
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d011      	beq.n	8004cd6 <stm32_spi_transfer+0x172>
				*(volatile uint8_t *)&SPIx->DR = msgs[i].tx_buff[tx_cnt++];
 8004cb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	1a9b      	subs	r3, r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc6:	1c59      	adds	r1, r3, #1
 8004cc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cca:	441a      	add	r2, r3
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	330c      	adds	r3, #12
 8004cd0:	7812      	ldrb	r2, [r2, #0]
 8004cd2:	701a      	strb	r2, [r3, #0]
 8004cd4:	e003      	b.n	8004cde <stm32_spi_transfer+0x17a>
			else
				*(volatile uint8_t *)&SPIx->DR = 0;
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	330c      	adds	r3, #12
 8004cda:	2200      	movs	r2, #0
 8004cdc:	701a      	strb	r2, [r3, #0]

			while(!(SPIx->SR & SPI_SR_RXNE))
 8004cde:	bf00      	nop
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d0f9      	beq.n	8004ce0 <stm32_spi_transfer+0x17c>
				;
			if (msgs[i].rx_buff)
 8004cec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004cee:	4613      	mov	r3, r2
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	1a9b      	subs	r3, r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d013      	beq.n	8004d2a <stm32_spi_transfer+0x1c6>
				msgs[i].rx_buff[rx_cnt++] = *(volatile uint8_t *)&SPIx->DR;
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	f103 010c 	add.w	r1, r3, #12
 8004d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	1a9b      	subs	r3, r3, r2
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	461a      	mov	r2, r3
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	4413      	add	r3, r2
 8004d18:	685a      	ldr	r2, [r3, #4]
 8004d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d1c:	1c58      	adds	r0, r3, #1
 8004d1e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004d20:	4413      	add	r3, r2
 8004d22:	780a      	ldrb	r2, [r1, #0]
 8004d24:	b2d2      	uxtb	r2, r2
 8004d26:	701a      	strb	r2, [r3, #0]
 8004d28:	e002      	b.n	8004d30 <stm32_spi_transfer+0x1cc>
			else
				(void)*(volatile uint8_t *)&SPIx->DR;
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	330c      	adds	r3, #12
 8004d2e:	781b      	ldrb	r3, [r3, #0]
		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8004d30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d32:	4613      	mov	r3, r2
 8004d34:	00db      	lsls	r3, r3, #3
 8004d36:	1a9b      	subs	r3, r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4413      	add	r3, r2
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00b      	beq.n	8004d5e <stm32_spi_transfer+0x1fa>
 8004d46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d48:	4613      	mov	r3, r2
 8004d4a:	00db      	lsls	r3, r3, #3
 8004d4c:	1a9b      	subs	r3, r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	461a      	mov	r2, r3
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	4413      	add	r3, r2
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d397      	bcc.n	8004c8e <stm32_spi_transfer+0x12a>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
 8004d5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d60:	4613      	mov	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	1a9b      	subs	r3, r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	461a      	mov	r2, r3
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	681b      	ldr	r3, [r3, #0]
		while ((msgs[i].rx_buff && rx_cnt < msgs[i].bytes_number) ||
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00b      	beq.n	8004d8c <stm32_spi_transfer+0x228>
		       (msgs[i].tx_buff && tx_cnt < msgs[i].bytes_number)) {
 8004d74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d76:	4613      	mov	r3, r2
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	1a9b      	subs	r3, r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	461a      	mov	r2, r3
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	4413      	add	r3, r2
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d380      	bcc.n	8004c8e <stm32_spi_transfer+0x12a>
		}

#endif

		if(msgs[i].cs_delay_last)
 8004d8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d8e:	4613      	mov	r3, r2
 8004d90:	00db      	lsls	r3, r3, #3
 8004d92:	1a9b      	subs	r3, r3, r2
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	461a      	mov	r2, r3
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00b      	beq.n	8004dba <stm32_spi_transfer+0x256>
			no_os_udelay(msgs[i].cs_delay_last);
 8004da2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004da4:	4613      	mov	r3, r2
 8004da6:	00db      	lsls	r3, r3, #3
 8004da8:	1a9b      	subs	r3, r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	461a      	mov	r2, r3
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	4413      	add	r3, r2
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7ff f971 	bl	800409c <no_os_udelay>

		if (msgs[i].cs_change)
 8004dba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	00db      	lsls	r3, r3, #3
 8004dc0:	1a9b      	subs	r3, r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	4413      	add	r3, r2
 8004dca:	7b1b      	ldrb	r3, [r3, #12]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d007      	beq.n	8004de0 <stm32_spi_transfer+0x27c>
			/* De-assert CS */
			gdesc->port->BSRR = NO_OS_BIT(sdesc->chip_select->number);
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	409a      	lsls	r2, r3
 8004dda:	6a3b      	ldr	r3, [r7, #32]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	619a      	str	r2, [r3, #24]

		if(msgs[i].cs_change_delay)
 8004de0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004de2:	4613      	mov	r3, r2
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	1a9b      	subs	r3, r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	461a      	mov	r2, r3
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4413      	add	r3, r2
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00b      	beq.n	8004e0e <stm32_spi_transfer+0x2aa>
			no_os_udelay(msgs[i].cs_change_delay);
 8004df6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004df8:	4613      	mov	r3, r2
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	1a9b      	subs	r3, r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	461a      	mov	r2, r3
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	4413      	add	r3, r2
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff f947 	bl	800409c <no_os_udelay>

		if (ret)
 8004e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <stm32_spi_transfer+0x2b4>
			return ret;
 8004e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e16:	e008      	b.n	8004e2a <stm32_spi_transfer+0x2c6>
	for (uint32_t i = 0; i < len; i++) {
 8004e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	f4ff aef4 	bcc.w	8004c10 <stm32_spi_transfer+0xac>
	}

	return 0;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3738      	adds	r7, #56	@ 0x38
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e34:	200005c8 	.word	0x200005c8

08004e38 <stm32_spi_write_and_read>:
 * @return 0 in case of success, -1 otherwise.
 */
int32_t stm32_spi_write_and_read(struct no_os_spi_desc *desc,
				 uint8_t *data,
				 uint16_t bytes_number)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08c      	sub	sp, #48	@ 0x30
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	4613      	mov	r3, r2
 8004e44:	80fb      	strh	r3, [r7, #6]
	struct no_os_spi_msg msg = {
 8004e46:	f107 0314 	add.w	r3, r7, #20
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	605a      	str	r2, [r3, #4]
 8004e50:	609a      	str	r2, [r3, #8]
 8004e52:	60da      	str	r2, [r3, #12]
 8004e54:	611a      	str	r2, [r3, #16]
 8004e56:	615a      	str	r2, [r3, #20]
 8004e58:	619a      	str	r2, [r3, #24]
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	61bb      	str	r3, [r7, #24]
 8004e62:	88fb      	ldrh	r3, [r7, #6]
 8004e64:	61fb      	str	r3, [r7, #28]
 8004e66:	2301      	movs	r3, #1
 8004e68:	f887 3020 	strb.w	r3, [r7, #32]
		.cs_change = true,
		.rx_buff = data,
		.tx_buff = data,
	};

	if (!desc || !desc->extra || !data)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d006      	beq.n	8004e80 <stm32_spi_write_and_read+0x48>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	69db      	ldr	r3, [r3, #28]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d002      	beq.n	8004e80 <stm32_spi_write_and_read+0x48>
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d102      	bne.n	8004e86 <stm32_spi_write_and_read+0x4e>
		return -EINVAL;
 8004e80:	f06f 0315 	mvn.w	r3, #21
 8004e84:	e00c      	b.n	8004ea0 <stm32_spi_write_and_read+0x68>

	if (!bytes_number)
 8004e86:	88fb      	ldrh	r3, [r7, #6]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <stm32_spi_write_and_read+0x58>
		return 0;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	e007      	b.n	8004ea0 <stm32_spi_write_and_read+0x68>

	return stm32_spi_transfer(desc, &msg, 1);
 8004e90:	f107 0314 	add.w	r3, r7, #20
 8004e94:	2201      	movs	r2, #1
 8004e96:	4619      	mov	r1, r3
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f7ff fe63 	bl	8004b64 <stm32_spi_transfer>
 8004e9e:	4603      	mov	r3, r0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3730      	adds	r7, #48	@ 0x30
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <stm32_config_dma_and_start>:
int32_t stm32_config_dma_and_start(struct no_os_spi_desc* desc,
				   struct no_os_spi_msg* msgs,
				   uint32_t len,
				   void (*callback)(void*),
				   void* ctx, bool is_async)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08e      	sub	sp, #56	@ 0x38
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
 8004eb4:	603b      	str	r3, [r7, #0]
	struct stm32_spi_desc* sdesc = desc->extra;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	69db      	ldr	r3, [r3, #28]
 8004eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct no_os_dma_xfer_desc* rx_ch_xfer;
	struct no_os_dma_xfer_desc* tx_ch_xfer;
	struct no_os_dma_ch* tx_ch = sdesc->txdma_ch;
 8004ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ebe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
	struct no_os_dma_ch* rx_ch = sdesc->rxdma_ch;
 8004ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ec6:	627b      	str	r3, [r7, #36]	@ 0x24
	struct stm32_dma_channel* sdma_rx = rx_ch->extra;
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	69db      	ldr	r3, [r3, #28]
 8004ecc:	623b      	str	r3, [r7, #32]
	struct stm32_dma_channel* sdma_tx = tx_ch->extra;
 8004ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed0:	69db      	ldr	r3, [r3, #28]
 8004ed2:	61fb      	str	r3, [r7, #28]
	SPI_TypeDef* SPIx = sdesc->hspi.Instance;
 8004ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	61bb      	str	r3, [r7, #24]
	int ret;
	uint8_t i;

	if (!desc || !msgs)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d002      	beq.n	8004ee6 <stm32_config_dma_and_start+0x3e>
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d102      	bne.n	8004eec <stm32_config_dma_and_start+0x44>
		return -EINVAL;
 8004ee6:	f06f 0315 	mvn.w	r3, #21
 8004eea:	e13f      	b.n	800516c <stm32_config_dma_and_start+0x2c4>

	rx_ch_xfer = no_os_calloc(len, sizeof(*rx_ch_xfer));
 8004eec:	2124      	movs	r1, #36	@ 0x24
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7fd fd9a 	bl	8002a28 <no_os_calloc>
 8004ef4:	6178      	str	r0, [r7, #20]
	if (!rx_ch_xfer)
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d102      	bne.n	8004f02 <stm32_config_dma_and_start+0x5a>
		return -ENOMEM;
 8004efc:	f06f 030b 	mvn.w	r3, #11
 8004f00:	e134      	b.n	800516c <stm32_config_dma_and_start+0x2c4>

	tx_ch_xfer = no_os_calloc(len, sizeof(*tx_ch_xfer));
 8004f02:	2124      	movs	r1, #36	@ 0x24
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7fd fd8f 	bl	8002a28 <no_os_calloc>
 8004f0a:	6138      	str	r0, [r7, #16]
	if (!tx_ch_xfer) {
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 8127 	beq.w	8005162 <stm32_config_dma_and_start+0x2ba>
		goto free_rx_ch_xfer;
	}

	for (i = 0; i < len; i++) {
 8004f14:	2300      	movs	r3, #0
 8004f16:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004f1a:	e09f      	b.n	800505c <stm32_config_dma_and_start+0x1b4>
		tx_ch_xfer[i].src = msgs[i].tx_buff;
 8004f1c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004f20:	4613      	mov	r3, r2
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	1a9b      	subs	r3, r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	461a      	mov	r2, r3
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	1899      	adds	r1, r3, r2
 8004f2e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004f32:	4613      	mov	r3, r2
 8004f34:	00db      	lsls	r3, r3, #3
 8004f36:	4413      	add	r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	4413      	add	r3, r2
 8004f40:	680a      	ldr	r2, [r1, #0]
 8004f42:	601a      	str	r2, [r3, #0]
		tx_ch_xfer[i].dst = &(SPIx->DR);
 8004f44:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004f48:	4613      	mov	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	461a      	mov	r2, r3
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	4413      	add	r3, r2
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	320c      	adds	r2, #12
 8004f5a:	605a      	str	r2, [r3, #4]
		tx_ch_xfer[i].xfer_type = MEM_TO_DEV;
 8004f5c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004f60:	4613      	mov	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4413      	add	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	461a      	mov	r2, r3
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	2201      	movs	r2, #1
 8004f70:	731a      	strb	r2, [r3, #12]
		tx_ch_xfer[i].periph = NO_OS_DMA_IRQ;
 8004f72:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004f76:	4613      	mov	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	4413      	add	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	461a      	mov	r2, r3
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	4413      	add	r3, r2
 8004f84:	2207      	movs	r2, #7
 8004f86:	771a      	strb	r2, [r3, #28]
		tx_ch_xfer[i].length = msgs[i].bytes_number;
 8004f88:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	1a9b      	subs	r3, r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	461a      	mov	r2, r3
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	1899      	adds	r1, r3, r2
 8004f9a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	4413      	add	r3, r2
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	4413      	add	r3, r2
 8004fac:	688a      	ldr	r2, [r1, #8]
 8004fae:	609a      	str	r2, [r3, #8]

		rx_ch_xfer[i].dst = msgs[i].rx_buff;
 8004fb0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	1a9b      	subs	r3, r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	1899      	adds	r1, r3, r2
 8004fc2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	4413      	add	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	461a      	mov	r2, r3
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	684a      	ldr	r2, [r1, #4]
 8004fd6:	605a      	str	r2, [r3, #4]
		rx_ch_xfer[i].src = &(SPIx->DR);
 8004fd8:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004fdc:	4613      	mov	r3, r2
 8004fde:	00db      	lsls	r3, r3, #3
 8004fe0:	4413      	add	r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	4413      	add	r3, r2
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	320c      	adds	r2, #12
 8004fee:	601a      	str	r2, [r3, #0]
		rx_ch_xfer[i].periph = NO_OS_DMA_IRQ;
 8004ff0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	00db      	lsls	r3, r3, #3
 8004ff8:	4413      	add	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	4413      	add	r3, r2
 8005002:	2207      	movs	r2, #7
 8005004:	771a      	strb	r2, [r3, #28]
		rx_ch_xfer[i].xfer_type = DEV_TO_MEM;
 8005006:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800500a:	4613      	mov	r3, r2
 800500c:	00db      	lsls	r3, r3, #3
 800500e:	4413      	add	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	461a      	mov	r2, r3
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	4413      	add	r3, r2
 8005018:	2202      	movs	r2, #2
 800501a:	731a      	strb	r2, [r3, #12]
		rx_ch_xfer[i].length = msgs[i].bytes_number;
 800501c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005020:	4613      	mov	r3, r2
 8005022:	00db      	lsls	r3, r3, #3
 8005024:	1a9b      	subs	r3, r3, r2
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	461a      	mov	r2, r3
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	1899      	adds	r1, r3, r2
 800502e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005032:	4613      	mov	r3, r2
 8005034:	00db      	lsls	r3, r3, #3
 8005036:	4413      	add	r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	461a      	mov	r2, r3
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	4413      	add	r3, r2
 8005040:	688a      	ldr	r2, [r1, #8]
 8005042:	609a      	str	r2, [r3, #8]
		if (callback) {
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d003      	beq.n	8005052 <stm32_config_dma_and_start+0x1aa>
			sdesc->dma_desc->sg_handler = callback;
 800504a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800504c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	621a      	str	r2, [r3, #32]
	for (i = 0; i < len; i++) {
 8005052:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005056:	3301      	adds	r3, #1
 8005058:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800505c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	429a      	cmp	r2, r3
 8005064:	f63f af5a 	bhi.w	8004f1c <stm32_config_dma_and_start+0x74>
		}
	}

	rx_ch->id = sdma_rx->hdma;
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	461a      	mov	r2, r3
 800506e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005070:	601a      	str	r2, [r3, #0]
	rx_ch->sg_list = NULL;
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	2200      	movs	r2, #0
 8005076:	609a      	str	r2, [r3, #8]

	ret = no_os_dma_config_xfer(sdesc->dma_desc, rx_ch_xfer, len, rx_ch);
 8005078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800507a:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	6979      	ldr	r1, [r7, #20]
 8005082:	f7fd fef3 	bl	8002e6c <no_os_dma_config_xfer>
 8005086:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 8005088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800508a:	2b00      	cmp	r3, #0
 800508c:	d15d      	bne.n	800514a <stm32_config_dma_and_start+0x2a2>
		goto remove_dma;

	tx_ch->id = sdma_tx->hdma;
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	461a      	mov	r2, r3
 8005094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005096:	601a      	str	r2, [r3, #0]
	tx_ch->sg_list = NULL;
 8005098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509a:	2200      	movs	r2, #0
 800509c:	609a      	str	r2, [r3, #8]

	ret = no_os_dma_config_xfer(sdesc->dma_desc, tx_ch_xfer, len, tx_ch);
 800509e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a0:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 80050a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6939      	ldr	r1, [r7, #16]
 80050a8:	f7fd fee0 	bl	8002e6c <no_os_dma_config_xfer>
 80050ac:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 80050ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d14c      	bne.n	800514e <stm32_config_dma_and_start+0x2a6>
		goto remove_dma;

	ret = no_os_dma_xfer_start(sdesc->dma_desc, tx_ch);
 80050b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050ba:	4618      	mov	r0, r3
 80050bc:	f7fd ff78 	bl	8002fb0 <no_os_dma_xfer_start>
 80050c0:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 80050c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d12e      	bne.n	8005126 <stm32_config_dma_and_start+0x27e>
		goto abort_transfer;

	ret = no_os_dma_xfer_start(sdesc->dma_desc, rx_ch);
 80050c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7fd ff6e 	bl	8002fb0 <no_os_dma_xfer_start>
 80050d4:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret)
 80050d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d126      	bne.n	800512a <stm32_config_dma_and_start+0x282>
		goto abort_transfer;

	if (tx_ch)
 80050dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d007      	beq.n	80050f2 <stm32_config_dma_and_start+0x24a>
		SET_BIT(sdesc->hspi.Instance->CR2, SPI_CR2_TXDMAEN);
 80050e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f042 0202 	orr.w	r2, r2, #2
 80050f0:	605a      	str	r2, [r3, #4]

	if (rx_ch)
 80050f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d007      	beq.n	8005108 <stm32_config_dma_and_start+0x260>
		SET_BIT(sdesc->hspi.Instance->CR2, SPI_CR2_RXDMAEN);
 80050f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f042 0201 	orr.w	r2, r2, #1
 8005106:	605a      	str	r2, [r3, #4]

#ifdef HAL_TIM_MODULE_ENABLED
	if (sdesc->pwm_desc) {
 8005108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800510a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800510c:	2b00      	cmp	r3, #0
 800510e:	d008      	beq.n	8005122 <stm32_config_dma_and_start+0x27a>
		ret = no_os_pwm_enable(sdesc->pwm_desc);
 8005110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005114:	4618      	mov	r0, r3
 8005116:	f7fe fe07 	bl	8003d28 <no_os_pwm_enable>
 800511a:	6378      	str	r0, [r7, #52]	@ 0x34
		if (ret)
 800511c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800511e:	2b00      	cmp	r3, #0
 8005120:	d105      	bne.n	800512e <stm32_config_dma_and_start+0x286>
			goto abort_transfer;
	}
#endif

	return 0;
 8005122:	2300      	movs	r3, #0
 8005124:	e022      	b.n	800516c <stm32_config_dma_and_start+0x2c4>
		goto abort_transfer;
 8005126:	bf00      	nop
 8005128:	e002      	b.n	8005130 <stm32_config_dma_and_start+0x288>
		goto abort_transfer;
 800512a:	bf00      	nop
 800512c:	e000      	b.n	8005130 <stm32_config_dma_and_start+0x288>
			goto abort_transfer;
 800512e:	bf00      	nop

abort_transfer:
	no_os_dma_xfer_abort(sdesc->dma_desc, tx_ch);
 8005130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005134:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005136:	4618      	mov	r0, r3
 8005138:	f7fd ff76 	bl	8003028 <no_os_dma_xfer_abort>
	no_os_dma_xfer_abort(sdesc->dma_desc, rx_ch);
 800513c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800513e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005140:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005142:	4618      	mov	r0, r3
 8005144:	f7fd ff70 	bl	8003028 <no_os_dma_xfer_abort>
 8005148:	e002      	b.n	8005150 <stm32_config_dma_and_start+0x2a8>
		goto remove_dma;
 800514a:	bf00      	nop
 800514c:	e000      	b.n	8005150 <stm32_config_dma_and_start+0x2a8>
		goto remove_dma;
 800514e:	bf00      	nop
remove_dma:
	no_os_dma_remove(sdesc->dma_desc);
 8005150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005154:	4618      	mov	r0, r3
 8005156:	f7fd fe3c 	bl	8002dd2 <no_os_dma_remove>
free_tx_ch_xfer:
	no_os_free(tx_ch_xfer);
 800515a:	6938      	ldr	r0, [r7, #16]
 800515c:	f7fd fc72 	bl	8002a44 <no_os_free>
 8005160:	e000      	b.n	8005164 <stm32_config_dma_and_start+0x2bc>
		goto free_rx_ch_xfer;
 8005162:	bf00      	nop
free_rx_ch_xfer:
	no_os_free(rx_ch_xfer);
 8005164:	6978      	ldr	r0, [r7, #20]
 8005166:	f7fd fc6d 	bl	8002a44 <no_os_free>

	return ret;
 800516a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800516c:	4618      	mov	r0, r3
 800516e:	3738      	adds	r7, #56	@ 0x38
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <stm32_spi_dma_transfer_async>:
int32_t stm32_spi_dma_transfer_async(struct no_os_spi_desc* desc,
				     struct no_os_spi_msg* msgs,
				     uint32_t len,
				     void (*callback)(void*),
				     void* ctx)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af02      	add	r7, sp, #8
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	603b      	str	r3, [r7, #0]
	return stm32_config_dma_and_start(desc, msgs, len, callback, ctx, true);
 8005182:	2301      	movs	r3, #1
 8005184:	9301      	str	r3, [sp, #4]
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	68b9      	ldr	r1, [r7, #8]
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f7ff fe89 	bl	8004ea8 <stm32_config_dma_and_start>
 8005196:	4603      	mov	r3, r0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051a6:	2300      	movs	r3, #0
 80051a8:	607b      	str	r3, [r7, #4]
 80051aa:	4b10      	ldr	r3, [pc, #64]	@ (80051ec <HAL_MspInit+0x4c>)
 80051ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ae:	4a0f      	ldr	r2, [pc, #60]	@ (80051ec <HAL_MspInit+0x4c>)
 80051b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80051b6:	4b0d      	ldr	r3, [pc, #52]	@ (80051ec <HAL_MspInit+0x4c>)
 80051b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051be:	607b      	str	r3, [r7, #4]
 80051c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051c2:	2300      	movs	r3, #0
 80051c4:	603b      	str	r3, [r7, #0]
 80051c6:	4b09      	ldr	r3, [pc, #36]	@ (80051ec <HAL_MspInit+0x4c>)
 80051c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ca:	4a08      	ldr	r2, [pc, #32]	@ (80051ec <HAL_MspInit+0x4c>)
 80051cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80051d2:	4b06      	ldr	r3, [pc, #24]	@ (80051ec <HAL_MspInit+0x4c>)
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051da:	603b      	str	r3, [r7, #0]
 80051dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80051de:	2007      	movs	r0, #7
 80051e0:	f000 fb7a 	bl	80058d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80051e4:	bf00      	nop
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	40023800 	.word	0x40023800

080051f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08a      	sub	sp, #40	@ 0x28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051f8:	f107 0314 	add.w	r3, r7, #20
 80051fc:	2200      	movs	r2, #0
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	605a      	str	r2, [r3, #4]
 8005202:	609a      	str	r2, [r3, #8]
 8005204:	60da      	str	r2, [r3, #12]
 8005206:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1d      	ldr	r2, [pc, #116]	@ (8005284 <HAL_SPI_MspInit+0x94>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d134      	bne.n	800527c <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005212:	2300      	movs	r3, #0
 8005214:	613b      	str	r3, [r7, #16]
 8005216:	4b1c      	ldr	r3, [pc, #112]	@ (8005288 <HAL_SPI_MspInit+0x98>)
 8005218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521a:	4a1b      	ldr	r2, [pc, #108]	@ (8005288 <HAL_SPI_MspInit+0x98>)
 800521c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005220:	6413      	str	r3, [r2, #64]	@ 0x40
 8005222:	4b19      	ldr	r3, [pc, #100]	@ (8005288 <HAL_SPI_MspInit+0x98>)
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800522a:	613b      	str	r3, [r7, #16]
 800522c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800522e:	2300      	movs	r3, #0
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	4b15      	ldr	r3, [pc, #84]	@ (8005288 <HAL_SPI_MspInit+0x98>)
 8005234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005236:	4a14      	ldr	r2, [pc, #80]	@ (8005288 <HAL_SPI_MspInit+0x98>)
 8005238:	f043 0304 	orr.w	r3, r3, #4
 800523c:	6313      	str	r3, [r2, #48]	@ 0x30
 800523e:	4b12      	ldr	r3, [pc, #72]	@ (8005288 <HAL_SPI_MspInit+0x98>)
 8005240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005242:	f003 0304 	and.w	r3, r3, #4
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800524a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800524e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005250:	2302      	movs	r3, #2
 8005252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005254:	2300      	movs	r3, #0
 8005256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005258:	2303      	movs	r3, #3
 800525a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800525c:	2306      	movs	r3, #6
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005260:	f107 0314 	add.w	r3, r7, #20
 8005264:	4619      	mov	r1, r3
 8005266:	4809      	ldr	r0, [pc, #36]	@ (800528c <HAL_SPI_MspInit+0x9c>)
 8005268:	f000 fba8 	bl	80059bc <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800526c:	2200      	movs	r2, #0
 800526e:	2100      	movs	r1, #0
 8005270:	2033      	movs	r0, #51	@ 0x33
 8005272:	f000 fb3c 	bl	80058ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005276:	2033      	movs	r0, #51	@ 0x33
 8005278:	f000 fb55 	bl	8005926 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800527c:	bf00      	nop
 800527e:	3728      	adds	r7, #40	@ 0x28
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40003c00 	.word	0x40003c00
 8005288:	40023800 	.word	0x40023800
 800528c:	40020800 	.word	0x40020800

08005290 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a0a      	ldr	r2, [pc, #40]	@ (80052c8 <HAL_SPI_MspDeInit+0x38>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d10d      	bne.n	80052be <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 80052a2:	4b0a      	ldr	r3, [pc, #40]	@ (80052cc <HAL_SPI_MspDeInit+0x3c>)
 80052a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a6:	4a09      	ldr	r2, [pc, #36]	@ (80052cc <HAL_SPI_MspDeInit+0x3c>)
 80052a8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80052ac:	6413      	str	r3, [r2, #64]	@ 0x40

    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_12);
 80052ae:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 80052b2:	4807      	ldr	r0, [pc, #28]	@ (80052d0 <HAL_SPI_MspDeInit+0x40>)
 80052b4:	f000 fd06 	bl	8005cc4 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 80052b8:	2033      	movs	r0, #51	@ 0x33
 80052ba:	f000 fb42 	bl	8005942 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 80052be:	bf00      	nop
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	40003c00 	.word	0x40003c00
 80052cc:	40023800 	.word	0x40023800
 80052d0:	40020800 	.word	0x40020800

080052d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a0e      	ldr	r2, [pc, #56]	@ (800531c <HAL_TIM_Base_MspInit+0x48>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d115      	bne.n	8005312 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80052e6:	2300      	movs	r3, #0
 80052e8:	60fb      	str	r3, [r7, #12]
 80052ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005320 <HAL_TIM_Base_MspInit+0x4c>)
 80052ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005320 <HAL_TIM_Base_MspInit+0x4c>)
 80052f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80052f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005320 <HAL_TIM_Base_MspInit+0x4c>)
 80052f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fe:	60fb      	str	r3, [r7, #12]
 8005300:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005302:	2200      	movs	r2, #0
 8005304:	2100      	movs	r1, #0
 8005306:	2019      	movs	r0, #25
 8005308:	f000 faf1 	bl	80058ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800530c:	2019      	movs	r0, #25
 800530e:	f000 fb0a 	bl	8005926 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8005312:	bf00      	nop
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	40014400 	.word	0x40014400
 8005320:	40023800 	.word	0x40023800

08005324 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b08a      	sub	sp, #40	@ 0x28
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800532c:	f107 0314 	add.w	r3, r7, #20
 8005330:	2200      	movs	r2, #0
 8005332:	601a      	str	r2, [r3, #0]
 8005334:	605a      	str	r2, [r3, #4]
 8005336:	609a      	str	r2, [r3, #8]
 8005338:	60da      	str	r2, [r3, #12]
 800533a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a19      	ldr	r2, [pc, #100]	@ (80053a8 <HAL_UART_MspInit+0x84>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d12b      	bne.n	800539e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005346:	2300      	movs	r3, #0
 8005348:	613b      	str	r3, [r7, #16]
 800534a:	4b18      	ldr	r3, [pc, #96]	@ (80053ac <HAL_UART_MspInit+0x88>)
 800534c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534e:	4a17      	ldr	r2, [pc, #92]	@ (80053ac <HAL_UART_MspInit+0x88>)
 8005350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005354:	6413      	str	r3, [r2, #64]	@ 0x40
 8005356:	4b15      	ldr	r3, [pc, #84]	@ (80053ac <HAL_UART_MspInit+0x88>)
 8005358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800535a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800535e:	613b      	str	r3, [r7, #16]
 8005360:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005362:	2300      	movs	r3, #0
 8005364:	60fb      	str	r3, [r7, #12]
 8005366:	4b11      	ldr	r3, [pc, #68]	@ (80053ac <HAL_UART_MspInit+0x88>)
 8005368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536a:	4a10      	ldr	r2, [pc, #64]	@ (80053ac <HAL_UART_MspInit+0x88>)
 800536c:	f043 0301 	orr.w	r3, r3, #1
 8005370:	6313      	str	r3, [r2, #48]	@ 0x30
 8005372:	4b0e      	ldr	r3, [pc, #56]	@ (80053ac <HAL_UART_MspInit+0x88>)
 8005374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	60fb      	str	r3, [r7, #12]
 800537c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800537e:	230c      	movs	r3, #12
 8005380:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005382:	2302      	movs	r3, #2
 8005384:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005386:	2300      	movs	r3, #0
 8005388:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800538a:	2300      	movs	r3, #0
 800538c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800538e:	2307      	movs	r3, #7
 8005390:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005392:	f107 0314 	add.w	r3, r7, #20
 8005396:	4619      	mov	r1, r3
 8005398:	4805      	ldr	r0, [pc, #20]	@ (80053b0 <HAL_UART_MspInit+0x8c>)
 800539a:	f000 fb0f 	bl	80059bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800539e:	bf00      	nop
 80053a0:	3728      	adds	r7, #40	@ 0x28
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	40004400 	.word	0x40004400
 80053ac:	40023800 	.word	0x40023800
 80053b0:	40020000 	.word	0x40020000

080053b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80053b8:	bf00      	nop
 80053ba:	e7fd      	b.n	80053b8 <NMI_Handler+0x4>

080053bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053c0:	bf00      	nop
 80053c2:	e7fd      	b.n	80053c0 <HardFault_Handler+0x4>

080053c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80053c8:	bf00      	nop
 80053ca:	e7fd      	b.n	80053c8 <MemManage_Handler+0x4>

080053cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80053cc:	b480      	push	{r7}
 80053ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80053d0:	bf00      	nop
 80053d2:	e7fd      	b.n	80053d0 <BusFault_Handler+0x4>

080053d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80053d4:	b480      	push	{r7}
 80053d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80053d8:	bf00      	nop
 80053da:	e7fd      	b.n	80053d8 <UsageFault_Handler+0x4>

080053dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80053dc:	b480      	push	{r7}
 80053de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80053e0:	bf00      	nop
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr

080053ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80053ea:	b480      	push	{r7}
 80053ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80053ee:	bf00      	nop
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80053fc:	bf00      	nop
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005406:	b580      	push	{r7, lr}
 8005408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800540a:	f000 f951 	bl	80056b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800540e:	bf00      	nop
 8005410:	bd80      	pop	{r7, pc}
	...

08005414 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8005418:	4802      	ldr	r0, [pc, #8]	@ (8005424 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800541a:	f001 fc45 	bl	8006ca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800541e:	bf00      	nop
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20000464 	.word	0x20000464

08005428 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800542c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005430:	f000 fd5e 	bl	8005ef0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005434:	bf00      	nop
 8005436:	bd80      	pop	{r7, pc}

08005438 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800543c:	4802      	ldr	r0, [pc, #8]	@ (8005448 <SPI3_IRQHandler+0x10>)
 800543e:	f001 fac5 	bl	80069cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8005442:	bf00      	nop
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	2000040c 	.word	0x2000040c

0800544c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005458:	2300      	movs	r3, #0
 800545a:	617b      	str	r3, [r7, #20]
 800545c:	e00a      	b.n	8005474 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800545e:	f3af 8000 	nop.w
 8005462:	4601      	mov	r1, r0
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	60ba      	str	r2, [r7, #8]
 800546a:	b2ca      	uxtb	r2, r1
 800546c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	3301      	adds	r3, #1
 8005472:	617b      	str	r3, [r7, #20]
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	429a      	cmp	r2, r3
 800547a:	dbf0      	blt.n	800545e <_read+0x12>
  }

  return len;
 800547c:	687b      	ldr	r3, [r7, #4]
}
 800547e:	4618      	mov	r0, r3
 8005480:	3718      	adds	r7, #24
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005486:	b580      	push	{r7, lr}
 8005488:	b086      	sub	sp, #24
 800548a:	af00      	add	r7, sp, #0
 800548c:	60f8      	str	r0, [r7, #12]
 800548e:	60b9      	str	r1, [r7, #8]
 8005490:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005492:	2300      	movs	r3, #0
 8005494:	617b      	str	r3, [r7, #20]
 8005496:	e009      	b.n	80054ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	60ba      	str	r2, [r7, #8]
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	3301      	adds	r3, #1
 80054aa:	617b      	str	r3, [r7, #20]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	dbf1      	blt.n	8005498 <_write+0x12>
  }
  return len;
 80054b4:	687b      	ldr	r3, [r7, #4]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3718      	adds	r7, #24
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}

080054be <_close>:

int _close(int file)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80054c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr

080054d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80054d6:	b480      	push	{r7}
 80054d8:	b083      	sub	sp, #12
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
 80054de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054e6:	605a      	str	r2, [r3, #4]
  return 0;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr

080054f6 <_isatty>:

int _isatty(int file)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b083      	sub	sp, #12
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80054fe:	2301      	movs	r3, #1
}
 8005500:	4618      	mov	r0, r3
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3714      	adds	r7, #20
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
	...

08005528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005530:	4a14      	ldr	r2, [pc, #80]	@ (8005584 <_sbrk+0x5c>)
 8005532:	4b15      	ldr	r3, [pc, #84]	@ (8005588 <_sbrk+0x60>)
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800553c:	4b13      	ldr	r3, [pc, #76]	@ (800558c <_sbrk+0x64>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d102      	bne.n	800554a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005544:	4b11      	ldr	r3, [pc, #68]	@ (800558c <_sbrk+0x64>)
 8005546:	4a12      	ldr	r2, [pc, #72]	@ (8005590 <_sbrk+0x68>)
 8005548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800554a:	4b10      	ldr	r3, [pc, #64]	@ (800558c <_sbrk+0x64>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4413      	add	r3, r2
 8005552:	693a      	ldr	r2, [r7, #16]
 8005554:	429a      	cmp	r2, r3
 8005556:	d207      	bcs.n	8005568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005558:	f002 fe2c 	bl	80081b4 <__errno>
 800555c:	4603      	mov	r3, r0
 800555e:	220c      	movs	r2, #12
 8005560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005562:	f04f 33ff 	mov.w	r3, #4294967295
 8005566:	e009      	b.n	800557c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005568:	4b08      	ldr	r3, [pc, #32]	@ (800558c <_sbrk+0x64>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800556e:	4b07      	ldr	r3, [pc, #28]	@ (800558c <_sbrk+0x64>)
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4413      	add	r3, r2
 8005576:	4a05      	ldr	r2, [pc, #20]	@ (800558c <_sbrk+0x64>)
 8005578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800557a:	68fb      	ldr	r3, [r7, #12]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3718      	adds	r7, #24
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	20018000 	.word	0x20018000
 8005588:	00000400 	.word	0x00000400
 800558c:	200005d0 	.word	0x200005d0
 8005590:	20000728 	.word	0x20000728

08005594 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005594:	b480      	push	{r7}
 8005596:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005598:	4b06      	ldr	r3, [pc, #24]	@ (80055b4 <SystemInit+0x20>)
 800559a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559e:	4a05      	ldr	r2, [pc, #20]	@ (80055b4 <SystemInit+0x20>)
 80055a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80055a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80055a8:	bf00      	nop
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	e000ed00 	.word	0xe000ed00

080055b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80055b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80055f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80055bc:	f7ff ffea 	bl	8005594 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80055c0:	480c      	ldr	r0, [pc, #48]	@ (80055f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80055c2:	490d      	ldr	r1, [pc, #52]	@ (80055f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80055c4:	4a0d      	ldr	r2, [pc, #52]	@ (80055fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80055c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80055c8:	e002      	b.n	80055d0 <LoopCopyDataInit>

080055ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80055ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055ce:	3304      	adds	r3, #4

080055d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80055d4:	d3f9      	bcc.n	80055ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80055d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005600 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80055d8:	4c0a      	ldr	r4, [pc, #40]	@ (8005604 <LoopFillZerobss+0x22>)
  movs r3, #0
 80055da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80055dc:	e001      	b.n	80055e2 <LoopFillZerobss>

080055de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80055de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80055e0:	3204      	adds	r2, #4

080055e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80055e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80055e4:	d3fb      	bcc.n	80055de <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80055e6:	f002 fdeb 	bl	80081c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80055ea:	f7fc fbb1 	bl	8001d50 <main>
  bx  lr    
 80055ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80055f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80055f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80055f8:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 80055fc:	08009240 	.word	0x08009240
  ldr r2, =_sbss
 8005600:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 8005604:	20000724 	.word	0x20000724

08005608 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005608:	e7fe      	b.n	8005608 <ADC_IRQHandler>
	...

0800560c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005610:	4b0e      	ldr	r3, [pc, #56]	@ (800564c <HAL_Init+0x40>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a0d      	ldr	r2, [pc, #52]	@ (800564c <HAL_Init+0x40>)
 8005616:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800561a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800561c:	4b0b      	ldr	r3, [pc, #44]	@ (800564c <HAL_Init+0x40>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a0a      	ldr	r2, [pc, #40]	@ (800564c <HAL_Init+0x40>)
 8005622:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005626:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005628:	4b08      	ldr	r3, [pc, #32]	@ (800564c <HAL_Init+0x40>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a07      	ldr	r2, [pc, #28]	@ (800564c <HAL_Init+0x40>)
 800562e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005632:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005634:	2003      	movs	r0, #3
 8005636:	f000 f94f 	bl	80058d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800563a:	2000      	movs	r0, #0
 800563c:	f000 f808 	bl	8005650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005640:	f7ff fdae 	bl	80051a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40023c00 	.word	0x40023c00

08005650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005658:	4b12      	ldr	r3, [pc, #72]	@ (80056a4 <HAL_InitTick+0x54>)
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	4b12      	ldr	r3, [pc, #72]	@ (80056a8 <HAL_InitTick+0x58>)
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	4619      	mov	r1, r3
 8005662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005666:	fbb3 f3f1 	udiv	r3, r3, r1
 800566a:	fbb2 f3f3 	udiv	r3, r2, r3
 800566e:	4618      	mov	r0, r3
 8005670:	f000 f975 	bl	800595e <HAL_SYSTICK_Config>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e00e      	b.n	800569c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b0f      	cmp	r3, #15
 8005682:	d80a      	bhi.n	800569a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005684:	2200      	movs	r2, #0
 8005686:	6879      	ldr	r1, [r7, #4]
 8005688:	f04f 30ff 	mov.w	r0, #4294967295
 800568c:	f000 f92f 	bl	80058ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005690:	4a06      	ldr	r2, [pc, #24]	@ (80056ac <HAL_InitTick+0x5c>)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
 8005698:	e000      	b.n	800569c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
}
 800569c:	4618      	mov	r0, r3
 800569e:	3708      	adds	r7, #8
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	20000088 	.word	0x20000088
 80056a8:	20000090 	.word	0x20000090
 80056ac:	2000008c 	.word	0x2000008c

080056b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056b4:	4b06      	ldr	r3, [pc, #24]	@ (80056d0 <HAL_IncTick+0x20>)
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	461a      	mov	r2, r3
 80056ba:	4b06      	ldr	r3, [pc, #24]	@ (80056d4 <HAL_IncTick+0x24>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4413      	add	r3, r2
 80056c0:	4a04      	ldr	r2, [pc, #16]	@ (80056d4 <HAL_IncTick+0x24>)
 80056c2:	6013      	str	r3, [r2, #0]
}
 80056c4:	bf00      	nop
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
 80056ce:	bf00      	nop
 80056d0:	20000090 	.word	0x20000090
 80056d4:	200005d4 	.word	0x200005d4

080056d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
  return uwTick;
 80056dc:	4b03      	ldr	r3, [pc, #12]	@ (80056ec <HAL_GetTick+0x14>)
 80056de:	681b      	ldr	r3, [r3, #0]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	200005d4 	.word	0x200005d4

080056f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f003 0307 	and.w	r3, r3, #7
 80056fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005700:	4b0c      	ldr	r3, [pc, #48]	@ (8005734 <__NVIC_SetPriorityGrouping+0x44>)
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800570c:	4013      	ands	r3, r2
 800570e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005718:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800571c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005722:	4a04      	ldr	r2, [pc, #16]	@ (8005734 <__NVIC_SetPriorityGrouping+0x44>)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	60d3      	str	r3, [r2, #12]
}
 8005728:	bf00      	nop
 800572a:	3714      	adds	r7, #20
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr
 8005734:	e000ed00 	.word	0xe000ed00

08005738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800573c:	4b04      	ldr	r3, [pc, #16]	@ (8005750 <__NVIC_GetPriorityGrouping+0x18>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	0a1b      	lsrs	r3, r3, #8
 8005742:	f003 0307 	and.w	r3, r3, #7
}
 8005746:	4618      	mov	r0, r3
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	e000ed00 	.word	0xe000ed00

08005754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	4603      	mov	r3, r0
 800575c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800575e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005762:	2b00      	cmp	r3, #0
 8005764:	db0b      	blt.n	800577e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005766:	79fb      	ldrb	r3, [r7, #7]
 8005768:	f003 021f 	and.w	r2, r3, #31
 800576c:	4907      	ldr	r1, [pc, #28]	@ (800578c <__NVIC_EnableIRQ+0x38>)
 800576e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005772:	095b      	lsrs	r3, r3, #5
 8005774:	2001      	movs	r0, #1
 8005776:	fa00 f202 	lsl.w	r2, r0, r2
 800577a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800577e:	bf00      	nop
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	e000e100 	.word	0xe000e100

08005790 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005790:	b480      	push	{r7}
 8005792:	b083      	sub	sp, #12
 8005794:	af00      	add	r7, sp, #0
 8005796:	4603      	mov	r3, r0
 8005798:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800579a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	db12      	blt.n	80057c8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057a2:	79fb      	ldrb	r3, [r7, #7]
 80057a4:	f003 021f 	and.w	r2, r3, #31
 80057a8:	490a      	ldr	r1, [pc, #40]	@ (80057d4 <__NVIC_DisableIRQ+0x44>)
 80057aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ae:	095b      	lsrs	r3, r3, #5
 80057b0:	2001      	movs	r0, #1
 80057b2:	fa00 f202 	lsl.w	r2, r0, r2
 80057b6:	3320      	adds	r3, #32
 80057b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80057bc:	f3bf 8f4f 	dsb	sy
}
 80057c0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80057c2:	f3bf 8f6f 	isb	sy
}
 80057c6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	e000e100 	.word	0xe000e100

080057d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	4603      	mov	r3, r0
 80057e0:	6039      	str	r1, [r7, #0]
 80057e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	db0a      	blt.n	8005802 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	490c      	ldr	r1, [pc, #48]	@ (8005824 <__NVIC_SetPriority+0x4c>)
 80057f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f6:	0112      	lsls	r2, r2, #4
 80057f8:	b2d2      	uxtb	r2, r2
 80057fa:	440b      	add	r3, r1
 80057fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005800:	e00a      	b.n	8005818 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	b2da      	uxtb	r2, r3
 8005806:	4908      	ldr	r1, [pc, #32]	@ (8005828 <__NVIC_SetPriority+0x50>)
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	f003 030f 	and.w	r3, r3, #15
 800580e:	3b04      	subs	r3, #4
 8005810:	0112      	lsls	r2, r2, #4
 8005812:	b2d2      	uxtb	r2, r2
 8005814:	440b      	add	r3, r1
 8005816:	761a      	strb	r2, [r3, #24]
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	e000e100 	.word	0xe000e100
 8005828:	e000ed00 	.word	0xe000ed00

0800582c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800582c:	b480      	push	{r7}
 800582e:	b089      	sub	sp, #36	@ 0x24
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f003 0307 	and.w	r3, r3, #7
 800583e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	f1c3 0307 	rsb	r3, r3, #7
 8005846:	2b04      	cmp	r3, #4
 8005848:	bf28      	it	cs
 800584a:	2304      	movcs	r3, #4
 800584c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	3304      	adds	r3, #4
 8005852:	2b06      	cmp	r3, #6
 8005854:	d902      	bls.n	800585c <NVIC_EncodePriority+0x30>
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	3b03      	subs	r3, #3
 800585a:	e000      	b.n	800585e <NVIC_EncodePriority+0x32>
 800585c:	2300      	movs	r3, #0
 800585e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005860:	f04f 32ff 	mov.w	r2, #4294967295
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	fa02 f303 	lsl.w	r3, r2, r3
 800586a:	43da      	mvns	r2, r3
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	401a      	ands	r2, r3
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005874:	f04f 31ff 	mov.w	r1, #4294967295
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	fa01 f303 	lsl.w	r3, r1, r3
 800587e:	43d9      	mvns	r1, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005884:	4313      	orrs	r3, r2
         );
}
 8005886:	4618      	mov	r0, r3
 8005888:	3724      	adds	r7, #36	@ 0x24
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
	...

08005894 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	3b01      	subs	r3, #1
 80058a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058a4:	d301      	bcc.n	80058aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058a6:	2301      	movs	r3, #1
 80058a8:	e00f      	b.n	80058ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058aa:	4a0a      	ldr	r2, [pc, #40]	@ (80058d4 <SysTick_Config+0x40>)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3b01      	subs	r3, #1
 80058b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058b2:	210f      	movs	r1, #15
 80058b4:	f04f 30ff 	mov.w	r0, #4294967295
 80058b8:	f7ff ff8e 	bl	80057d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058bc:	4b05      	ldr	r3, [pc, #20]	@ (80058d4 <SysTick_Config+0x40>)
 80058be:	2200      	movs	r2, #0
 80058c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058c2:	4b04      	ldr	r3, [pc, #16]	@ (80058d4 <SysTick_Config+0x40>)
 80058c4:	2207      	movs	r2, #7
 80058c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3708      	adds	r7, #8
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	e000e010 	.word	0xe000e010

080058d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f7ff ff05 	bl	80056f0 <__NVIC_SetPriorityGrouping>
}
 80058e6:	bf00      	nop
 80058e8:	3708      	adds	r7, #8
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}

080058ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058ee:	b580      	push	{r7, lr}
 80058f0:	b086      	sub	sp, #24
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	4603      	mov	r3, r0
 80058f6:	60b9      	str	r1, [r7, #8]
 80058f8:	607a      	str	r2, [r7, #4]
 80058fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80058fc:	2300      	movs	r3, #0
 80058fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005900:	f7ff ff1a 	bl	8005738 <__NVIC_GetPriorityGrouping>
 8005904:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	6978      	ldr	r0, [r7, #20]
 800590c:	f7ff ff8e 	bl	800582c <NVIC_EncodePriority>
 8005910:	4602      	mov	r2, r0
 8005912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005916:	4611      	mov	r1, r2
 8005918:	4618      	mov	r0, r3
 800591a:	f7ff ff5d 	bl	80057d8 <__NVIC_SetPriority>
}
 800591e:	bf00      	nop
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}

08005926 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b082      	sub	sp, #8
 800592a:	af00      	add	r7, sp, #0
 800592c:	4603      	mov	r3, r0
 800592e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff ff0d 	bl	8005754 <__NVIC_EnableIRQ>
}
 800593a:	bf00      	nop
 800593c:	3708      	adds	r7, #8
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b082      	sub	sp, #8
 8005946:	af00      	add	r7, sp, #0
 8005948:	4603      	mov	r3, r0
 800594a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800594c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005950:	4618      	mov	r0, r3
 8005952:	f7ff ff1d 	bl	8005790 <__NVIC_DisableIRQ>
}
 8005956:	bf00      	nop
 8005958:	3708      	adds	r7, #8
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b082      	sub	sp, #8
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7ff ff94 	bl	8005894 <SysTick_Config>
 800596c:	4603      	mov	r3, r0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005976:	b480      	push	{r7}
 8005978:	b083      	sub	sp, #12
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b02      	cmp	r3, #2
 8005988:	d004      	beq.n	8005994 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2280      	movs	r2, #128	@ 0x80
 800598e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e00c      	b.n	80059ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2205      	movs	r2, #5
 8005998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f022 0201 	bic.w	r2, r2, #1
 80059aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
	...

080059bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059bc:	b480      	push	{r7}
 80059be:	b089      	sub	sp, #36	@ 0x24
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80059ce:	2300      	movs	r3, #0
 80059d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059d2:	2300      	movs	r3, #0
 80059d4:	61fb      	str	r3, [r7, #28]
 80059d6:	e159      	b.n	8005c8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80059d8:	2201      	movs	r2, #1
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	fa02 f303 	lsl.w	r3, r2, r3
 80059e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	4013      	ands	r3, r2
 80059ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	f040 8148 	bne.w	8005c86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d005      	beq.n	8005a0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d130      	bne.n	8005a70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	005b      	lsls	r3, r3, #1
 8005a18:	2203      	movs	r2, #3
 8005a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1e:	43db      	mvns	r3, r3
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	4013      	ands	r3, r2
 8005a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	69ba      	ldr	r2, [r7, #24]
 8005a3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a44:	2201      	movs	r2, #1
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	43db      	mvns	r3, r3
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	4013      	ands	r3, r2
 8005a52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	091b      	lsrs	r3, r3, #4
 8005a5a:	f003 0201 	and.w	r2, r3, #1
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f003 0303 	and.w	r3, r3, #3
 8005a78:	2b03      	cmp	r3, #3
 8005a7a:	d017      	beq.n	8005aac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	2203      	movs	r2, #3
 8005a88:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8c:	43db      	mvns	r3, r3
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	4013      	ands	r3, r2
 8005a92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	689a      	ldr	r2, [r3, #8]
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	69ba      	ldr	r2, [r7, #24]
 8005aaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f003 0303 	and.w	r3, r3, #3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d123      	bne.n	8005b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	08da      	lsrs	r2, r3, #3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	3208      	adds	r2, #8
 8005ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	f003 0307 	and.w	r3, r3, #7
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	220f      	movs	r2, #15
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	43db      	mvns	r3, r3
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	4013      	ands	r3, r2
 8005ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	691a      	ldr	r2, [r3, #16]
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	f003 0307 	and.w	r3, r3, #7
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	08da      	lsrs	r2, r3, #3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	3208      	adds	r2, #8
 8005afa:	69b9      	ldr	r1, [r7, #24]
 8005afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	2203      	movs	r2, #3
 8005b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b10:	43db      	mvns	r3, r3
 8005b12:	69ba      	ldr	r2, [r7, #24]
 8005b14:	4013      	ands	r3, r2
 8005b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f003 0203 	and.w	r2, r3, #3
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	005b      	lsls	r3, r3, #1
 8005b24:	fa02 f303 	lsl.w	r3, r2, r3
 8005b28:	69ba      	ldr	r2, [r7, #24]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	69ba      	ldr	r2, [r7, #24]
 8005b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 80a2 	beq.w	8005c86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b42:	2300      	movs	r3, #0
 8005b44:	60fb      	str	r3, [r7, #12]
 8005b46:	4b57      	ldr	r3, [pc, #348]	@ (8005ca4 <HAL_GPIO_Init+0x2e8>)
 8005b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b4a:	4a56      	ldr	r2, [pc, #344]	@ (8005ca4 <HAL_GPIO_Init+0x2e8>)
 8005b4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b52:	4b54      	ldr	r3, [pc, #336]	@ (8005ca4 <HAL_GPIO_Init+0x2e8>)
 8005b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b5a:	60fb      	str	r3, [r7, #12]
 8005b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b5e:	4a52      	ldr	r2, [pc, #328]	@ (8005ca8 <HAL_GPIO_Init+0x2ec>)
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	089b      	lsrs	r3, r3, #2
 8005b64:	3302      	adds	r3, #2
 8005b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	f003 0303 	and.w	r3, r3, #3
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	220f      	movs	r2, #15
 8005b76:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7a:	43db      	mvns	r3, r3
 8005b7c:	69ba      	ldr	r2, [r7, #24]
 8005b7e:	4013      	ands	r3, r2
 8005b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a49      	ldr	r2, [pc, #292]	@ (8005cac <HAL_GPIO_Init+0x2f0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d019      	beq.n	8005bbe <HAL_GPIO_Init+0x202>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a48      	ldr	r2, [pc, #288]	@ (8005cb0 <HAL_GPIO_Init+0x2f4>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d013      	beq.n	8005bba <HAL_GPIO_Init+0x1fe>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a47      	ldr	r2, [pc, #284]	@ (8005cb4 <HAL_GPIO_Init+0x2f8>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00d      	beq.n	8005bb6 <HAL_GPIO_Init+0x1fa>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a46      	ldr	r2, [pc, #280]	@ (8005cb8 <HAL_GPIO_Init+0x2fc>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d007      	beq.n	8005bb2 <HAL_GPIO_Init+0x1f6>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a45      	ldr	r2, [pc, #276]	@ (8005cbc <HAL_GPIO_Init+0x300>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d101      	bne.n	8005bae <HAL_GPIO_Init+0x1f2>
 8005baa:	2304      	movs	r3, #4
 8005bac:	e008      	b.n	8005bc0 <HAL_GPIO_Init+0x204>
 8005bae:	2307      	movs	r3, #7
 8005bb0:	e006      	b.n	8005bc0 <HAL_GPIO_Init+0x204>
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e004      	b.n	8005bc0 <HAL_GPIO_Init+0x204>
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	e002      	b.n	8005bc0 <HAL_GPIO_Init+0x204>
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e000      	b.n	8005bc0 <HAL_GPIO_Init+0x204>
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	f002 0203 	and.w	r2, r2, #3
 8005bc6:	0092      	lsls	r2, r2, #2
 8005bc8:	4093      	lsls	r3, r2
 8005bca:	69ba      	ldr	r2, [r7, #24]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bd0:	4935      	ldr	r1, [pc, #212]	@ (8005ca8 <HAL_GPIO_Init+0x2ec>)
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	089b      	lsrs	r3, r3, #2
 8005bd6:	3302      	adds	r3, #2
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bde:	4b38      	ldr	r3, [pc, #224]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	43db      	mvns	r3, r3
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	4013      	ands	r3, r2
 8005bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c02:	4a2f      	ldr	r2, [pc, #188]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c08:	4b2d      	ldr	r3, [pc, #180]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	43db      	mvns	r3, r3
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	4013      	ands	r3, r2
 8005c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d003      	beq.n	8005c2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c2c:	4a24      	ldr	r2, [pc, #144]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c32:	4b23      	ldr	r3, [pc, #140]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	43db      	mvns	r3, r3
 8005c3c:	69ba      	ldr	r2, [r7, #24]
 8005c3e:	4013      	ands	r3, r2
 8005c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d003      	beq.n	8005c56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005c4e:	69ba      	ldr	r2, [r7, #24]
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c56:	4a1a      	ldr	r2, [pc, #104]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c5c:	4b18      	ldr	r3, [pc, #96]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	43db      	mvns	r3, r3
 8005c66:	69ba      	ldr	r2, [r7, #24]
 8005c68:	4013      	ands	r3, r2
 8005c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d003      	beq.n	8005c80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005c78:	69ba      	ldr	r2, [r7, #24]
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c80:	4a0f      	ldr	r2, [pc, #60]	@ (8005cc0 <HAL_GPIO_Init+0x304>)
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	3301      	adds	r3, #1
 8005c8a:	61fb      	str	r3, [r7, #28]
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	2b0f      	cmp	r3, #15
 8005c90:	f67f aea2 	bls.w	80059d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c94:	bf00      	nop
 8005c96:	bf00      	nop
 8005c98:	3724      	adds	r7, #36	@ 0x24
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	40023800 	.word	0x40023800
 8005ca8:	40013800 	.word	0x40013800
 8005cac:	40020000 	.word	0x40020000
 8005cb0:	40020400 	.word	0x40020400
 8005cb4:	40020800 	.word	0x40020800
 8005cb8:	40020c00 	.word	0x40020c00
 8005cbc:	40021000 	.word	0x40021000
 8005cc0:	40013c00 	.word	0x40013c00

08005cc4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cda:	2300      	movs	r3, #0
 8005cdc:	617b      	str	r3, [r7, #20]
 8005cde:	e0bb      	b.n	8005e58 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005cea:	683a      	ldr	r2, [r7, #0]
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	4013      	ands	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	f040 80ab 	bne.w	8005e52 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005cfc:	4a5c      	ldr	r2, [pc, #368]	@ (8005e70 <HAL_GPIO_DeInit+0x1ac>)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	089b      	lsrs	r3, r3, #2
 8005d02:	3302      	adds	r3, #2
 8005d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d08:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f003 0303 	and.w	r3, r3, #3
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	220f      	movs	r2, #15
 8005d14:	fa02 f303 	lsl.w	r3, r2, r3
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a54      	ldr	r2, [pc, #336]	@ (8005e74 <HAL_GPIO_DeInit+0x1b0>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d019      	beq.n	8005d5a <HAL_GPIO_DeInit+0x96>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a53      	ldr	r2, [pc, #332]	@ (8005e78 <HAL_GPIO_DeInit+0x1b4>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d013      	beq.n	8005d56 <HAL_GPIO_DeInit+0x92>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a52      	ldr	r2, [pc, #328]	@ (8005e7c <HAL_GPIO_DeInit+0x1b8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d00d      	beq.n	8005d52 <HAL_GPIO_DeInit+0x8e>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a51      	ldr	r2, [pc, #324]	@ (8005e80 <HAL_GPIO_DeInit+0x1bc>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d007      	beq.n	8005d4e <HAL_GPIO_DeInit+0x8a>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a50      	ldr	r2, [pc, #320]	@ (8005e84 <HAL_GPIO_DeInit+0x1c0>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d101      	bne.n	8005d4a <HAL_GPIO_DeInit+0x86>
 8005d46:	2304      	movs	r3, #4
 8005d48:	e008      	b.n	8005d5c <HAL_GPIO_DeInit+0x98>
 8005d4a:	2307      	movs	r3, #7
 8005d4c:	e006      	b.n	8005d5c <HAL_GPIO_DeInit+0x98>
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e004      	b.n	8005d5c <HAL_GPIO_DeInit+0x98>
 8005d52:	2302      	movs	r3, #2
 8005d54:	e002      	b.n	8005d5c <HAL_GPIO_DeInit+0x98>
 8005d56:	2301      	movs	r3, #1
 8005d58:	e000      	b.n	8005d5c <HAL_GPIO_DeInit+0x98>
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	f002 0203 	and.w	r2, r2, #3
 8005d62:	0092      	lsls	r2, r2, #2
 8005d64:	4093      	lsls	r3, r2
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d132      	bne.n	8005dd2 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d6c:	4b46      	ldr	r3, [pc, #280]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	43db      	mvns	r3, r3
 8005d74:	4944      	ldr	r1, [pc, #272]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005d76:	4013      	ands	r3, r2
 8005d78:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d7a:	4b43      	ldr	r3, [pc, #268]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	43db      	mvns	r3, r3
 8005d82:	4941      	ldr	r1, [pc, #260]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d88:	4b3f      	ldr	r3, [pc, #252]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005d8a:	68da      	ldr	r2, [r3, #12]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	43db      	mvns	r3, r3
 8005d90:	493d      	ldr	r1, [pc, #244]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005d92:	4013      	ands	r3, r2
 8005d94:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d96:	4b3c      	ldr	r3, [pc, #240]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005d98:	689a      	ldr	r2, [r3, #8]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	43db      	mvns	r3, r3
 8005d9e:	493a      	ldr	r1, [pc, #232]	@ (8005e88 <HAL_GPIO_DeInit+0x1c4>)
 8005da0:	4013      	ands	r3, r2
 8005da2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f003 0303 	and.w	r3, r3, #3
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	220f      	movs	r2, #15
 8005dae:	fa02 f303 	lsl.w	r3, r2, r3
 8005db2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005db4:	4a2e      	ldr	r2, [pc, #184]	@ (8005e70 <HAL_GPIO_DeInit+0x1ac>)
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	089b      	lsrs	r3, r3, #2
 8005dba:	3302      	adds	r3, #2
 8005dbc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	43da      	mvns	r2, r3
 8005dc4:	482a      	ldr	r0, [pc, #168]	@ (8005e70 <HAL_GPIO_DeInit+0x1ac>)
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	089b      	lsrs	r3, r3, #2
 8005dca:	400a      	ands	r2, r1
 8005dcc:	3302      	adds	r3, #2
 8005dce:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	005b      	lsls	r3, r3, #1
 8005dda:	2103      	movs	r1, #3
 8005ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8005de0:	43db      	mvns	r3, r3
 8005de2:	401a      	ands	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	08da      	lsrs	r2, r3, #3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	3208      	adds	r2, #8
 8005df0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f003 0307 	and.w	r3, r3, #7
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	220f      	movs	r2, #15
 8005dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005e02:	43db      	mvns	r3, r3
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	08d2      	lsrs	r2, r2, #3
 8005e08:	4019      	ands	r1, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	3208      	adds	r2, #8
 8005e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68da      	ldr	r2, [r3, #12]
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	2103      	movs	r1, #3
 8005e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e20:	43db      	mvns	r3, r3
 8005e22:	401a      	ands	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	fa01 f303 	lsl.w	r3, r1, r3
 8005e34:	43db      	mvns	r3, r3
 8005e36:	401a      	ands	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	689a      	ldr	r2, [r3, #8]
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	005b      	lsls	r3, r3, #1
 8005e44:	2103      	movs	r1, #3
 8005e46:	fa01 f303 	lsl.w	r3, r1, r3
 8005e4a:	43db      	mvns	r3, r3
 8005e4c:	401a      	ands	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	3301      	adds	r3, #1
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	2b0f      	cmp	r3, #15
 8005e5c:	f67f af40 	bls.w	8005ce0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005e60:	bf00      	nop
 8005e62:	bf00      	nop
 8005e64:	371c      	adds	r7, #28
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	40013800 	.word	0x40013800
 8005e74:	40020000 	.word	0x40020000
 8005e78:	40020400 	.word	0x40020400
 8005e7c:	40020800 	.word	0x40020800
 8005e80:	40020c00 	.word	0x40020c00
 8005e84:	40021000 	.word	0x40021000
 8005e88:	40013c00 	.word	0x40013c00

08005e8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b085      	sub	sp, #20
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	460b      	mov	r3, r1
 8005e96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	691a      	ldr	r2, [r3, #16]
 8005e9c:	887b      	ldrh	r3, [r7, #2]
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d002      	beq.n	8005eaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	73fb      	strb	r3, [r7, #15]
 8005ea8:	e001      	b.n	8005eae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	807b      	strh	r3, [r7, #2]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ecc:	787b      	ldrb	r3, [r7, #1]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ed2:	887a      	ldrh	r2, [r7, #2]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ed8:	e003      	b.n	8005ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005eda:	887b      	ldrh	r3, [r7, #2]
 8005edc:	041a      	lsls	r2, r3, #16
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	619a      	str	r2, [r3, #24]
}
 8005ee2:	bf00      	nop
 8005ee4:	370c      	adds	r7, #12
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
	...

08005ef0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005efa:	4b08      	ldr	r3, [pc, #32]	@ (8005f1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005efc:	695a      	ldr	r2, [r3, #20]
 8005efe:	88fb      	ldrh	r3, [r7, #6]
 8005f00:	4013      	ands	r3, r2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d006      	beq.n	8005f14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f06:	4a05      	ldr	r2, [pc, #20]	@ (8005f1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f08:	88fb      	ldrh	r3, [r7, #6]
 8005f0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f0c:	88fb      	ldrh	r3, [r7, #6]
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f000 f806 	bl	8005f20 <HAL_GPIO_EXTI_Callback>
  }
}
 8005f14:	bf00      	nop
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	40013c00 	.word	0x40013c00

08005f20 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	4603      	mov	r3, r0
 8005f28:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005f2a:	bf00      	nop
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
	...

08005f38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b086      	sub	sp, #24
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e267      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d075      	beq.n	8006042 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f56:	4b88      	ldr	r3, [pc, #544]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f003 030c 	and.w	r3, r3, #12
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d00c      	beq.n	8005f7c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f62:	4b85      	ldr	r3, [pc, #532]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d112      	bne.n	8005f94 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f6e:	4b82      	ldr	r3, [pc, #520]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f7a:	d10b      	bne.n	8005f94 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f7c:	4b7e      	ldr	r3, [pc, #504]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d05b      	beq.n	8006040 <HAL_RCC_OscConfig+0x108>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d157      	bne.n	8006040 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e242      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f9c:	d106      	bne.n	8005fac <HAL_RCC_OscConfig+0x74>
 8005f9e:	4b76      	ldr	r3, [pc, #472]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a75      	ldr	r2, [pc, #468]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	e01d      	b.n	8005fe8 <HAL_RCC_OscConfig+0xb0>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fb4:	d10c      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x98>
 8005fb6:	4b70      	ldr	r3, [pc, #448]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a6f      	ldr	r2, [pc, #444]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fc0:	6013      	str	r3, [r2, #0]
 8005fc2:	4b6d      	ldr	r3, [pc, #436]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a6c      	ldr	r2, [pc, #432]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	e00b      	b.n	8005fe8 <HAL_RCC_OscConfig+0xb0>
 8005fd0:	4b69      	ldr	r3, [pc, #420]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a68      	ldr	r2, [pc, #416]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fda:	6013      	str	r3, [r2, #0]
 8005fdc:	4b66      	ldr	r3, [pc, #408]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a65      	ldr	r2, [pc, #404]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8005fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fe6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d013      	beq.n	8006018 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ff0:	f7ff fb72 	bl	80056d8 <HAL_GetTick>
 8005ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ff6:	e008      	b.n	800600a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ff8:	f7ff fb6e 	bl	80056d8 <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	2b64      	cmp	r3, #100	@ 0x64
 8006004:	d901      	bls.n	800600a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e207      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800600a:	4b5b      	ldr	r3, [pc, #364]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0f0      	beq.n	8005ff8 <HAL_RCC_OscConfig+0xc0>
 8006016:	e014      	b.n	8006042 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006018:	f7ff fb5e 	bl	80056d8 <HAL_GetTick>
 800601c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800601e:	e008      	b.n	8006032 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006020:	f7ff fb5a 	bl	80056d8 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	2b64      	cmp	r3, #100	@ 0x64
 800602c:	d901      	bls.n	8006032 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e1f3      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006032:	4b51      	ldr	r3, [pc, #324]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1f0      	bne.n	8006020 <HAL_RCC_OscConfig+0xe8>
 800603e:	e000      	b.n	8006042 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0302 	and.w	r3, r3, #2
 800604a:	2b00      	cmp	r3, #0
 800604c:	d063      	beq.n	8006116 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800604e:	4b4a      	ldr	r3, [pc, #296]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f003 030c 	and.w	r3, r3, #12
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00b      	beq.n	8006072 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800605a:	4b47      	ldr	r3, [pc, #284]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006062:	2b08      	cmp	r3, #8
 8006064:	d11c      	bne.n	80060a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006066:	4b44      	ldr	r3, [pc, #272]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d116      	bne.n	80060a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006072:	4b41      	ldr	r3, [pc, #260]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d005      	beq.n	800608a <HAL_RCC_OscConfig+0x152>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d001      	beq.n	800608a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e1c7      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800608a:	4b3b      	ldr	r3, [pc, #236]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	4937      	ldr	r1, [pc, #220]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 800609a:	4313      	orrs	r3, r2
 800609c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800609e:	e03a      	b.n	8006116 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d020      	beq.n	80060ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060a8:	4b34      	ldr	r3, [pc, #208]	@ (800617c <HAL_RCC_OscConfig+0x244>)
 80060aa:	2201      	movs	r2, #1
 80060ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ae:	f7ff fb13 	bl	80056d8 <HAL_GetTick>
 80060b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060b4:	e008      	b.n	80060c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060b6:	f7ff fb0f 	bl	80056d8 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d901      	bls.n	80060c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e1a8      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c8:	4b2b      	ldr	r3, [pc, #172]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0f0      	beq.n	80060b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060d4:	4b28      	ldr	r3, [pc, #160]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	00db      	lsls	r3, r3, #3
 80060e2:	4925      	ldr	r1, [pc, #148]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	600b      	str	r3, [r1, #0]
 80060e8:	e015      	b.n	8006116 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060ea:	4b24      	ldr	r3, [pc, #144]	@ (800617c <HAL_RCC_OscConfig+0x244>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060f0:	f7ff faf2 	bl	80056d8 <HAL_GetTick>
 80060f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060f6:	e008      	b.n	800610a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060f8:	f7ff faee 	bl	80056d8 <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	2b02      	cmp	r3, #2
 8006104:	d901      	bls.n	800610a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e187      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800610a:	4b1b      	ldr	r3, [pc, #108]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0302 	and.w	r3, r3, #2
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1f0      	bne.n	80060f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0308 	and.w	r3, r3, #8
 800611e:	2b00      	cmp	r3, #0
 8006120:	d036      	beq.n	8006190 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d016      	beq.n	8006158 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800612a:	4b15      	ldr	r3, [pc, #84]	@ (8006180 <HAL_RCC_OscConfig+0x248>)
 800612c:	2201      	movs	r2, #1
 800612e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006130:	f7ff fad2 	bl	80056d8 <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006136:	e008      	b.n	800614a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006138:	f7ff face 	bl	80056d8 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b02      	cmp	r3, #2
 8006144:	d901      	bls.n	800614a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e167      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800614a:	4b0b      	ldr	r3, [pc, #44]	@ (8006178 <HAL_RCC_OscConfig+0x240>)
 800614c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800614e:	f003 0302 	and.w	r3, r3, #2
 8006152:	2b00      	cmp	r3, #0
 8006154:	d0f0      	beq.n	8006138 <HAL_RCC_OscConfig+0x200>
 8006156:	e01b      	b.n	8006190 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006158:	4b09      	ldr	r3, [pc, #36]	@ (8006180 <HAL_RCC_OscConfig+0x248>)
 800615a:	2200      	movs	r2, #0
 800615c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800615e:	f7ff fabb 	bl	80056d8 <HAL_GetTick>
 8006162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006164:	e00e      	b.n	8006184 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006166:	f7ff fab7 	bl	80056d8 <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	2b02      	cmp	r3, #2
 8006172:	d907      	bls.n	8006184 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	e150      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
 8006178:	40023800 	.word	0x40023800
 800617c:	42470000 	.word	0x42470000
 8006180:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006184:	4b88      	ldr	r3, [pc, #544]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006188:	f003 0302 	and.w	r3, r3, #2
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1ea      	bne.n	8006166 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 0304 	and.w	r3, r3, #4
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 8097 	beq.w	80062cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800619e:	2300      	movs	r3, #0
 80061a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061a2:	4b81      	ldr	r3, [pc, #516]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80061a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10f      	bne.n	80061ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061ae:	2300      	movs	r3, #0
 80061b0:	60bb      	str	r3, [r7, #8]
 80061b2:	4b7d      	ldr	r3, [pc, #500]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	4a7c      	ldr	r2, [pc, #496]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80061b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80061be:	4b7a      	ldr	r3, [pc, #488]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80061c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061c6:	60bb      	str	r3, [r7, #8]
 80061c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061ca:	2301      	movs	r3, #1
 80061cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061ce:	4b77      	ldr	r3, [pc, #476]	@ (80063ac <HAL_RCC_OscConfig+0x474>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d118      	bne.n	800620c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061da:	4b74      	ldr	r3, [pc, #464]	@ (80063ac <HAL_RCC_OscConfig+0x474>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a73      	ldr	r2, [pc, #460]	@ (80063ac <HAL_RCC_OscConfig+0x474>)
 80061e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061e6:	f7ff fa77 	bl	80056d8 <HAL_GetTick>
 80061ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061ec:	e008      	b.n	8006200 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061ee:	f7ff fa73 	bl	80056d8 <HAL_GetTick>
 80061f2:	4602      	mov	r2, r0
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d901      	bls.n	8006200 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e10c      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006200:	4b6a      	ldr	r3, [pc, #424]	@ (80063ac <HAL_RCC_OscConfig+0x474>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006208:	2b00      	cmp	r3, #0
 800620a:	d0f0      	beq.n	80061ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	2b01      	cmp	r3, #1
 8006212:	d106      	bne.n	8006222 <HAL_RCC_OscConfig+0x2ea>
 8006214:	4b64      	ldr	r3, [pc, #400]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006218:	4a63      	ldr	r2, [pc, #396]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 800621a:	f043 0301 	orr.w	r3, r3, #1
 800621e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006220:	e01c      	b.n	800625c <HAL_RCC_OscConfig+0x324>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2b05      	cmp	r3, #5
 8006228:	d10c      	bne.n	8006244 <HAL_RCC_OscConfig+0x30c>
 800622a:	4b5f      	ldr	r3, [pc, #380]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 800622c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800622e:	4a5e      	ldr	r2, [pc, #376]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006230:	f043 0304 	orr.w	r3, r3, #4
 8006234:	6713      	str	r3, [r2, #112]	@ 0x70
 8006236:	4b5c      	ldr	r3, [pc, #368]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800623a:	4a5b      	ldr	r2, [pc, #364]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 800623c:	f043 0301 	orr.w	r3, r3, #1
 8006240:	6713      	str	r3, [r2, #112]	@ 0x70
 8006242:	e00b      	b.n	800625c <HAL_RCC_OscConfig+0x324>
 8006244:	4b58      	ldr	r3, [pc, #352]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006248:	4a57      	ldr	r2, [pc, #348]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 800624a:	f023 0301 	bic.w	r3, r3, #1
 800624e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006250:	4b55      	ldr	r3, [pc, #340]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006254:	4a54      	ldr	r2, [pc, #336]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006256:	f023 0304 	bic.w	r3, r3, #4
 800625a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d015      	beq.n	8006290 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006264:	f7ff fa38 	bl	80056d8 <HAL_GetTick>
 8006268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800626a:	e00a      	b.n	8006282 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800626c:	f7ff fa34 	bl	80056d8 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800627a:	4293      	cmp	r3, r2
 800627c:	d901      	bls.n	8006282 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e0cb      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006282:	4b49      	ldr	r3, [pc, #292]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006286:	f003 0302 	and.w	r3, r3, #2
 800628a:	2b00      	cmp	r3, #0
 800628c:	d0ee      	beq.n	800626c <HAL_RCC_OscConfig+0x334>
 800628e:	e014      	b.n	80062ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006290:	f7ff fa22 	bl	80056d8 <HAL_GetTick>
 8006294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006296:	e00a      	b.n	80062ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006298:	f7ff fa1e 	bl	80056d8 <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d901      	bls.n	80062ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e0b5      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ae:	4b3e      	ldr	r3, [pc, #248]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80062b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b2:	f003 0302 	and.w	r3, r3, #2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1ee      	bne.n	8006298 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062ba:	7dfb      	ldrb	r3, [r7, #23]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d105      	bne.n	80062cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062c0:	4b39      	ldr	r3, [pc, #228]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80062c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c4:	4a38      	ldr	r2, [pc, #224]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80062c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 80a1 	beq.w	8006418 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062d6:	4b34      	ldr	r3, [pc, #208]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	f003 030c 	and.w	r3, r3, #12
 80062de:	2b08      	cmp	r3, #8
 80062e0:	d05c      	beq.n	800639c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d141      	bne.n	800636e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ea:	4b31      	ldr	r3, [pc, #196]	@ (80063b0 <HAL_RCC_OscConfig+0x478>)
 80062ec:	2200      	movs	r2, #0
 80062ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062f0:	f7ff f9f2 	bl	80056d8 <HAL_GetTick>
 80062f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062f6:	e008      	b.n	800630a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062f8:	f7ff f9ee 	bl	80056d8 <HAL_GetTick>
 80062fc:	4602      	mov	r2, r0
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	2b02      	cmp	r3, #2
 8006304:	d901      	bls.n	800630a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e087      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800630a:	4b27      	ldr	r3, [pc, #156]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1f0      	bne.n	80062f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	69da      	ldr	r2, [r3, #28]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	431a      	orrs	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006324:	019b      	lsls	r3, r3, #6
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632c:	085b      	lsrs	r3, r3, #1
 800632e:	3b01      	subs	r3, #1
 8006330:	041b      	lsls	r3, r3, #16
 8006332:	431a      	orrs	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006338:	061b      	lsls	r3, r3, #24
 800633a:	491b      	ldr	r1, [pc, #108]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 800633c:	4313      	orrs	r3, r2
 800633e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006340:	4b1b      	ldr	r3, [pc, #108]	@ (80063b0 <HAL_RCC_OscConfig+0x478>)
 8006342:	2201      	movs	r2, #1
 8006344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006346:	f7ff f9c7 	bl	80056d8 <HAL_GetTick>
 800634a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800634c:	e008      	b.n	8006360 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800634e:	f7ff f9c3 	bl	80056d8 <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	2b02      	cmp	r3, #2
 800635a:	d901      	bls.n	8006360 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e05c      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006360:	4b11      	ldr	r3, [pc, #68]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006368:	2b00      	cmp	r3, #0
 800636a:	d0f0      	beq.n	800634e <HAL_RCC_OscConfig+0x416>
 800636c:	e054      	b.n	8006418 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800636e:	4b10      	ldr	r3, [pc, #64]	@ (80063b0 <HAL_RCC_OscConfig+0x478>)
 8006370:	2200      	movs	r2, #0
 8006372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006374:	f7ff f9b0 	bl	80056d8 <HAL_GetTick>
 8006378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800637a:	e008      	b.n	800638e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800637c:	f7ff f9ac 	bl	80056d8 <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	2b02      	cmp	r3, #2
 8006388:	d901      	bls.n	800638e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e045      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800638e:	4b06      	ldr	r3, [pc, #24]	@ (80063a8 <HAL_RCC_OscConfig+0x470>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1f0      	bne.n	800637c <HAL_RCC_OscConfig+0x444>
 800639a:	e03d      	b.n	8006418 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	699b      	ldr	r3, [r3, #24]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d107      	bne.n	80063b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e038      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
 80063a8:	40023800 	.word	0x40023800
 80063ac:	40007000 	.word	0x40007000
 80063b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063b4:	4b1b      	ldr	r3, [pc, #108]	@ (8006424 <HAL_RCC_OscConfig+0x4ec>)
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	699b      	ldr	r3, [r3, #24]
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d028      	beq.n	8006414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d121      	bne.n	8006414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063da:	429a      	cmp	r2, r3
 80063dc:	d11a      	bne.n	8006414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80063e4:	4013      	ands	r3, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80063ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d111      	bne.n	8006414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fa:	085b      	lsrs	r3, r3, #1
 80063fc:	3b01      	subs	r3, #1
 80063fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006400:	429a      	cmp	r2, r3
 8006402:	d107      	bne.n	8006414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800640e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006410:	429a      	cmp	r2, r3
 8006412:	d001      	beq.n	8006418 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e000      	b.n	800641a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3718      	adds	r7, #24
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
 8006422:	bf00      	nop
 8006424:	40023800 	.word	0x40023800

08006428 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e0cc      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800643c:	4b68      	ldr	r3, [pc, #416]	@ (80065e0 <HAL_RCC_ClockConfig+0x1b8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0307 	and.w	r3, r3, #7
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d90c      	bls.n	8006464 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800644a:	4b65      	ldr	r3, [pc, #404]	@ (80065e0 <HAL_RCC_ClockConfig+0x1b8>)
 800644c:	683a      	ldr	r2, [r7, #0]
 800644e:	b2d2      	uxtb	r2, r2
 8006450:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006452:	4b63      	ldr	r3, [pc, #396]	@ (80065e0 <HAL_RCC_ClockConfig+0x1b8>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0307 	and.w	r3, r3, #7
 800645a:	683a      	ldr	r2, [r7, #0]
 800645c:	429a      	cmp	r2, r3
 800645e:	d001      	beq.n	8006464 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e0b8      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0302 	and.w	r3, r3, #2
 800646c:	2b00      	cmp	r3, #0
 800646e:	d020      	beq.n	80064b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0304 	and.w	r3, r3, #4
 8006478:	2b00      	cmp	r3, #0
 800647a:	d005      	beq.n	8006488 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800647c:	4b59      	ldr	r3, [pc, #356]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	4a58      	ldr	r2, [pc, #352]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006482:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006486:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0308 	and.w	r3, r3, #8
 8006490:	2b00      	cmp	r3, #0
 8006492:	d005      	beq.n	80064a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006494:	4b53      	ldr	r3, [pc, #332]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	4a52      	ldr	r2, [pc, #328]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 800649a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800649e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064a0:	4b50      	ldr	r3, [pc, #320]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	494d      	ldr	r1, [pc, #308]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d044      	beq.n	8006548 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d107      	bne.n	80064d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064c6:	4b47      	ldr	r3, [pc, #284]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d119      	bne.n	8006506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e07f      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d003      	beq.n	80064e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064e2:	2b03      	cmp	r3, #3
 80064e4:	d107      	bne.n	80064f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064e6:	4b3f      	ldr	r3, [pc, #252]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d109      	bne.n	8006506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e06f      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064f6:	4b3b      	ldr	r3, [pc, #236]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0302 	and.w	r3, r3, #2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e067      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006506:	4b37      	ldr	r3, [pc, #220]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f023 0203 	bic.w	r2, r3, #3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	4934      	ldr	r1, [pc, #208]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006514:	4313      	orrs	r3, r2
 8006516:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006518:	f7ff f8de 	bl	80056d8 <HAL_GetTick>
 800651c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800651e:	e00a      	b.n	8006536 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006520:	f7ff f8da 	bl	80056d8 <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800652e:	4293      	cmp	r3, r2
 8006530:	d901      	bls.n	8006536 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e04f      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006536:	4b2b      	ldr	r3, [pc, #172]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f003 020c 	and.w	r2, r3, #12
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	429a      	cmp	r2, r3
 8006546:	d1eb      	bne.n	8006520 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006548:	4b25      	ldr	r3, [pc, #148]	@ (80065e0 <HAL_RCC_ClockConfig+0x1b8>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0307 	and.w	r3, r3, #7
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	429a      	cmp	r2, r3
 8006554:	d20c      	bcs.n	8006570 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006556:	4b22      	ldr	r3, [pc, #136]	@ (80065e0 <HAL_RCC_ClockConfig+0x1b8>)
 8006558:	683a      	ldr	r2, [r7, #0]
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800655e:	4b20      	ldr	r3, [pc, #128]	@ (80065e0 <HAL_RCC_ClockConfig+0x1b8>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0307 	and.w	r3, r3, #7
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	429a      	cmp	r2, r3
 800656a:	d001      	beq.n	8006570 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e032      	b.n	80065d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0304 	and.w	r3, r3, #4
 8006578:	2b00      	cmp	r3, #0
 800657a:	d008      	beq.n	800658e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800657c:	4b19      	ldr	r3, [pc, #100]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	4916      	ldr	r1, [pc, #88]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 800658a:	4313      	orrs	r3, r2
 800658c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0308 	and.w	r3, r3, #8
 8006596:	2b00      	cmp	r3, #0
 8006598:	d009      	beq.n	80065ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800659a:	4b12      	ldr	r3, [pc, #72]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	00db      	lsls	r3, r3, #3
 80065a8:	490e      	ldr	r1, [pc, #56]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065ae:	f000 f821 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 80065b2:	4602      	mov	r2, r0
 80065b4:	4b0b      	ldr	r3, [pc, #44]	@ (80065e4 <HAL_RCC_ClockConfig+0x1bc>)
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	091b      	lsrs	r3, r3, #4
 80065ba:	f003 030f 	and.w	r3, r3, #15
 80065be:	490a      	ldr	r1, [pc, #40]	@ (80065e8 <HAL_RCC_ClockConfig+0x1c0>)
 80065c0:	5ccb      	ldrb	r3, [r1, r3]
 80065c2:	fa22 f303 	lsr.w	r3, r2, r3
 80065c6:	4a09      	ldr	r2, [pc, #36]	@ (80065ec <HAL_RCC_ClockConfig+0x1c4>)
 80065c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80065ca:	4b09      	ldr	r3, [pc, #36]	@ (80065f0 <HAL_RCC_ClockConfig+0x1c8>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4618      	mov	r0, r3
 80065d0:	f7ff f83e 	bl	8005650 <HAL_InitTick>

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3710      	adds	r7, #16
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	40023c00 	.word	0x40023c00
 80065e4:	40023800 	.word	0x40023800
 80065e8:	080091e4 	.word	0x080091e4
 80065ec:	20000088 	.word	0x20000088
 80065f0:	2000008c 	.word	0x2000008c

080065f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065f8:	b094      	sub	sp, #80	@ 0x50
 80065fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80065fc:	2300      	movs	r3, #0
 80065fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006600:	2300      	movs	r3, #0
 8006602:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006604:	2300      	movs	r3, #0
 8006606:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006608:	2300      	movs	r3, #0
 800660a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800660c:	4b79      	ldr	r3, [pc, #484]	@ (80067f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f003 030c 	and.w	r3, r3, #12
 8006614:	2b08      	cmp	r3, #8
 8006616:	d00d      	beq.n	8006634 <HAL_RCC_GetSysClockFreq+0x40>
 8006618:	2b08      	cmp	r3, #8
 800661a:	f200 80e1 	bhi.w	80067e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800661e:	2b00      	cmp	r3, #0
 8006620:	d002      	beq.n	8006628 <HAL_RCC_GetSysClockFreq+0x34>
 8006622:	2b04      	cmp	r3, #4
 8006624:	d003      	beq.n	800662e <HAL_RCC_GetSysClockFreq+0x3a>
 8006626:	e0db      	b.n	80067e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006628:	4b73      	ldr	r3, [pc, #460]	@ (80067f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800662a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800662c:	e0db      	b.n	80067e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800662e:	4b73      	ldr	r3, [pc, #460]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x208>)
 8006630:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006632:	e0d8      	b.n	80067e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006634:	4b6f      	ldr	r3, [pc, #444]	@ (80067f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800663c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800663e:	4b6d      	ldr	r3, [pc, #436]	@ (80067f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d063      	beq.n	8006712 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800664a:	4b6a      	ldr	r3, [pc, #424]	@ (80067f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	099b      	lsrs	r3, r3, #6
 8006650:	2200      	movs	r2, #0
 8006652:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006654:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800665c:	633b      	str	r3, [r7, #48]	@ 0x30
 800665e:	2300      	movs	r3, #0
 8006660:	637b      	str	r3, [r7, #52]	@ 0x34
 8006662:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006666:	4622      	mov	r2, r4
 8006668:	462b      	mov	r3, r5
 800666a:	f04f 0000 	mov.w	r0, #0
 800666e:	f04f 0100 	mov.w	r1, #0
 8006672:	0159      	lsls	r1, r3, #5
 8006674:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006678:	0150      	lsls	r0, r2, #5
 800667a:	4602      	mov	r2, r0
 800667c:	460b      	mov	r3, r1
 800667e:	4621      	mov	r1, r4
 8006680:	1a51      	subs	r1, r2, r1
 8006682:	6139      	str	r1, [r7, #16]
 8006684:	4629      	mov	r1, r5
 8006686:	eb63 0301 	sbc.w	r3, r3, r1
 800668a:	617b      	str	r3, [r7, #20]
 800668c:	f04f 0200 	mov.w	r2, #0
 8006690:	f04f 0300 	mov.w	r3, #0
 8006694:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006698:	4659      	mov	r1, fp
 800669a:	018b      	lsls	r3, r1, #6
 800669c:	4651      	mov	r1, sl
 800669e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066a2:	4651      	mov	r1, sl
 80066a4:	018a      	lsls	r2, r1, #6
 80066a6:	4651      	mov	r1, sl
 80066a8:	ebb2 0801 	subs.w	r8, r2, r1
 80066ac:	4659      	mov	r1, fp
 80066ae:	eb63 0901 	sbc.w	r9, r3, r1
 80066b2:	f04f 0200 	mov.w	r2, #0
 80066b6:	f04f 0300 	mov.w	r3, #0
 80066ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066c6:	4690      	mov	r8, r2
 80066c8:	4699      	mov	r9, r3
 80066ca:	4623      	mov	r3, r4
 80066cc:	eb18 0303 	adds.w	r3, r8, r3
 80066d0:	60bb      	str	r3, [r7, #8]
 80066d2:	462b      	mov	r3, r5
 80066d4:	eb49 0303 	adc.w	r3, r9, r3
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	f04f 0200 	mov.w	r2, #0
 80066de:	f04f 0300 	mov.w	r3, #0
 80066e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80066e6:	4629      	mov	r1, r5
 80066e8:	024b      	lsls	r3, r1, #9
 80066ea:	4621      	mov	r1, r4
 80066ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80066f0:	4621      	mov	r1, r4
 80066f2:	024a      	lsls	r2, r1, #9
 80066f4:	4610      	mov	r0, r2
 80066f6:	4619      	mov	r1, r3
 80066f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066fa:	2200      	movs	r2, #0
 80066fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006700:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006704:	f7f9 fdc4 	bl	8000290 <__aeabi_uldivmod>
 8006708:	4602      	mov	r2, r0
 800670a:	460b      	mov	r3, r1
 800670c:	4613      	mov	r3, r2
 800670e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006710:	e058      	b.n	80067c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006712:	4b38      	ldr	r3, [pc, #224]	@ (80067f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	099b      	lsrs	r3, r3, #6
 8006718:	2200      	movs	r2, #0
 800671a:	4618      	mov	r0, r3
 800671c:	4611      	mov	r1, r2
 800671e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006722:	623b      	str	r3, [r7, #32]
 8006724:	2300      	movs	r3, #0
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24
 8006728:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800672c:	4642      	mov	r2, r8
 800672e:	464b      	mov	r3, r9
 8006730:	f04f 0000 	mov.w	r0, #0
 8006734:	f04f 0100 	mov.w	r1, #0
 8006738:	0159      	lsls	r1, r3, #5
 800673a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800673e:	0150      	lsls	r0, r2, #5
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	4641      	mov	r1, r8
 8006746:	ebb2 0a01 	subs.w	sl, r2, r1
 800674a:	4649      	mov	r1, r9
 800674c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006750:	f04f 0200 	mov.w	r2, #0
 8006754:	f04f 0300 	mov.w	r3, #0
 8006758:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800675c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006760:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006764:	ebb2 040a 	subs.w	r4, r2, sl
 8006768:	eb63 050b 	sbc.w	r5, r3, fp
 800676c:	f04f 0200 	mov.w	r2, #0
 8006770:	f04f 0300 	mov.w	r3, #0
 8006774:	00eb      	lsls	r3, r5, #3
 8006776:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800677a:	00e2      	lsls	r2, r4, #3
 800677c:	4614      	mov	r4, r2
 800677e:	461d      	mov	r5, r3
 8006780:	4643      	mov	r3, r8
 8006782:	18e3      	adds	r3, r4, r3
 8006784:	603b      	str	r3, [r7, #0]
 8006786:	464b      	mov	r3, r9
 8006788:	eb45 0303 	adc.w	r3, r5, r3
 800678c:	607b      	str	r3, [r7, #4]
 800678e:	f04f 0200 	mov.w	r2, #0
 8006792:	f04f 0300 	mov.w	r3, #0
 8006796:	e9d7 4500 	ldrd	r4, r5, [r7]
 800679a:	4629      	mov	r1, r5
 800679c:	028b      	lsls	r3, r1, #10
 800679e:	4621      	mov	r1, r4
 80067a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067a4:	4621      	mov	r1, r4
 80067a6:	028a      	lsls	r2, r1, #10
 80067a8:	4610      	mov	r0, r2
 80067aa:	4619      	mov	r1, r3
 80067ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067ae:	2200      	movs	r2, #0
 80067b0:	61bb      	str	r3, [r7, #24]
 80067b2:	61fa      	str	r2, [r7, #28]
 80067b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067b8:	f7f9 fd6a 	bl	8000290 <__aeabi_uldivmod>
 80067bc:	4602      	mov	r2, r0
 80067be:	460b      	mov	r3, r1
 80067c0:	4613      	mov	r3, r2
 80067c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80067c4:	4b0b      	ldr	r3, [pc, #44]	@ (80067f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	0c1b      	lsrs	r3, r3, #16
 80067ca:	f003 0303 	and.w	r3, r3, #3
 80067ce:	3301      	adds	r3, #1
 80067d0:	005b      	lsls	r3, r3, #1
 80067d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80067d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067de:	e002      	b.n	80067e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80067e0:	4b05      	ldr	r3, [pc, #20]	@ (80067f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80067e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3750      	adds	r7, #80	@ 0x50
 80067ec:	46bd      	mov	sp, r7
 80067ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067f2:	bf00      	nop
 80067f4:	40023800 	.word	0x40023800
 80067f8:	00f42400 	.word	0x00f42400
 80067fc:	007a1200 	.word	0x007a1200

08006800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006800:	b480      	push	{r7}
 8006802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006804:	4b03      	ldr	r3, [pc, #12]	@ (8006814 <HAL_RCC_GetHCLKFreq+0x14>)
 8006806:	681b      	ldr	r3, [r3, #0]
}
 8006808:	4618      	mov	r0, r3
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	20000088 	.word	0x20000088

08006818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800681c:	f7ff fff0 	bl	8006800 <HAL_RCC_GetHCLKFreq>
 8006820:	4602      	mov	r2, r0
 8006822:	4b05      	ldr	r3, [pc, #20]	@ (8006838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	0a9b      	lsrs	r3, r3, #10
 8006828:	f003 0307 	and.w	r3, r3, #7
 800682c:	4903      	ldr	r1, [pc, #12]	@ (800683c <HAL_RCC_GetPCLK1Freq+0x24>)
 800682e:	5ccb      	ldrb	r3, [r1, r3]
 8006830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006834:	4618      	mov	r0, r3
 8006836:	bd80      	pop	{r7, pc}
 8006838:	40023800 	.word	0x40023800
 800683c:	080091f4 	.word	0x080091f4

08006840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006844:	f7ff ffdc 	bl	8006800 <HAL_RCC_GetHCLKFreq>
 8006848:	4602      	mov	r2, r0
 800684a:	4b05      	ldr	r3, [pc, #20]	@ (8006860 <HAL_RCC_GetPCLK2Freq+0x20>)
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	0b5b      	lsrs	r3, r3, #13
 8006850:	f003 0307 	and.w	r3, r3, #7
 8006854:	4903      	ldr	r1, [pc, #12]	@ (8006864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006856:	5ccb      	ldrb	r3, [r1, r3]
 8006858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800685c:	4618      	mov	r0, r3
 800685e:	bd80      	pop	{r7, pc}
 8006860:	40023800 	.word	0x40023800
 8006864:	080091f4 	.word	0x080091f4

08006868 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e07b      	b.n	8006972 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687e:	2b00      	cmp	r3, #0
 8006880:	d108      	bne.n	8006894 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800688a:	d009      	beq.n	80068a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	61da      	str	r2, [r3, #28]
 8006892:	e005      	b.n	80068a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d106      	bne.n	80068c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7fe fc98 	bl	80051f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2202      	movs	r2, #2
 80068c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80068e8:	431a      	orrs	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068f2:	431a      	orrs	r2, r3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	691b      	ldr	r3, [r3, #16]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	431a      	orrs	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	431a      	orrs	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	699b      	ldr	r3, [r3, #24]
 800690c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006910:	431a      	orrs	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69db      	ldr	r3, [r3, #28]
 8006916:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800691a:	431a      	orrs	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a1b      	ldr	r3, [r3, #32]
 8006920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006924:	ea42 0103 	orr.w	r1, r2, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	430a      	orrs	r2, r1
 8006936:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	0c1b      	lsrs	r3, r3, #16
 800693e:	f003 0104 	and.w	r1, r3, #4
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006946:	f003 0210 	and.w	r2, r3, #16
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	430a      	orrs	r2, r1
 8006950:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	69da      	ldr	r2, [r3, #28]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006960:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006970:	2300      	movs	r3, #0
}
 8006972:	4618      	mov	r0, r3
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}

0800697a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b082      	sub	sp, #8
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d101      	bne.n	800698c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e01a      	b.n	80069c2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2202      	movs	r2, #2
 8006990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069a2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f7fe fc73 	bl	8005290 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3708      	adds	r7, #8
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
	...

080069cc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b088      	sub	sp, #32
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d10e      	bne.n	8006a0c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d009      	beq.n	8006a0c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d004      	beq.n	8006a0c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	4798      	blx	r3
    return;
 8006a0a:	e0ce      	b.n	8006baa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d009      	beq.n	8006a2a <HAL_SPI_IRQHandler+0x5e>
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d004      	beq.n	8006a2a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	4798      	blx	r3
    return;
 8006a28:	e0bf      	b.n	8006baa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	f003 0320 	and.w	r3, r3, #32
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10a      	bne.n	8006a4a <HAL_SPI_IRQHandler+0x7e>
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d105      	bne.n	8006a4a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f000 80b0 	beq.w	8006baa <HAL_SPI_IRQHandler+0x1de>
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	f003 0320 	and.w	r3, r3, #32
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 80aa 	beq.w	8006baa <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d023      	beq.n	8006aa8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b03      	cmp	r3, #3
 8006a6a:	d011      	beq.n	8006a90 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a70:	f043 0204 	orr.w	r2, r3, #4
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a78:	2300      	movs	r3, #0
 8006a7a:	617b      	str	r3, [r7, #20]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	617b      	str	r3, [r7, #20]
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	e00b      	b.n	8006aa8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a90:	2300      	movs	r3, #0
 8006a92:	613b      	str	r3, [r7, #16]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	613b      	str	r3, [r7, #16]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	613b      	str	r3, [r7, #16]
 8006aa4:	693b      	ldr	r3, [r7, #16]
        return;
 8006aa6:	e080      	b.n	8006baa <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	f003 0320 	and.w	r3, r3, #32
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d014      	beq.n	8006adc <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab6:	f043 0201 	orr.w	r2, r3, #1
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006abe:	2300      	movs	r3, #0
 8006ac0:	60fb      	str	r3, [r7, #12]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	60fb      	str	r3, [r7, #12]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ad8:	601a      	str	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00c      	beq.n	8006b00 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aea:	f043 0208 	orr.w	r2, r3, #8
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006af2:	2300      	movs	r3, #0
 8006af4:	60bb      	str	r3, [r7, #8]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	60bb      	str	r3, [r7, #8]
 8006afe:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d04f      	beq.n	8006ba8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	685a      	ldr	r2, [r3, #4]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b16:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	f003 0302 	and.w	r3, r3, #2
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d104      	bne.n	8006b34 <HAL_SPI_IRQHandler+0x168>
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	f003 0301 	and.w	r3, r3, #1
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d034      	beq.n	8006b9e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0203 	bic.w	r2, r2, #3
 8006b42:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d011      	beq.n	8006b70 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b50:	4a17      	ldr	r2, [pc, #92]	@ (8006bb0 <HAL_SPI_IRQHandler+0x1e4>)
 8006b52:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7fe ff0c 	bl	8005976 <HAL_DMA_Abort_IT>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b68:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d016      	beq.n	8006ba6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b7c:	4a0c      	ldr	r2, [pc, #48]	@ (8006bb0 <HAL_SPI_IRQHandler+0x1e4>)
 8006b7e:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7fe fef6 	bl	8005976 <HAL_DMA_Abort_IT>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00a      	beq.n	8006ba6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b94:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006b9c:	e003      	b.n	8006ba6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f808 	bl	8006bb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006ba4:	e000      	b.n	8006ba8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006ba6:	bf00      	nop
    return;
 8006ba8:	bf00      	nop
  }
}
 8006baa:	3720      	adds	r7, #32
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	08006bc9 	.word	0x08006bc9

08006bb4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2200      	movs	r2, #0
 8006be0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f7ff ffe6 	bl	8006bb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006be8:	bf00      	nop
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e04c      	b.n	8006c9c <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d111      	bne.n	8006c32 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 fa32 	bl	8007080 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d102      	bne.n	8006c2a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a1f      	ldr	r2, [pc, #124]	@ (8006ca4 <HAL_TIM_Base_Init+0xb4>)
 8006c28:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2202      	movs	r2, #2
 8006c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	3304      	adds	r3, #4
 8006c42:	4619      	mov	r1, r3
 8006c44:	4610      	mov	r0, r2
 8006c46:	f000 f98f 	bl	8006f68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2201      	movs	r2, #1
 8006c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2201      	movs	r2, #1
 8006c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3708      	adds	r7, #8
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}
 8006ca4:	080052d5 	.word	0x080052d5

08006ca8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	f003 0302 	and.w	r3, r3, #2
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d026      	beq.n	8006d18 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d021      	beq.n	8006d18 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f06f 0202 	mvn.w	r2, #2
 8006cdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	f003 0303 	and.w	r3, r3, #3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d005      	beq.n	8006cfe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	4798      	blx	r3
 8006cfc:	e009      	b.n	8006d12 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	f003 0304 	and.w	r3, r3, #4
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d026      	beq.n	8006d70 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f003 0304 	and.w	r3, r3, #4
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d021      	beq.n	8006d70 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f06f 0204 	mvn.w	r2, #4
 8006d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2202      	movs	r2, #2
 8006d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699b      	ldr	r3, [r3, #24]
 8006d42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d005      	beq.n	8006d56 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	4798      	blx	r3
 8006d54:	e009      	b.n	8006d6a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f003 0308 	and.w	r3, r3, #8
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d026      	beq.n	8006dc8 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f003 0308 	and.w	r3, r3, #8
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d021      	beq.n	8006dc8 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f06f 0208 	mvn.w	r2, #8
 8006d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2204      	movs	r2, #4
 8006d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	69db      	ldr	r3, [r3, #28]
 8006d9a:	f003 0303 	and.w	r3, r3, #3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d005      	beq.n	8006dae <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	4798      	blx	r3
 8006dac:	e009      	b.n	8006dc2 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	f003 0310 	and.w	r3, r3, #16
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d026      	beq.n	8006e20 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f003 0310 	and.w	r3, r3, #16
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d021      	beq.n	8006e20 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f06f 0210 	mvn.w	r2, #16
 8006de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2208      	movs	r2, #8
 8006dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	69db      	ldr	r3, [r3, #28]
 8006df2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d005      	beq.n	8006e06 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	4798      	blx	r3
 8006e04:	e009      	b.n	8006e1a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	f003 0301 	and.w	r3, r3, #1
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00e      	beq.n	8006e48 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d009      	beq.n	8006e48 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f06f 0201 	mvn.w	r2, #1
 8006e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00e      	beq.n	8006e70 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d009      	beq.n	8006e70 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00e      	beq.n	8006e98 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d009      	beq.n	8006e98 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	f003 0320 	and.w	r3, r3, #32
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00e      	beq.n	8006ec0 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f003 0320 	and.w	r3, r3, #32
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d009      	beq.n	8006ec0 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f06f 0220 	mvn.w	r2, #32
 8006eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ec0:	bf00      	nop
 8006ec2:	3710      	adds	r7, #16
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006ed0:	bf00      	nop
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr

08006edc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b085      	sub	sp, #20
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a3a      	ldr	r2, [pc, #232]	@ (8007064 <TIM_Base_SetConfig+0xfc>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d00f      	beq.n	8006fa0 <TIM_Base_SetConfig+0x38>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f86:	d00b      	beq.n	8006fa0 <TIM_Base_SetConfig+0x38>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a37      	ldr	r2, [pc, #220]	@ (8007068 <TIM_Base_SetConfig+0x100>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d007      	beq.n	8006fa0 <TIM_Base_SetConfig+0x38>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a36      	ldr	r2, [pc, #216]	@ (800706c <TIM_Base_SetConfig+0x104>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d003      	beq.n	8006fa0 <TIM_Base_SetConfig+0x38>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4a35      	ldr	r2, [pc, #212]	@ (8007070 <TIM_Base_SetConfig+0x108>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d108      	bne.n	8006fb2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a2b      	ldr	r2, [pc, #172]	@ (8007064 <TIM_Base_SetConfig+0xfc>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d01b      	beq.n	8006ff2 <TIM_Base_SetConfig+0x8a>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fc0:	d017      	beq.n	8006ff2 <TIM_Base_SetConfig+0x8a>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a28      	ldr	r2, [pc, #160]	@ (8007068 <TIM_Base_SetConfig+0x100>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d013      	beq.n	8006ff2 <TIM_Base_SetConfig+0x8a>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a27      	ldr	r2, [pc, #156]	@ (800706c <TIM_Base_SetConfig+0x104>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d00f      	beq.n	8006ff2 <TIM_Base_SetConfig+0x8a>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a26      	ldr	r2, [pc, #152]	@ (8007070 <TIM_Base_SetConfig+0x108>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d00b      	beq.n	8006ff2 <TIM_Base_SetConfig+0x8a>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4a25      	ldr	r2, [pc, #148]	@ (8007074 <TIM_Base_SetConfig+0x10c>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d007      	beq.n	8006ff2 <TIM_Base_SetConfig+0x8a>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a24      	ldr	r2, [pc, #144]	@ (8007078 <TIM_Base_SetConfig+0x110>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d003      	beq.n	8006ff2 <TIM_Base_SetConfig+0x8a>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4a23      	ldr	r2, [pc, #140]	@ (800707c <TIM_Base_SetConfig+0x114>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d108      	bne.n	8007004 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	4313      	orrs	r3, r2
 8007002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	4313      	orrs	r3, r2
 8007010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a0e      	ldr	r2, [pc, #56]	@ (8007064 <TIM_Base_SetConfig+0xfc>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d103      	bne.n	8007038 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	691a      	ldr	r2, [r3, #16]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	2b01      	cmp	r3, #1
 8007048:	d105      	bne.n	8007056 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	f023 0201 	bic.w	r2, r3, #1
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	611a      	str	r2, [r3, #16]
  }
}
 8007056:	bf00      	nop
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	40010000 	.word	0x40010000
 8007068:	40000400 	.word	0x40000400
 800706c:	40000800 	.word	0x40000800
 8007070:	40000c00 	.word	0x40000c00
 8007074:	40014000 	.word	0x40014000
 8007078:	40014400 	.word	0x40014400
 800707c:	40014800 	.word	0x40014800

08007080 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a1c      	ldr	r2, [pc, #112]	@ (80070fc <TIM_ResetCallback+0x7c>)
 800708c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a1b      	ldr	r2, [pc, #108]	@ (8007100 <TIM_ResetCallback+0x80>)
 8007094:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a1a      	ldr	r2, [pc, #104]	@ (8007104 <TIM_ResetCallback+0x84>)
 800709c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a19      	ldr	r2, [pc, #100]	@ (8007108 <TIM_ResetCallback+0x88>)
 80070a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a18      	ldr	r2, [pc, #96]	@ (800710c <TIM_ResetCallback+0x8c>)
 80070ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a17      	ldr	r2, [pc, #92]	@ (8007110 <TIM_ResetCallback+0x90>)
 80070b4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a16      	ldr	r2, [pc, #88]	@ (8007114 <TIM_ResetCallback+0x94>)
 80070bc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a15      	ldr	r2, [pc, #84]	@ (8007118 <TIM_ResetCallback+0x98>)
 80070c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a14      	ldr	r2, [pc, #80]	@ (800711c <TIM_ResetCallback+0x9c>)
 80070cc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a13      	ldr	r2, [pc, #76]	@ (8007120 <TIM_ResetCallback+0xa0>)
 80070d4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a12      	ldr	r2, [pc, #72]	@ (8007124 <TIM_ResetCallback+0xa4>)
 80070dc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a11      	ldr	r2, [pc, #68]	@ (8007128 <TIM_ResetCallback+0xa8>)
 80070e4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a10      	ldr	r2, [pc, #64]	@ (800712c <TIM_ResetCallback+0xac>)
 80070ec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr
 80070fc:	080045f9 	.word	0x080045f9
 8007100:	08006ec9 	.word	0x08006ec9
 8007104:	08006f2d 	.word	0x08006f2d
 8007108:	08006f41 	.word	0x08006f41
 800710c:	08006ef1 	.word	0x08006ef1
 8007110:	08006f05 	.word	0x08006f05
 8007114:	08006edd 	.word	0x08006edd
 8007118:	08004651 	.word	0x08004651
 800711c:	08006f19 	.word	0x08006f19
 8007120:	08006f55 	.word	0x08006f55
 8007124:	08007131 	.word	0x08007131
 8007128:	08007145 	.word	0x08007145
 800712c:	08007159 	.word	0x08007159

08007130 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e04d      	b.n	800721a <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d111      	bne.n	80071ae <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f930 	bl	80073f8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800719c:	2b00      	cmp	r3, #0
 800719e:	d102      	bne.n	80071a6 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a20      	ldr	r2, [pc, #128]	@ (8007224 <HAL_UART_Init+0xb8>)
 80071a4:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2224      	movs	r2, #36	@ 0x24
 80071b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68da      	ldr	r2, [r3, #12]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071c4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fa0a 	bl	80075e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	691a      	ldr	r2, [r3, #16]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80071da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	695a      	ldr	r2, [r3, #20]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80071ea:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68da      	ldr	r2, [r3, #12]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80071fa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2220      	movs	r2, #32
 8007206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2220      	movs	r2, #32
 800720e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	08005325 	.word	0x08005325

08007228 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b08a      	sub	sp, #40	@ 0x28
 800722c:	af02      	add	r7, sp, #8
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	603b      	str	r3, [r7, #0]
 8007234:	4613      	mov	r3, r2
 8007236:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007238:	2300      	movs	r3, #0
 800723a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007242:	b2db      	uxtb	r3, r3
 8007244:	2b20      	cmp	r3, #32
 8007246:	d175      	bne.n	8007334 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <HAL_UART_Transmit+0x2c>
 800724e:	88fb      	ldrh	r3, [r7, #6]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d101      	bne.n	8007258 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	e06e      	b.n	8007336 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2200      	movs	r2, #0
 800725c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2221      	movs	r2, #33	@ 0x21
 8007262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007266:	f7fe fa37 	bl	80056d8 <HAL_GetTick>
 800726a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	88fa      	ldrh	r2, [r7, #6]
 8007270:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	88fa      	ldrh	r2, [r7, #6]
 8007276:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007280:	d108      	bne.n	8007294 <HAL_UART_Transmit+0x6c>
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d104      	bne.n	8007294 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800728a:	2300      	movs	r3, #0
 800728c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	61bb      	str	r3, [r7, #24]
 8007292:	e003      	b.n	800729c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007298:	2300      	movs	r3, #0
 800729a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800729c:	e02e      	b.n	80072fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	9300      	str	r3, [sp, #0]
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	2200      	movs	r2, #0
 80072a6:	2180      	movs	r1, #128	@ 0x80
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f000 f8dd 	bl	8007468 <UART_WaitOnFlagUntilTimeout>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d005      	beq.n	80072c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2220      	movs	r2, #32
 80072b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e03a      	b.n	8007336 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d10b      	bne.n	80072de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	881b      	ldrh	r3, [r3, #0]
 80072ca:	461a      	mov	r2, r3
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	3302      	adds	r3, #2
 80072da:	61bb      	str	r3, [r7, #24]
 80072dc:	e007      	b.n	80072ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	781a      	ldrb	r2, [r3, #0]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	3301      	adds	r3, #1
 80072ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	3b01      	subs	r3, #1
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007300:	b29b      	uxth	r3, r3
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1cb      	bne.n	800729e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	9300      	str	r3, [sp, #0]
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	2200      	movs	r2, #0
 800730e:	2140      	movs	r1, #64	@ 0x40
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f000 f8a9 	bl	8007468 <UART_WaitOnFlagUntilTimeout>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d005      	beq.n	8007328 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2220      	movs	r2, #32
 8007320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e006      	b.n	8007336 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2220      	movs	r2, #32
 800732c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007330:	2300      	movs	r3, #0
 8007332:	e000      	b.n	8007336 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007334:	2302      	movs	r3, #2
  }
}
 8007336:	4618      	mov	r0, r3
 8007338:	3720      	adds	r7, #32
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800733e:	b480      	push	{r7}
 8007340:	b083      	sub	sp, #12
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800735a:	bf00      	nop
 800735c:	370c      	adds	r7, #12
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr

08007366 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007366:	b480      	push	{r7}
 8007368:	b083      	sub	sp, #12
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800736e:	bf00      	nop
 8007370:	370c      	adds	r7, #12
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr

0800737a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800737a:	b480      	push	{r7}
 800737c:	b083      	sub	sp, #12
 800737e:	af00      	add	r7, sp, #0
 8007380:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007382:	bf00      	nop
 8007384:	370c      	adds	r7, #12
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr

0800738e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800738e:	b480      	push	{r7}
 8007390:	b083      	sub	sp, #12
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007396:	bf00      	nop
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr

080073a2 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80073a2:	b480      	push	{r7}
 80073a4:	b083      	sub	sp, #12
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80073aa:	bf00      	nop
 80073ac:	370c      	adds	r7, #12
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr

080073b6 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80073b6:	b480      	push	{r7}
 80073b8:	b083      	sub	sp, #12
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80073be:	bf00      	nop
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr

080073ca <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80073ca:	b480      	push	{r7}
 80073cc:	b083      	sub	sp, #12
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80073d2:	bf00      	nop
 80073d4:	370c      	adds	r7, #12
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073de:	b480      	push	{r7}
 80073e0:	b083      	sub	sp, #12
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
 80073e6:	460b      	mov	r3, r1
 80073e8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
	...

080073f8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a10      	ldr	r2, [pc, #64]	@ (8007444 <UART_InitCallbacksToDefault+0x4c>)
 8007404:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a0f      	ldr	r2, [pc, #60]	@ (8007448 <UART_InitCallbacksToDefault+0x50>)
 800740a:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a0f      	ldr	r2, [pc, #60]	@ (800744c <UART_InitCallbacksToDefault+0x54>)
 8007410:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a0e      	ldr	r2, [pc, #56]	@ (8007450 <UART_InitCallbacksToDefault+0x58>)
 8007416:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a0e      	ldr	r2, [pc, #56]	@ (8007454 <UART_InitCallbacksToDefault+0x5c>)
 800741c:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a0d      	ldr	r2, [pc, #52]	@ (8007458 <UART_InitCallbacksToDefault+0x60>)
 8007422:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a0d      	ldr	r2, [pc, #52]	@ (800745c <UART_InitCallbacksToDefault+0x64>)
 8007428:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a0c      	ldr	r2, [pc, #48]	@ (8007460 <UART_InitCallbacksToDefault+0x68>)
 800742e:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	4a0c      	ldr	r2, [pc, #48]	@ (8007464 <UART_InitCallbacksToDefault+0x6c>)
 8007434:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 8007436:	bf00      	nop
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	08007353 	.word	0x08007353
 8007448:	0800733f 	.word	0x0800733f
 800744c:	0800737b 	.word	0x0800737b
 8007450:	08007367 	.word	0x08007367
 8007454:	0800738f 	.word	0x0800738f
 8007458:	080073a3 	.word	0x080073a3
 800745c:	080073b7 	.word	0x080073b7
 8007460:	080073cb 	.word	0x080073cb
 8007464:	080073df 	.word	0x080073df

08007468 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b086      	sub	sp, #24
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	603b      	str	r3, [r7, #0]
 8007474:	4613      	mov	r3, r2
 8007476:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007478:	e03b      	b.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800747a:	6a3b      	ldr	r3, [r7, #32]
 800747c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007480:	d037      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007482:	f7fe f929 	bl	80056d8 <HAL_GetTick>
 8007486:	4602      	mov	r2, r0
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	1ad3      	subs	r3, r2, r3
 800748c:	6a3a      	ldr	r2, [r7, #32]
 800748e:	429a      	cmp	r2, r3
 8007490:	d302      	bcc.n	8007498 <UART_WaitOnFlagUntilTimeout+0x30>
 8007492:	6a3b      	ldr	r3, [r7, #32]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d101      	bne.n	800749c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007498:	2303      	movs	r3, #3
 800749a:	e03a      	b.n	8007512 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	f003 0304 	and.w	r3, r3, #4
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d023      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	2b80      	cmp	r3, #128	@ 0x80
 80074ae:	d020      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	2b40      	cmp	r3, #64	@ 0x40
 80074b4:	d01d      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0308 	and.w	r3, r3, #8
 80074c0:	2b08      	cmp	r3, #8
 80074c2:	d116      	bne.n	80074f2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80074c4:	2300      	movs	r3, #0
 80074c6:	617b      	str	r3, [r7, #20]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	617b      	str	r3, [r7, #20]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	617b      	str	r3, [r7, #20]
 80074d8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074da:	68f8      	ldr	r0, [r7, #12]
 80074dc:	f000 f81d 	bl	800751a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2208      	movs	r2, #8
 80074e4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	e00f      	b.n	8007512 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	4013      	ands	r3, r2
 80074fc:	68ba      	ldr	r2, [r7, #8]
 80074fe:	429a      	cmp	r2, r3
 8007500:	bf0c      	ite	eq
 8007502:	2301      	moveq	r3, #1
 8007504:	2300      	movne	r3, #0
 8007506:	b2db      	uxtb	r3, r3
 8007508:	461a      	mov	r2, r3
 800750a:	79fb      	ldrb	r3, [r7, #7]
 800750c:	429a      	cmp	r2, r3
 800750e:	d0b4      	beq.n	800747a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3718      	adds	r7, #24
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800751a:	b480      	push	{r7}
 800751c:	b095      	sub	sp, #84	@ 0x54
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	330c      	adds	r3, #12
 8007528:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800752c:	e853 3f00 	ldrex	r3, [r3]
 8007530:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007534:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007538:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	330c      	adds	r3, #12
 8007540:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007542:	643a      	str	r2, [r7, #64]	@ 0x40
 8007544:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007546:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007548:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800754a:	e841 2300 	strex	r3, r2, [r1]
 800754e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1e5      	bne.n	8007522 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3314      	adds	r3, #20
 800755c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755e:	6a3b      	ldr	r3, [r7, #32]
 8007560:	e853 3f00 	ldrex	r3, [r3]
 8007564:	61fb      	str	r3, [r7, #28]
   return(result);
 8007566:	69fb      	ldr	r3, [r7, #28]
 8007568:	f023 0301 	bic.w	r3, r3, #1
 800756c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3314      	adds	r3, #20
 8007574:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007576:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007578:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800757c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800757e:	e841 2300 	strex	r3, r2, [r1]
 8007582:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007586:	2b00      	cmp	r3, #0
 8007588:	d1e5      	bne.n	8007556 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800758e:	2b01      	cmp	r3, #1
 8007590:	d119      	bne.n	80075c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	330c      	adds	r3, #12
 8007598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	e853 3f00 	ldrex	r3, [r3]
 80075a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	f023 0310 	bic.w	r3, r3, #16
 80075a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	330c      	adds	r3, #12
 80075b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075b2:	61ba      	str	r2, [r7, #24]
 80075b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b6:	6979      	ldr	r1, [r7, #20]
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	e841 2300 	strex	r3, r2, [r1]
 80075be:	613b      	str	r3, [r7, #16]
   return(result);
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1e5      	bne.n	8007592 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80075d4:	bf00      	nop
 80075d6:	3754      	adds	r7, #84	@ 0x54
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075e4:	b0c0      	sub	sp, #256	@ 0x100
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80075f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075fc:	68d9      	ldr	r1, [r3, #12]
 80075fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	ea40 0301 	orr.w	r3, r0, r1
 8007608:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800760a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800760e:	689a      	ldr	r2, [r3, #8]
 8007610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	431a      	orrs	r2, r3
 8007618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	431a      	orrs	r2, r3
 8007620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007624:	69db      	ldr	r3, [r3, #28]
 8007626:	4313      	orrs	r3, r2
 8007628:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800762c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007638:	f021 010c 	bic.w	r1, r1, #12
 800763c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007646:	430b      	orrs	r3, r1
 8007648:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800764a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800765a:	6999      	ldr	r1, [r3, #24]
 800765c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	ea40 0301 	orr.w	r3, r0, r1
 8007666:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	4b8f      	ldr	r3, [pc, #572]	@ (80078ac <UART_SetConfig+0x2cc>)
 8007670:	429a      	cmp	r2, r3
 8007672:	d005      	beq.n	8007680 <UART_SetConfig+0xa0>
 8007674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	4b8d      	ldr	r3, [pc, #564]	@ (80078b0 <UART_SetConfig+0x2d0>)
 800767c:	429a      	cmp	r2, r3
 800767e:	d104      	bne.n	800768a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007680:	f7ff f8de 	bl	8006840 <HAL_RCC_GetPCLK2Freq>
 8007684:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007688:	e003      	b.n	8007692 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800768a:	f7ff f8c5 	bl	8006818 <HAL_RCC_GetPCLK1Freq>
 800768e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007696:	69db      	ldr	r3, [r3, #28]
 8007698:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800769c:	f040 810c 	bne.w	80078b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076a4:	2200      	movs	r2, #0
 80076a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80076aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80076ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80076b2:	4622      	mov	r2, r4
 80076b4:	462b      	mov	r3, r5
 80076b6:	1891      	adds	r1, r2, r2
 80076b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80076ba:	415b      	adcs	r3, r3
 80076bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80076c2:	4621      	mov	r1, r4
 80076c4:	eb12 0801 	adds.w	r8, r2, r1
 80076c8:	4629      	mov	r1, r5
 80076ca:	eb43 0901 	adc.w	r9, r3, r1
 80076ce:	f04f 0200 	mov.w	r2, #0
 80076d2:	f04f 0300 	mov.w	r3, #0
 80076d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80076da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80076de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80076e2:	4690      	mov	r8, r2
 80076e4:	4699      	mov	r9, r3
 80076e6:	4623      	mov	r3, r4
 80076e8:	eb18 0303 	adds.w	r3, r8, r3
 80076ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80076f0:	462b      	mov	r3, r5
 80076f2:	eb49 0303 	adc.w	r3, r9, r3
 80076f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80076fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007706:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800770a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800770e:	460b      	mov	r3, r1
 8007710:	18db      	adds	r3, r3, r3
 8007712:	653b      	str	r3, [r7, #80]	@ 0x50
 8007714:	4613      	mov	r3, r2
 8007716:	eb42 0303 	adc.w	r3, r2, r3
 800771a:	657b      	str	r3, [r7, #84]	@ 0x54
 800771c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007720:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007724:	f7f8 fdb4 	bl	8000290 <__aeabi_uldivmod>
 8007728:	4602      	mov	r2, r0
 800772a:	460b      	mov	r3, r1
 800772c:	4b61      	ldr	r3, [pc, #388]	@ (80078b4 <UART_SetConfig+0x2d4>)
 800772e:	fba3 2302 	umull	r2, r3, r3, r2
 8007732:	095b      	lsrs	r3, r3, #5
 8007734:	011c      	lsls	r4, r3, #4
 8007736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800773a:	2200      	movs	r2, #0
 800773c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007740:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007744:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007748:	4642      	mov	r2, r8
 800774a:	464b      	mov	r3, r9
 800774c:	1891      	adds	r1, r2, r2
 800774e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007750:	415b      	adcs	r3, r3
 8007752:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007754:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007758:	4641      	mov	r1, r8
 800775a:	eb12 0a01 	adds.w	sl, r2, r1
 800775e:	4649      	mov	r1, r9
 8007760:	eb43 0b01 	adc.w	fp, r3, r1
 8007764:	f04f 0200 	mov.w	r2, #0
 8007768:	f04f 0300 	mov.w	r3, #0
 800776c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007770:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007774:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007778:	4692      	mov	sl, r2
 800777a:	469b      	mov	fp, r3
 800777c:	4643      	mov	r3, r8
 800777e:	eb1a 0303 	adds.w	r3, sl, r3
 8007782:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007786:	464b      	mov	r3, r9
 8007788:	eb4b 0303 	adc.w	r3, fp, r3
 800778c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800779c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80077a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80077a4:	460b      	mov	r3, r1
 80077a6:	18db      	adds	r3, r3, r3
 80077a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80077aa:	4613      	mov	r3, r2
 80077ac:	eb42 0303 	adc.w	r3, r2, r3
 80077b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80077b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80077ba:	f7f8 fd69 	bl	8000290 <__aeabi_uldivmod>
 80077be:	4602      	mov	r2, r0
 80077c0:	460b      	mov	r3, r1
 80077c2:	4611      	mov	r1, r2
 80077c4:	4b3b      	ldr	r3, [pc, #236]	@ (80078b4 <UART_SetConfig+0x2d4>)
 80077c6:	fba3 2301 	umull	r2, r3, r3, r1
 80077ca:	095b      	lsrs	r3, r3, #5
 80077cc:	2264      	movs	r2, #100	@ 0x64
 80077ce:	fb02 f303 	mul.w	r3, r2, r3
 80077d2:	1acb      	subs	r3, r1, r3
 80077d4:	00db      	lsls	r3, r3, #3
 80077d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80077da:	4b36      	ldr	r3, [pc, #216]	@ (80078b4 <UART_SetConfig+0x2d4>)
 80077dc:	fba3 2302 	umull	r2, r3, r3, r2
 80077e0:	095b      	lsrs	r3, r3, #5
 80077e2:	005b      	lsls	r3, r3, #1
 80077e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80077e8:	441c      	add	r4, r3
 80077ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077ee:	2200      	movs	r2, #0
 80077f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80077f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80077fc:	4642      	mov	r2, r8
 80077fe:	464b      	mov	r3, r9
 8007800:	1891      	adds	r1, r2, r2
 8007802:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007804:	415b      	adcs	r3, r3
 8007806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007808:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800780c:	4641      	mov	r1, r8
 800780e:	1851      	adds	r1, r2, r1
 8007810:	6339      	str	r1, [r7, #48]	@ 0x30
 8007812:	4649      	mov	r1, r9
 8007814:	414b      	adcs	r3, r1
 8007816:	637b      	str	r3, [r7, #52]	@ 0x34
 8007818:	f04f 0200 	mov.w	r2, #0
 800781c:	f04f 0300 	mov.w	r3, #0
 8007820:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007824:	4659      	mov	r1, fp
 8007826:	00cb      	lsls	r3, r1, #3
 8007828:	4651      	mov	r1, sl
 800782a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800782e:	4651      	mov	r1, sl
 8007830:	00ca      	lsls	r2, r1, #3
 8007832:	4610      	mov	r0, r2
 8007834:	4619      	mov	r1, r3
 8007836:	4603      	mov	r3, r0
 8007838:	4642      	mov	r2, r8
 800783a:	189b      	adds	r3, r3, r2
 800783c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007840:	464b      	mov	r3, r9
 8007842:	460a      	mov	r2, r1
 8007844:	eb42 0303 	adc.w	r3, r2, r3
 8007848:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800784c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007858:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800785c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007860:	460b      	mov	r3, r1
 8007862:	18db      	adds	r3, r3, r3
 8007864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007866:	4613      	mov	r3, r2
 8007868:	eb42 0303 	adc.w	r3, r2, r3
 800786c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800786e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007872:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007876:	f7f8 fd0b 	bl	8000290 <__aeabi_uldivmod>
 800787a:	4602      	mov	r2, r0
 800787c:	460b      	mov	r3, r1
 800787e:	4b0d      	ldr	r3, [pc, #52]	@ (80078b4 <UART_SetConfig+0x2d4>)
 8007880:	fba3 1302 	umull	r1, r3, r3, r2
 8007884:	095b      	lsrs	r3, r3, #5
 8007886:	2164      	movs	r1, #100	@ 0x64
 8007888:	fb01 f303 	mul.w	r3, r1, r3
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	00db      	lsls	r3, r3, #3
 8007890:	3332      	adds	r3, #50	@ 0x32
 8007892:	4a08      	ldr	r2, [pc, #32]	@ (80078b4 <UART_SetConfig+0x2d4>)
 8007894:	fba2 2303 	umull	r2, r3, r2, r3
 8007898:	095b      	lsrs	r3, r3, #5
 800789a:	f003 0207 	and.w	r2, r3, #7
 800789e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4422      	add	r2, r4
 80078a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80078a8:	e106      	b.n	8007ab8 <UART_SetConfig+0x4d8>
 80078aa:	bf00      	nop
 80078ac:	40011000 	.word	0x40011000
 80078b0:	40011400 	.word	0x40011400
 80078b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078bc:	2200      	movs	r2, #0
 80078be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80078c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80078c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80078ca:	4642      	mov	r2, r8
 80078cc:	464b      	mov	r3, r9
 80078ce:	1891      	adds	r1, r2, r2
 80078d0:	6239      	str	r1, [r7, #32]
 80078d2:	415b      	adcs	r3, r3
 80078d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80078d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80078da:	4641      	mov	r1, r8
 80078dc:	1854      	adds	r4, r2, r1
 80078de:	4649      	mov	r1, r9
 80078e0:	eb43 0501 	adc.w	r5, r3, r1
 80078e4:	f04f 0200 	mov.w	r2, #0
 80078e8:	f04f 0300 	mov.w	r3, #0
 80078ec:	00eb      	lsls	r3, r5, #3
 80078ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80078f2:	00e2      	lsls	r2, r4, #3
 80078f4:	4614      	mov	r4, r2
 80078f6:	461d      	mov	r5, r3
 80078f8:	4643      	mov	r3, r8
 80078fa:	18e3      	adds	r3, r4, r3
 80078fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007900:	464b      	mov	r3, r9
 8007902:	eb45 0303 	adc.w	r3, r5, r3
 8007906:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800790a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007916:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800791a:	f04f 0200 	mov.w	r2, #0
 800791e:	f04f 0300 	mov.w	r3, #0
 8007922:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007926:	4629      	mov	r1, r5
 8007928:	008b      	lsls	r3, r1, #2
 800792a:	4621      	mov	r1, r4
 800792c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007930:	4621      	mov	r1, r4
 8007932:	008a      	lsls	r2, r1, #2
 8007934:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007938:	f7f8 fcaa 	bl	8000290 <__aeabi_uldivmod>
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	4b60      	ldr	r3, [pc, #384]	@ (8007ac4 <UART_SetConfig+0x4e4>)
 8007942:	fba3 2302 	umull	r2, r3, r3, r2
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	011c      	lsls	r4, r3, #4
 800794a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800794e:	2200      	movs	r2, #0
 8007950:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007954:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007958:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800795c:	4642      	mov	r2, r8
 800795e:	464b      	mov	r3, r9
 8007960:	1891      	adds	r1, r2, r2
 8007962:	61b9      	str	r1, [r7, #24]
 8007964:	415b      	adcs	r3, r3
 8007966:	61fb      	str	r3, [r7, #28]
 8007968:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800796c:	4641      	mov	r1, r8
 800796e:	1851      	adds	r1, r2, r1
 8007970:	6139      	str	r1, [r7, #16]
 8007972:	4649      	mov	r1, r9
 8007974:	414b      	adcs	r3, r1
 8007976:	617b      	str	r3, [r7, #20]
 8007978:	f04f 0200 	mov.w	r2, #0
 800797c:	f04f 0300 	mov.w	r3, #0
 8007980:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007984:	4659      	mov	r1, fp
 8007986:	00cb      	lsls	r3, r1, #3
 8007988:	4651      	mov	r1, sl
 800798a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800798e:	4651      	mov	r1, sl
 8007990:	00ca      	lsls	r2, r1, #3
 8007992:	4610      	mov	r0, r2
 8007994:	4619      	mov	r1, r3
 8007996:	4603      	mov	r3, r0
 8007998:	4642      	mov	r2, r8
 800799a:	189b      	adds	r3, r3, r2
 800799c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80079a0:	464b      	mov	r3, r9
 80079a2:	460a      	mov	r2, r1
 80079a4:	eb42 0303 	adc.w	r3, r2, r3
 80079a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80079ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80079b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80079b8:	f04f 0200 	mov.w	r2, #0
 80079bc:	f04f 0300 	mov.w	r3, #0
 80079c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80079c4:	4649      	mov	r1, r9
 80079c6:	008b      	lsls	r3, r1, #2
 80079c8:	4641      	mov	r1, r8
 80079ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079ce:	4641      	mov	r1, r8
 80079d0:	008a      	lsls	r2, r1, #2
 80079d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80079d6:	f7f8 fc5b 	bl	8000290 <__aeabi_uldivmod>
 80079da:	4602      	mov	r2, r0
 80079dc:	460b      	mov	r3, r1
 80079de:	4611      	mov	r1, r2
 80079e0:	4b38      	ldr	r3, [pc, #224]	@ (8007ac4 <UART_SetConfig+0x4e4>)
 80079e2:	fba3 2301 	umull	r2, r3, r3, r1
 80079e6:	095b      	lsrs	r3, r3, #5
 80079e8:	2264      	movs	r2, #100	@ 0x64
 80079ea:	fb02 f303 	mul.w	r3, r2, r3
 80079ee:	1acb      	subs	r3, r1, r3
 80079f0:	011b      	lsls	r3, r3, #4
 80079f2:	3332      	adds	r3, #50	@ 0x32
 80079f4:	4a33      	ldr	r2, [pc, #204]	@ (8007ac4 <UART_SetConfig+0x4e4>)
 80079f6:	fba2 2303 	umull	r2, r3, r2, r3
 80079fa:	095b      	lsrs	r3, r3, #5
 80079fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007a00:	441c      	add	r4, r3
 8007a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a06:	2200      	movs	r2, #0
 8007a08:	673b      	str	r3, [r7, #112]	@ 0x70
 8007a0a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007a0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007a10:	4642      	mov	r2, r8
 8007a12:	464b      	mov	r3, r9
 8007a14:	1891      	adds	r1, r2, r2
 8007a16:	60b9      	str	r1, [r7, #8]
 8007a18:	415b      	adcs	r3, r3
 8007a1a:	60fb      	str	r3, [r7, #12]
 8007a1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a20:	4641      	mov	r1, r8
 8007a22:	1851      	adds	r1, r2, r1
 8007a24:	6039      	str	r1, [r7, #0]
 8007a26:	4649      	mov	r1, r9
 8007a28:	414b      	adcs	r3, r1
 8007a2a:	607b      	str	r3, [r7, #4]
 8007a2c:	f04f 0200 	mov.w	r2, #0
 8007a30:	f04f 0300 	mov.w	r3, #0
 8007a34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007a38:	4659      	mov	r1, fp
 8007a3a:	00cb      	lsls	r3, r1, #3
 8007a3c:	4651      	mov	r1, sl
 8007a3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a42:	4651      	mov	r1, sl
 8007a44:	00ca      	lsls	r2, r1, #3
 8007a46:	4610      	mov	r0, r2
 8007a48:	4619      	mov	r1, r3
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	4642      	mov	r2, r8
 8007a4e:	189b      	adds	r3, r3, r2
 8007a50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a52:	464b      	mov	r3, r9
 8007a54:	460a      	mov	r2, r1
 8007a56:	eb42 0303 	adc.w	r3, r2, r3
 8007a5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a66:	667a      	str	r2, [r7, #100]	@ 0x64
 8007a68:	f04f 0200 	mov.w	r2, #0
 8007a6c:	f04f 0300 	mov.w	r3, #0
 8007a70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007a74:	4649      	mov	r1, r9
 8007a76:	008b      	lsls	r3, r1, #2
 8007a78:	4641      	mov	r1, r8
 8007a7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a7e:	4641      	mov	r1, r8
 8007a80:	008a      	lsls	r2, r1, #2
 8007a82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007a86:	f7f8 fc03 	bl	8000290 <__aeabi_uldivmod>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac4 <UART_SetConfig+0x4e4>)
 8007a90:	fba3 1302 	umull	r1, r3, r3, r2
 8007a94:	095b      	lsrs	r3, r3, #5
 8007a96:	2164      	movs	r1, #100	@ 0x64
 8007a98:	fb01 f303 	mul.w	r3, r1, r3
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	011b      	lsls	r3, r3, #4
 8007aa0:	3332      	adds	r3, #50	@ 0x32
 8007aa2:	4a08      	ldr	r2, [pc, #32]	@ (8007ac4 <UART_SetConfig+0x4e4>)
 8007aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa8:	095b      	lsrs	r3, r3, #5
 8007aaa:	f003 020f 	and.w	r2, r3, #15
 8007aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4422      	add	r2, r4
 8007ab6:	609a      	str	r2, [r3, #8]
}
 8007ab8:	bf00      	nop
 8007aba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ac4:	51eb851f 	.word	0x51eb851f

08007ac8 <calloc>:
 8007ac8:	4b02      	ldr	r3, [pc, #8]	@ (8007ad4 <calloc+0xc>)
 8007aca:	460a      	mov	r2, r1
 8007acc:	4601      	mov	r1, r0
 8007ace:	6818      	ldr	r0, [r3, #0]
 8007ad0:	f000 b802 	b.w	8007ad8 <_calloc_r>
 8007ad4:	200000a0 	.word	0x200000a0

08007ad8 <_calloc_r>:
 8007ad8:	b570      	push	{r4, r5, r6, lr}
 8007ada:	fba1 5402 	umull	r5, r4, r1, r2
 8007ade:	b93c      	cbnz	r4, 8007af0 <_calloc_r+0x18>
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	f000 f83f 	bl	8007b64 <_malloc_r>
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	b928      	cbnz	r0, 8007af6 <_calloc_r+0x1e>
 8007aea:	2600      	movs	r6, #0
 8007aec:	4630      	mov	r0, r6
 8007aee:	bd70      	pop	{r4, r5, r6, pc}
 8007af0:	220c      	movs	r2, #12
 8007af2:	6002      	str	r2, [r0, #0]
 8007af4:	e7f9      	b.n	8007aea <_calloc_r+0x12>
 8007af6:	462a      	mov	r2, r5
 8007af8:	4621      	mov	r1, r4
 8007afa:	f000 fafd 	bl	80080f8 <memset>
 8007afe:	e7f5      	b.n	8007aec <_calloc_r+0x14>

08007b00 <malloc>:
 8007b00:	4b02      	ldr	r3, [pc, #8]	@ (8007b0c <malloc+0xc>)
 8007b02:	4601      	mov	r1, r0
 8007b04:	6818      	ldr	r0, [r3, #0]
 8007b06:	f000 b82d 	b.w	8007b64 <_malloc_r>
 8007b0a:	bf00      	nop
 8007b0c:	200000a0 	.word	0x200000a0

08007b10 <free>:
 8007b10:	4b02      	ldr	r3, [pc, #8]	@ (8007b1c <free+0xc>)
 8007b12:	4601      	mov	r1, r0
 8007b14:	6818      	ldr	r0, [r3, #0]
 8007b16:	f000 bb89 	b.w	800822c <_free_r>
 8007b1a:	bf00      	nop
 8007b1c:	200000a0 	.word	0x200000a0

08007b20 <sbrk_aligned>:
 8007b20:	b570      	push	{r4, r5, r6, lr}
 8007b22:	4e0f      	ldr	r6, [pc, #60]	@ (8007b60 <sbrk_aligned+0x40>)
 8007b24:	460c      	mov	r4, r1
 8007b26:	6831      	ldr	r1, [r6, #0]
 8007b28:	4605      	mov	r5, r0
 8007b2a:	b911      	cbnz	r1, 8007b32 <sbrk_aligned+0x12>
 8007b2c:	f000 fb20 	bl	8008170 <_sbrk_r>
 8007b30:	6030      	str	r0, [r6, #0]
 8007b32:	4621      	mov	r1, r4
 8007b34:	4628      	mov	r0, r5
 8007b36:	f000 fb1b 	bl	8008170 <_sbrk_r>
 8007b3a:	1c43      	adds	r3, r0, #1
 8007b3c:	d103      	bne.n	8007b46 <sbrk_aligned+0x26>
 8007b3e:	f04f 34ff 	mov.w	r4, #4294967295
 8007b42:	4620      	mov	r0, r4
 8007b44:	bd70      	pop	{r4, r5, r6, pc}
 8007b46:	1cc4      	adds	r4, r0, #3
 8007b48:	f024 0403 	bic.w	r4, r4, #3
 8007b4c:	42a0      	cmp	r0, r4
 8007b4e:	d0f8      	beq.n	8007b42 <sbrk_aligned+0x22>
 8007b50:	1a21      	subs	r1, r4, r0
 8007b52:	4628      	mov	r0, r5
 8007b54:	f000 fb0c 	bl	8008170 <_sbrk_r>
 8007b58:	3001      	adds	r0, #1
 8007b5a:	d1f2      	bne.n	8007b42 <sbrk_aligned+0x22>
 8007b5c:	e7ef      	b.n	8007b3e <sbrk_aligned+0x1e>
 8007b5e:	bf00      	nop
 8007b60:	200005d8 	.word	0x200005d8

08007b64 <_malloc_r>:
 8007b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b68:	1ccd      	adds	r5, r1, #3
 8007b6a:	f025 0503 	bic.w	r5, r5, #3
 8007b6e:	3508      	adds	r5, #8
 8007b70:	2d0c      	cmp	r5, #12
 8007b72:	bf38      	it	cc
 8007b74:	250c      	movcc	r5, #12
 8007b76:	2d00      	cmp	r5, #0
 8007b78:	4606      	mov	r6, r0
 8007b7a:	db01      	blt.n	8007b80 <_malloc_r+0x1c>
 8007b7c:	42a9      	cmp	r1, r5
 8007b7e:	d904      	bls.n	8007b8a <_malloc_r+0x26>
 8007b80:	230c      	movs	r3, #12
 8007b82:	6033      	str	r3, [r6, #0]
 8007b84:	2000      	movs	r0, #0
 8007b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c60 <_malloc_r+0xfc>
 8007b8e:	f000 f869 	bl	8007c64 <__malloc_lock>
 8007b92:	f8d8 3000 	ldr.w	r3, [r8]
 8007b96:	461c      	mov	r4, r3
 8007b98:	bb44      	cbnz	r4, 8007bec <_malloc_r+0x88>
 8007b9a:	4629      	mov	r1, r5
 8007b9c:	4630      	mov	r0, r6
 8007b9e:	f7ff ffbf 	bl	8007b20 <sbrk_aligned>
 8007ba2:	1c43      	adds	r3, r0, #1
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	d158      	bne.n	8007c5a <_malloc_r+0xf6>
 8007ba8:	f8d8 4000 	ldr.w	r4, [r8]
 8007bac:	4627      	mov	r7, r4
 8007bae:	2f00      	cmp	r7, #0
 8007bb0:	d143      	bne.n	8007c3a <_malloc_r+0xd6>
 8007bb2:	2c00      	cmp	r4, #0
 8007bb4:	d04b      	beq.n	8007c4e <_malloc_r+0xea>
 8007bb6:	6823      	ldr	r3, [r4, #0]
 8007bb8:	4639      	mov	r1, r7
 8007bba:	4630      	mov	r0, r6
 8007bbc:	eb04 0903 	add.w	r9, r4, r3
 8007bc0:	f000 fad6 	bl	8008170 <_sbrk_r>
 8007bc4:	4581      	cmp	r9, r0
 8007bc6:	d142      	bne.n	8007c4e <_malloc_r+0xea>
 8007bc8:	6821      	ldr	r1, [r4, #0]
 8007bca:	1a6d      	subs	r5, r5, r1
 8007bcc:	4629      	mov	r1, r5
 8007bce:	4630      	mov	r0, r6
 8007bd0:	f7ff ffa6 	bl	8007b20 <sbrk_aligned>
 8007bd4:	3001      	adds	r0, #1
 8007bd6:	d03a      	beq.n	8007c4e <_malloc_r+0xea>
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	442b      	add	r3, r5
 8007bdc:	6023      	str	r3, [r4, #0]
 8007bde:	f8d8 3000 	ldr.w	r3, [r8]
 8007be2:	685a      	ldr	r2, [r3, #4]
 8007be4:	bb62      	cbnz	r2, 8007c40 <_malloc_r+0xdc>
 8007be6:	f8c8 7000 	str.w	r7, [r8]
 8007bea:	e00f      	b.n	8007c0c <_malloc_r+0xa8>
 8007bec:	6822      	ldr	r2, [r4, #0]
 8007bee:	1b52      	subs	r2, r2, r5
 8007bf0:	d420      	bmi.n	8007c34 <_malloc_r+0xd0>
 8007bf2:	2a0b      	cmp	r2, #11
 8007bf4:	d917      	bls.n	8007c26 <_malloc_r+0xc2>
 8007bf6:	1961      	adds	r1, r4, r5
 8007bf8:	42a3      	cmp	r3, r4
 8007bfa:	6025      	str	r5, [r4, #0]
 8007bfc:	bf18      	it	ne
 8007bfe:	6059      	strne	r1, [r3, #4]
 8007c00:	6863      	ldr	r3, [r4, #4]
 8007c02:	bf08      	it	eq
 8007c04:	f8c8 1000 	streq.w	r1, [r8]
 8007c08:	5162      	str	r2, [r4, r5]
 8007c0a:	604b      	str	r3, [r1, #4]
 8007c0c:	4630      	mov	r0, r6
 8007c0e:	f000 f82f 	bl	8007c70 <__malloc_unlock>
 8007c12:	f104 000b 	add.w	r0, r4, #11
 8007c16:	1d23      	adds	r3, r4, #4
 8007c18:	f020 0007 	bic.w	r0, r0, #7
 8007c1c:	1ac2      	subs	r2, r0, r3
 8007c1e:	bf1c      	itt	ne
 8007c20:	1a1b      	subne	r3, r3, r0
 8007c22:	50a3      	strne	r3, [r4, r2]
 8007c24:	e7af      	b.n	8007b86 <_malloc_r+0x22>
 8007c26:	6862      	ldr	r2, [r4, #4]
 8007c28:	42a3      	cmp	r3, r4
 8007c2a:	bf0c      	ite	eq
 8007c2c:	f8c8 2000 	streq.w	r2, [r8]
 8007c30:	605a      	strne	r2, [r3, #4]
 8007c32:	e7eb      	b.n	8007c0c <_malloc_r+0xa8>
 8007c34:	4623      	mov	r3, r4
 8007c36:	6864      	ldr	r4, [r4, #4]
 8007c38:	e7ae      	b.n	8007b98 <_malloc_r+0x34>
 8007c3a:	463c      	mov	r4, r7
 8007c3c:	687f      	ldr	r7, [r7, #4]
 8007c3e:	e7b6      	b.n	8007bae <_malloc_r+0x4a>
 8007c40:	461a      	mov	r2, r3
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	42a3      	cmp	r3, r4
 8007c46:	d1fb      	bne.n	8007c40 <_malloc_r+0xdc>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	6053      	str	r3, [r2, #4]
 8007c4c:	e7de      	b.n	8007c0c <_malloc_r+0xa8>
 8007c4e:	230c      	movs	r3, #12
 8007c50:	6033      	str	r3, [r6, #0]
 8007c52:	4630      	mov	r0, r6
 8007c54:	f000 f80c 	bl	8007c70 <__malloc_unlock>
 8007c58:	e794      	b.n	8007b84 <_malloc_r+0x20>
 8007c5a:	6005      	str	r5, [r0, #0]
 8007c5c:	e7d6      	b.n	8007c0c <_malloc_r+0xa8>
 8007c5e:	bf00      	nop
 8007c60:	200005dc 	.word	0x200005dc

08007c64 <__malloc_lock>:
 8007c64:	4801      	ldr	r0, [pc, #4]	@ (8007c6c <__malloc_lock+0x8>)
 8007c66:	f000 bad0 	b.w	800820a <__retarget_lock_acquire_recursive>
 8007c6a:	bf00      	nop
 8007c6c:	20000720 	.word	0x20000720

08007c70 <__malloc_unlock>:
 8007c70:	4801      	ldr	r0, [pc, #4]	@ (8007c78 <__malloc_unlock+0x8>)
 8007c72:	f000 bacb 	b.w	800820c <__retarget_lock_release_recursive>
 8007c76:	bf00      	nop
 8007c78:	20000720 	.word	0x20000720

08007c7c <std>:
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	b510      	push	{r4, lr}
 8007c80:	4604      	mov	r4, r0
 8007c82:	e9c0 3300 	strd	r3, r3, [r0]
 8007c86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c8a:	6083      	str	r3, [r0, #8]
 8007c8c:	8181      	strh	r1, [r0, #12]
 8007c8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c90:	81c2      	strh	r2, [r0, #14]
 8007c92:	6183      	str	r3, [r0, #24]
 8007c94:	4619      	mov	r1, r3
 8007c96:	2208      	movs	r2, #8
 8007c98:	305c      	adds	r0, #92	@ 0x5c
 8007c9a:	f000 fa2d 	bl	80080f8 <memset>
 8007c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd4 <std+0x58>)
 8007ca0:	6263      	str	r3, [r4, #36]	@ 0x24
 8007ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd8 <std+0x5c>)
 8007ca4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8007cdc <std+0x60>)
 8007ca8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007caa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce0 <std+0x64>)
 8007cac:	6323      	str	r3, [r4, #48]	@ 0x30
 8007cae:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce4 <std+0x68>)
 8007cb0:	6224      	str	r4, [r4, #32]
 8007cb2:	429c      	cmp	r4, r3
 8007cb4:	d006      	beq.n	8007cc4 <std+0x48>
 8007cb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cba:	4294      	cmp	r4, r2
 8007cbc:	d002      	beq.n	8007cc4 <std+0x48>
 8007cbe:	33d0      	adds	r3, #208	@ 0xd0
 8007cc0:	429c      	cmp	r4, r3
 8007cc2:	d105      	bne.n	8007cd0 <std+0x54>
 8007cc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ccc:	f000 ba9c 	b.w	8008208 <__retarget_lock_init_recursive>
 8007cd0:	bd10      	pop	{r4, pc}
 8007cd2:	bf00      	nop
 8007cd4:	08007f49 	.word	0x08007f49
 8007cd8:	08007f6b 	.word	0x08007f6b
 8007cdc:	08007fa3 	.word	0x08007fa3
 8007ce0:	08007fc7 	.word	0x08007fc7
 8007ce4:	200005e0 	.word	0x200005e0

08007ce8 <stdio_exit_handler>:
 8007ce8:	4a02      	ldr	r2, [pc, #8]	@ (8007cf4 <stdio_exit_handler+0xc>)
 8007cea:	4903      	ldr	r1, [pc, #12]	@ (8007cf8 <stdio_exit_handler+0x10>)
 8007cec:	4803      	ldr	r0, [pc, #12]	@ (8007cfc <stdio_exit_handler+0x14>)
 8007cee:	f000 b869 	b.w	8007dc4 <_fwalk_sglue>
 8007cf2:	bf00      	nop
 8007cf4:	20000094 	.word	0x20000094
 8007cf8:	08008c19 	.word	0x08008c19
 8007cfc:	200000a4 	.word	0x200000a4

08007d00 <cleanup_stdio>:
 8007d00:	6841      	ldr	r1, [r0, #4]
 8007d02:	4b0c      	ldr	r3, [pc, #48]	@ (8007d34 <cleanup_stdio+0x34>)
 8007d04:	4299      	cmp	r1, r3
 8007d06:	b510      	push	{r4, lr}
 8007d08:	4604      	mov	r4, r0
 8007d0a:	d001      	beq.n	8007d10 <cleanup_stdio+0x10>
 8007d0c:	f000 ff84 	bl	8008c18 <_fflush_r>
 8007d10:	68a1      	ldr	r1, [r4, #8]
 8007d12:	4b09      	ldr	r3, [pc, #36]	@ (8007d38 <cleanup_stdio+0x38>)
 8007d14:	4299      	cmp	r1, r3
 8007d16:	d002      	beq.n	8007d1e <cleanup_stdio+0x1e>
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f000 ff7d 	bl	8008c18 <_fflush_r>
 8007d1e:	68e1      	ldr	r1, [r4, #12]
 8007d20:	4b06      	ldr	r3, [pc, #24]	@ (8007d3c <cleanup_stdio+0x3c>)
 8007d22:	4299      	cmp	r1, r3
 8007d24:	d004      	beq.n	8007d30 <cleanup_stdio+0x30>
 8007d26:	4620      	mov	r0, r4
 8007d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d2c:	f000 bf74 	b.w	8008c18 <_fflush_r>
 8007d30:	bd10      	pop	{r4, pc}
 8007d32:	bf00      	nop
 8007d34:	200005e0 	.word	0x200005e0
 8007d38:	20000648 	.word	0x20000648
 8007d3c:	200006b0 	.word	0x200006b0

08007d40 <global_stdio_init.part.0>:
 8007d40:	b510      	push	{r4, lr}
 8007d42:	4b0b      	ldr	r3, [pc, #44]	@ (8007d70 <global_stdio_init.part.0+0x30>)
 8007d44:	4c0b      	ldr	r4, [pc, #44]	@ (8007d74 <global_stdio_init.part.0+0x34>)
 8007d46:	4a0c      	ldr	r2, [pc, #48]	@ (8007d78 <global_stdio_init.part.0+0x38>)
 8007d48:	601a      	str	r2, [r3, #0]
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	2104      	movs	r1, #4
 8007d50:	f7ff ff94 	bl	8007c7c <std>
 8007d54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d58:	2201      	movs	r2, #1
 8007d5a:	2109      	movs	r1, #9
 8007d5c:	f7ff ff8e 	bl	8007c7c <std>
 8007d60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d64:	2202      	movs	r2, #2
 8007d66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d6a:	2112      	movs	r1, #18
 8007d6c:	f7ff bf86 	b.w	8007c7c <std>
 8007d70:	20000718 	.word	0x20000718
 8007d74:	200005e0 	.word	0x200005e0
 8007d78:	08007ce9 	.word	0x08007ce9

08007d7c <__sfp_lock_acquire>:
 8007d7c:	4801      	ldr	r0, [pc, #4]	@ (8007d84 <__sfp_lock_acquire+0x8>)
 8007d7e:	f000 ba44 	b.w	800820a <__retarget_lock_acquire_recursive>
 8007d82:	bf00      	nop
 8007d84:	20000721 	.word	0x20000721

08007d88 <__sfp_lock_release>:
 8007d88:	4801      	ldr	r0, [pc, #4]	@ (8007d90 <__sfp_lock_release+0x8>)
 8007d8a:	f000 ba3f 	b.w	800820c <__retarget_lock_release_recursive>
 8007d8e:	bf00      	nop
 8007d90:	20000721 	.word	0x20000721

08007d94 <__sinit>:
 8007d94:	b510      	push	{r4, lr}
 8007d96:	4604      	mov	r4, r0
 8007d98:	f7ff fff0 	bl	8007d7c <__sfp_lock_acquire>
 8007d9c:	6a23      	ldr	r3, [r4, #32]
 8007d9e:	b11b      	cbz	r3, 8007da8 <__sinit+0x14>
 8007da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007da4:	f7ff bff0 	b.w	8007d88 <__sfp_lock_release>
 8007da8:	4b04      	ldr	r3, [pc, #16]	@ (8007dbc <__sinit+0x28>)
 8007daa:	6223      	str	r3, [r4, #32]
 8007dac:	4b04      	ldr	r3, [pc, #16]	@ (8007dc0 <__sinit+0x2c>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d1f5      	bne.n	8007da0 <__sinit+0xc>
 8007db4:	f7ff ffc4 	bl	8007d40 <global_stdio_init.part.0>
 8007db8:	e7f2      	b.n	8007da0 <__sinit+0xc>
 8007dba:	bf00      	nop
 8007dbc:	08007d01 	.word	0x08007d01
 8007dc0:	20000718 	.word	0x20000718

08007dc4 <_fwalk_sglue>:
 8007dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc8:	4607      	mov	r7, r0
 8007dca:	4688      	mov	r8, r1
 8007dcc:	4614      	mov	r4, r2
 8007dce:	2600      	movs	r6, #0
 8007dd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007dd4:	f1b9 0901 	subs.w	r9, r9, #1
 8007dd8:	d505      	bpl.n	8007de6 <_fwalk_sglue+0x22>
 8007dda:	6824      	ldr	r4, [r4, #0]
 8007ddc:	2c00      	cmp	r4, #0
 8007dde:	d1f7      	bne.n	8007dd0 <_fwalk_sglue+0xc>
 8007de0:	4630      	mov	r0, r6
 8007de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007de6:	89ab      	ldrh	r3, [r5, #12]
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d907      	bls.n	8007dfc <_fwalk_sglue+0x38>
 8007dec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007df0:	3301      	adds	r3, #1
 8007df2:	d003      	beq.n	8007dfc <_fwalk_sglue+0x38>
 8007df4:	4629      	mov	r1, r5
 8007df6:	4638      	mov	r0, r7
 8007df8:	47c0      	blx	r8
 8007dfa:	4306      	orrs	r6, r0
 8007dfc:	3568      	adds	r5, #104	@ 0x68
 8007dfe:	e7e9      	b.n	8007dd4 <_fwalk_sglue+0x10>

08007e00 <iprintf>:
 8007e00:	b40f      	push	{r0, r1, r2, r3}
 8007e02:	b507      	push	{r0, r1, r2, lr}
 8007e04:	4906      	ldr	r1, [pc, #24]	@ (8007e20 <iprintf+0x20>)
 8007e06:	ab04      	add	r3, sp, #16
 8007e08:	6808      	ldr	r0, [r1, #0]
 8007e0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e0e:	6881      	ldr	r1, [r0, #8]
 8007e10:	9301      	str	r3, [sp, #4]
 8007e12:	f000 fbd7 	bl	80085c4 <_vfiprintf_r>
 8007e16:	b003      	add	sp, #12
 8007e18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e1c:	b004      	add	sp, #16
 8007e1e:	4770      	bx	lr
 8007e20:	200000a0 	.word	0x200000a0

08007e24 <_puts_r>:
 8007e24:	6a03      	ldr	r3, [r0, #32]
 8007e26:	b570      	push	{r4, r5, r6, lr}
 8007e28:	6884      	ldr	r4, [r0, #8]
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	460e      	mov	r6, r1
 8007e2e:	b90b      	cbnz	r3, 8007e34 <_puts_r+0x10>
 8007e30:	f7ff ffb0 	bl	8007d94 <__sinit>
 8007e34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e36:	07db      	lsls	r3, r3, #31
 8007e38:	d405      	bmi.n	8007e46 <_puts_r+0x22>
 8007e3a:	89a3      	ldrh	r3, [r4, #12]
 8007e3c:	0598      	lsls	r0, r3, #22
 8007e3e:	d402      	bmi.n	8007e46 <_puts_r+0x22>
 8007e40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e42:	f000 f9e2 	bl	800820a <__retarget_lock_acquire_recursive>
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	0719      	lsls	r1, r3, #28
 8007e4a:	d502      	bpl.n	8007e52 <_puts_r+0x2e>
 8007e4c:	6923      	ldr	r3, [r4, #16]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d135      	bne.n	8007ebe <_puts_r+0x9a>
 8007e52:	4621      	mov	r1, r4
 8007e54:	4628      	mov	r0, r5
 8007e56:	f000 f8f9 	bl	800804c <__swsetup_r>
 8007e5a:	b380      	cbz	r0, 8007ebe <_puts_r+0x9a>
 8007e5c:	f04f 35ff 	mov.w	r5, #4294967295
 8007e60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e62:	07da      	lsls	r2, r3, #31
 8007e64:	d405      	bmi.n	8007e72 <_puts_r+0x4e>
 8007e66:	89a3      	ldrh	r3, [r4, #12]
 8007e68:	059b      	lsls	r3, r3, #22
 8007e6a:	d402      	bmi.n	8007e72 <_puts_r+0x4e>
 8007e6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e6e:	f000 f9cd 	bl	800820c <__retarget_lock_release_recursive>
 8007e72:	4628      	mov	r0, r5
 8007e74:	bd70      	pop	{r4, r5, r6, pc}
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	da04      	bge.n	8007e84 <_puts_r+0x60>
 8007e7a:	69a2      	ldr	r2, [r4, #24]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	dc17      	bgt.n	8007eb0 <_puts_r+0x8c>
 8007e80:	290a      	cmp	r1, #10
 8007e82:	d015      	beq.n	8007eb0 <_puts_r+0x8c>
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	1c5a      	adds	r2, r3, #1
 8007e88:	6022      	str	r2, [r4, #0]
 8007e8a:	7019      	strb	r1, [r3, #0]
 8007e8c:	68a3      	ldr	r3, [r4, #8]
 8007e8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007e92:	3b01      	subs	r3, #1
 8007e94:	60a3      	str	r3, [r4, #8]
 8007e96:	2900      	cmp	r1, #0
 8007e98:	d1ed      	bne.n	8007e76 <_puts_r+0x52>
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	da11      	bge.n	8007ec2 <_puts_r+0x9e>
 8007e9e:	4622      	mov	r2, r4
 8007ea0:	210a      	movs	r1, #10
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	f000 f893 	bl	8007fce <__swbuf_r>
 8007ea8:	3001      	adds	r0, #1
 8007eaa:	d0d7      	beq.n	8007e5c <_puts_r+0x38>
 8007eac:	250a      	movs	r5, #10
 8007eae:	e7d7      	b.n	8007e60 <_puts_r+0x3c>
 8007eb0:	4622      	mov	r2, r4
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 f88b 	bl	8007fce <__swbuf_r>
 8007eb8:	3001      	adds	r0, #1
 8007eba:	d1e7      	bne.n	8007e8c <_puts_r+0x68>
 8007ebc:	e7ce      	b.n	8007e5c <_puts_r+0x38>
 8007ebe:	3e01      	subs	r6, #1
 8007ec0:	e7e4      	b.n	8007e8c <_puts_r+0x68>
 8007ec2:	6823      	ldr	r3, [r4, #0]
 8007ec4:	1c5a      	adds	r2, r3, #1
 8007ec6:	6022      	str	r2, [r4, #0]
 8007ec8:	220a      	movs	r2, #10
 8007eca:	701a      	strb	r2, [r3, #0]
 8007ecc:	e7ee      	b.n	8007eac <_puts_r+0x88>
	...

08007ed0 <puts>:
 8007ed0:	4b02      	ldr	r3, [pc, #8]	@ (8007edc <puts+0xc>)
 8007ed2:	4601      	mov	r1, r0
 8007ed4:	6818      	ldr	r0, [r3, #0]
 8007ed6:	f7ff bfa5 	b.w	8007e24 <_puts_r>
 8007eda:	bf00      	nop
 8007edc:	200000a0 	.word	0x200000a0

08007ee0 <sniprintf>:
 8007ee0:	b40c      	push	{r2, r3}
 8007ee2:	b530      	push	{r4, r5, lr}
 8007ee4:	4b17      	ldr	r3, [pc, #92]	@ (8007f44 <sniprintf+0x64>)
 8007ee6:	1e0c      	subs	r4, r1, #0
 8007ee8:	681d      	ldr	r5, [r3, #0]
 8007eea:	b09d      	sub	sp, #116	@ 0x74
 8007eec:	da08      	bge.n	8007f00 <sniprintf+0x20>
 8007eee:	238b      	movs	r3, #139	@ 0x8b
 8007ef0:	602b      	str	r3, [r5, #0]
 8007ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef6:	b01d      	add	sp, #116	@ 0x74
 8007ef8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007efc:	b002      	add	sp, #8
 8007efe:	4770      	bx	lr
 8007f00:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f04:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f08:	bf14      	ite	ne
 8007f0a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f0e:	4623      	moveq	r3, r4
 8007f10:	9304      	str	r3, [sp, #16]
 8007f12:	9307      	str	r3, [sp, #28]
 8007f14:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f18:	9002      	str	r0, [sp, #8]
 8007f1a:	9006      	str	r0, [sp, #24]
 8007f1c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f20:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f22:	ab21      	add	r3, sp, #132	@ 0x84
 8007f24:	a902      	add	r1, sp, #8
 8007f26:	4628      	mov	r0, r5
 8007f28:	9301      	str	r3, [sp, #4]
 8007f2a:	f000 fa25 	bl	8008378 <_svfiprintf_r>
 8007f2e:	1c43      	adds	r3, r0, #1
 8007f30:	bfbc      	itt	lt
 8007f32:	238b      	movlt	r3, #139	@ 0x8b
 8007f34:	602b      	strlt	r3, [r5, #0]
 8007f36:	2c00      	cmp	r4, #0
 8007f38:	d0dd      	beq.n	8007ef6 <sniprintf+0x16>
 8007f3a:	9b02      	ldr	r3, [sp, #8]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	701a      	strb	r2, [r3, #0]
 8007f40:	e7d9      	b.n	8007ef6 <sniprintf+0x16>
 8007f42:	bf00      	nop
 8007f44:	200000a0 	.word	0x200000a0

08007f48 <__sread>:
 8007f48:	b510      	push	{r4, lr}
 8007f4a:	460c      	mov	r4, r1
 8007f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f50:	f000 f8fc 	bl	800814c <_read_r>
 8007f54:	2800      	cmp	r0, #0
 8007f56:	bfab      	itete	ge
 8007f58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f5a:	89a3      	ldrhlt	r3, [r4, #12]
 8007f5c:	181b      	addge	r3, r3, r0
 8007f5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f62:	bfac      	ite	ge
 8007f64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f66:	81a3      	strhlt	r3, [r4, #12]
 8007f68:	bd10      	pop	{r4, pc}

08007f6a <__swrite>:
 8007f6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f6e:	461f      	mov	r7, r3
 8007f70:	898b      	ldrh	r3, [r1, #12]
 8007f72:	05db      	lsls	r3, r3, #23
 8007f74:	4605      	mov	r5, r0
 8007f76:	460c      	mov	r4, r1
 8007f78:	4616      	mov	r6, r2
 8007f7a:	d505      	bpl.n	8007f88 <__swrite+0x1e>
 8007f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f80:	2302      	movs	r3, #2
 8007f82:	2200      	movs	r2, #0
 8007f84:	f000 f8d0 	bl	8008128 <_lseek_r>
 8007f88:	89a3      	ldrh	r3, [r4, #12]
 8007f8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f92:	81a3      	strh	r3, [r4, #12]
 8007f94:	4632      	mov	r2, r6
 8007f96:	463b      	mov	r3, r7
 8007f98:	4628      	mov	r0, r5
 8007f9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f9e:	f000 b8f7 	b.w	8008190 <_write_r>

08007fa2 <__sseek>:
 8007fa2:	b510      	push	{r4, lr}
 8007fa4:	460c      	mov	r4, r1
 8007fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007faa:	f000 f8bd 	bl	8008128 <_lseek_r>
 8007fae:	1c43      	adds	r3, r0, #1
 8007fb0:	89a3      	ldrh	r3, [r4, #12]
 8007fb2:	bf15      	itete	ne
 8007fb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007fb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007fba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007fbe:	81a3      	strheq	r3, [r4, #12]
 8007fc0:	bf18      	it	ne
 8007fc2:	81a3      	strhne	r3, [r4, #12]
 8007fc4:	bd10      	pop	{r4, pc}

08007fc6 <__sclose>:
 8007fc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fca:	f000 b89d 	b.w	8008108 <_close_r>

08007fce <__swbuf_r>:
 8007fce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fd0:	460e      	mov	r6, r1
 8007fd2:	4614      	mov	r4, r2
 8007fd4:	4605      	mov	r5, r0
 8007fd6:	b118      	cbz	r0, 8007fe0 <__swbuf_r+0x12>
 8007fd8:	6a03      	ldr	r3, [r0, #32]
 8007fda:	b90b      	cbnz	r3, 8007fe0 <__swbuf_r+0x12>
 8007fdc:	f7ff feda 	bl	8007d94 <__sinit>
 8007fe0:	69a3      	ldr	r3, [r4, #24]
 8007fe2:	60a3      	str	r3, [r4, #8]
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	071a      	lsls	r2, r3, #28
 8007fe8:	d501      	bpl.n	8007fee <__swbuf_r+0x20>
 8007fea:	6923      	ldr	r3, [r4, #16]
 8007fec:	b943      	cbnz	r3, 8008000 <__swbuf_r+0x32>
 8007fee:	4621      	mov	r1, r4
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f000 f82b 	bl	800804c <__swsetup_r>
 8007ff6:	b118      	cbz	r0, 8008000 <__swbuf_r+0x32>
 8007ff8:	f04f 37ff 	mov.w	r7, #4294967295
 8007ffc:	4638      	mov	r0, r7
 8007ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	6922      	ldr	r2, [r4, #16]
 8008004:	1a98      	subs	r0, r3, r2
 8008006:	6963      	ldr	r3, [r4, #20]
 8008008:	b2f6      	uxtb	r6, r6
 800800a:	4283      	cmp	r3, r0
 800800c:	4637      	mov	r7, r6
 800800e:	dc05      	bgt.n	800801c <__swbuf_r+0x4e>
 8008010:	4621      	mov	r1, r4
 8008012:	4628      	mov	r0, r5
 8008014:	f000 fe00 	bl	8008c18 <_fflush_r>
 8008018:	2800      	cmp	r0, #0
 800801a:	d1ed      	bne.n	8007ff8 <__swbuf_r+0x2a>
 800801c:	68a3      	ldr	r3, [r4, #8]
 800801e:	3b01      	subs	r3, #1
 8008020:	60a3      	str	r3, [r4, #8]
 8008022:	6823      	ldr	r3, [r4, #0]
 8008024:	1c5a      	adds	r2, r3, #1
 8008026:	6022      	str	r2, [r4, #0]
 8008028:	701e      	strb	r6, [r3, #0]
 800802a:	6962      	ldr	r2, [r4, #20]
 800802c:	1c43      	adds	r3, r0, #1
 800802e:	429a      	cmp	r2, r3
 8008030:	d004      	beq.n	800803c <__swbuf_r+0x6e>
 8008032:	89a3      	ldrh	r3, [r4, #12]
 8008034:	07db      	lsls	r3, r3, #31
 8008036:	d5e1      	bpl.n	8007ffc <__swbuf_r+0x2e>
 8008038:	2e0a      	cmp	r6, #10
 800803a:	d1df      	bne.n	8007ffc <__swbuf_r+0x2e>
 800803c:	4621      	mov	r1, r4
 800803e:	4628      	mov	r0, r5
 8008040:	f000 fdea 	bl	8008c18 <_fflush_r>
 8008044:	2800      	cmp	r0, #0
 8008046:	d0d9      	beq.n	8007ffc <__swbuf_r+0x2e>
 8008048:	e7d6      	b.n	8007ff8 <__swbuf_r+0x2a>
	...

0800804c <__swsetup_r>:
 800804c:	b538      	push	{r3, r4, r5, lr}
 800804e:	4b29      	ldr	r3, [pc, #164]	@ (80080f4 <__swsetup_r+0xa8>)
 8008050:	4605      	mov	r5, r0
 8008052:	6818      	ldr	r0, [r3, #0]
 8008054:	460c      	mov	r4, r1
 8008056:	b118      	cbz	r0, 8008060 <__swsetup_r+0x14>
 8008058:	6a03      	ldr	r3, [r0, #32]
 800805a:	b90b      	cbnz	r3, 8008060 <__swsetup_r+0x14>
 800805c:	f7ff fe9a 	bl	8007d94 <__sinit>
 8008060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008064:	0719      	lsls	r1, r3, #28
 8008066:	d422      	bmi.n	80080ae <__swsetup_r+0x62>
 8008068:	06da      	lsls	r2, r3, #27
 800806a:	d407      	bmi.n	800807c <__swsetup_r+0x30>
 800806c:	2209      	movs	r2, #9
 800806e:	602a      	str	r2, [r5, #0]
 8008070:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008074:	81a3      	strh	r3, [r4, #12]
 8008076:	f04f 30ff 	mov.w	r0, #4294967295
 800807a:	e033      	b.n	80080e4 <__swsetup_r+0x98>
 800807c:	0758      	lsls	r0, r3, #29
 800807e:	d512      	bpl.n	80080a6 <__swsetup_r+0x5a>
 8008080:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008082:	b141      	cbz	r1, 8008096 <__swsetup_r+0x4a>
 8008084:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008088:	4299      	cmp	r1, r3
 800808a:	d002      	beq.n	8008092 <__swsetup_r+0x46>
 800808c:	4628      	mov	r0, r5
 800808e:	f000 f8cd 	bl	800822c <_free_r>
 8008092:	2300      	movs	r3, #0
 8008094:	6363      	str	r3, [r4, #52]	@ 0x34
 8008096:	89a3      	ldrh	r3, [r4, #12]
 8008098:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800809c:	81a3      	strh	r3, [r4, #12]
 800809e:	2300      	movs	r3, #0
 80080a0:	6063      	str	r3, [r4, #4]
 80080a2:	6923      	ldr	r3, [r4, #16]
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	89a3      	ldrh	r3, [r4, #12]
 80080a8:	f043 0308 	orr.w	r3, r3, #8
 80080ac:	81a3      	strh	r3, [r4, #12]
 80080ae:	6923      	ldr	r3, [r4, #16]
 80080b0:	b94b      	cbnz	r3, 80080c6 <__swsetup_r+0x7a>
 80080b2:	89a3      	ldrh	r3, [r4, #12]
 80080b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080bc:	d003      	beq.n	80080c6 <__swsetup_r+0x7a>
 80080be:	4621      	mov	r1, r4
 80080c0:	4628      	mov	r0, r5
 80080c2:	f000 fdf7 	bl	8008cb4 <__smakebuf_r>
 80080c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080ca:	f013 0201 	ands.w	r2, r3, #1
 80080ce:	d00a      	beq.n	80080e6 <__swsetup_r+0x9a>
 80080d0:	2200      	movs	r2, #0
 80080d2:	60a2      	str	r2, [r4, #8]
 80080d4:	6962      	ldr	r2, [r4, #20]
 80080d6:	4252      	negs	r2, r2
 80080d8:	61a2      	str	r2, [r4, #24]
 80080da:	6922      	ldr	r2, [r4, #16]
 80080dc:	b942      	cbnz	r2, 80080f0 <__swsetup_r+0xa4>
 80080de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80080e2:	d1c5      	bne.n	8008070 <__swsetup_r+0x24>
 80080e4:	bd38      	pop	{r3, r4, r5, pc}
 80080e6:	0799      	lsls	r1, r3, #30
 80080e8:	bf58      	it	pl
 80080ea:	6962      	ldrpl	r2, [r4, #20]
 80080ec:	60a2      	str	r2, [r4, #8]
 80080ee:	e7f4      	b.n	80080da <__swsetup_r+0x8e>
 80080f0:	2000      	movs	r0, #0
 80080f2:	e7f7      	b.n	80080e4 <__swsetup_r+0x98>
 80080f4:	200000a0 	.word	0x200000a0

080080f8 <memset>:
 80080f8:	4402      	add	r2, r0
 80080fa:	4603      	mov	r3, r0
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d100      	bne.n	8008102 <memset+0xa>
 8008100:	4770      	bx	lr
 8008102:	f803 1b01 	strb.w	r1, [r3], #1
 8008106:	e7f9      	b.n	80080fc <memset+0x4>

08008108 <_close_r>:
 8008108:	b538      	push	{r3, r4, r5, lr}
 800810a:	4d06      	ldr	r5, [pc, #24]	@ (8008124 <_close_r+0x1c>)
 800810c:	2300      	movs	r3, #0
 800810e:	4604      	mov	r4, r0
 8008110:	4608      	mov	r0, r1
 8008112:	602b      	str	r3, [r5, #0]
 8008114:	f7fd f9d3 	bl	80054be <_close>
 8008118:	1c43      	adds	r3, r0, #1
 800811a:	d102      	bne.n	8008122 <_close_r+0x1a>
 800811c:	682b      	ldr	r3, [r5, #0]
 800811e:	b103      	cbz	r3, 8008122 <_close_r+0x1a>
 8008120:	6023      	str	r3, [r4, #0]
 8008122:	bd38      	pop	{r3, r4, r5, pc}
 8008124:	2000071c 	.word	0x2000071c

08008128 <_lseek_r>:
 8008128:	b538      	push	{r3, r4, r5, lr}
 800812a:	4d07      	ldr	r5, [pc, #28]	@ (8008148 <_lseek_r+0x20>)
 800812c:	4604      	mov	r4, r0
 800812e:	4608      	mov	r0, r1
 8008130:	4611      	mov	r1, r2
 8008132:	2200      	movs	r2, #0
 8008134:	602a      	str	r2, [r5, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	f7fd f9e8 	bl	800550c <_lseek>
 800813c:	1c43      	adds	r3, r0, #1
 800813e:	d102      	bne.n	8008146 <_lseek_r+0x1e>
 8008140:	682b      	ldr	r3, [r5, #0]
 8008142:	b103      	cbz	r3, 8008146 <_lseek_r+0x1e>
 8008144:	6023      	str	r3, [r4, #0]
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	2000071c 	.word	0x2000071c

0800814c <_read_r>:
 800814c:	b538      	push	{r3, r4, r5, lr}
 800814e:	4d07      	ldr	r5, [pc, #28]	@ (800816c <_read_r+0x20>)
 8008150:	4604      	mov	r4, r0
 8008152:	4608      	mov	r0, r1
 8008154:	4611      	mov	r1, r2
 8008156:	2200      	movs	r2, #0
 8008158:	602a      	str	r2, [r5, #0]
 800815a:	461a      	mov	r2, r3
 800815c:	f7fd f976 	bl	800544c <_read>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_read_r+0x1e>
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	b103      	cbz	r3, 800816a <_read_r+0x1e>
 8008168:	6023      	str	r3, [r4, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	2000071c 	.word	0x2000071c

08008170 <_sbrk_r>:
 8008170:	b538      	push	{r3, r4, r5, lr}
 8008172:	4d06      	ldr	r5, [pc, #24]	@ (800818c <_sbrk_r+0x1c>)
 8008174:	2300      	movs	r3, #0
 8008176:	4604      	mov	r4, r0
 8008178:	4608      	mov	r0, r1
 800817a:	602b      	str	r3, [r5, #0]
 800817c:	f7fd f9d4 	bl	8005528 <_sbrk>
 8008180:	1c43      	adds	r3, r0, #1
 8008182:	d102      	bne.n	800818a <_sbrk_r+0x1a>
 8008184:	682b      	ldr	r3, [r5, #0]
 8008186:	b103      	cbz	r3, 800818a <_sbrk_r+0x1a>
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	bd38      	pop	{r3, r4, r5, pc}
 800818c:	2000071c 	.word	0x2000071c

08008190 <_write_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d07      	ldr	r5, [pc, #28]	@ (80081b0 <_write_r+0x20>)
 8008194:	4604      	mov	r4, r0
 8008196:	4608      	mov	r0, r1
 8008198:	4611      	mov	r1, r2
 800819a:	2200      	movs	r2, #0
 800819c:	602a      	str	r2, [r5, #0]
 800819e:	461a      	mov	r2, r3
 80081a0:	f7fd f971 	bl	8005486 <_write>
 80081a4:	1c43      	adds	r3, r0, #1
 80081a6:	d102      	bne.n	80081ae <_write_r+0x1e>
 80081a8:	682b      	ldr	r3, [r5, #0]
 80081aa:	b103      	cbz	r3, 80081ae <_write_r+0x1e>
 80081ac:	6023      	str	r3, [r4, #0]
 80081ae:	bd38      	pop	{r3, r4, r5, pc}
 80081b0:	2000071c 	.word	0x2000071c

080081b4 <__errno>:
 80081b4:	4b01      	ldr	r3, [pc, #4]	@ (80081bc <__errno+0x8>)
 80081b6:	6818      	ldr	r0, [r3, #0]
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	200000a0 	.word	0x200000a0

080081c0 <__libc_init_array>:
 80081c0:	b570      	push	{r4, r5, r6, lr}
 80081c2:	4d0d      	ldr	r5, [pc, #52]	@ (80081f8 <__libc_init_array+0x38>)
 80081c4:	4c0d      	ldr	r4, [pc, #52]	@ (80081fc <__libc_init_array+0x3c>)
 80081c6:	1b64      	subs	r4, r4, r5
 80081c8:	10a4      	asrs	r4, r4, #2
 80081ca:	2600      	movs	r6, #0
 80081cc:	42a6      	cmp	r6, r4
 80081ce:	d109      	bne.n	80081e4 <__libc_init_array+0x24>
 80081d0:	4d0b      	ldr	r5, [pc, #44]	@ (8008200 <__libc_init_array+0x40>)
 80081d2:	4c0c      	ldr	r4, [pc, #48]	@ (8008204 <__libc_init_array+0x44>)
 80081d4:	f000 fe1c 	bl	8008e10 <_init>
 80081d8:	1b64      	subs	r4, r4, r5
 80081da:	10a4      	asrs	r4, r4, #2
 80081dc:	2600      	movs	r6, #0
 80081de:	42a6      	cmp	r6, r4
 80081e0:	d105      	bne.n	80081ee <__libc_init_array+0x2e>
 80081e2:	bd70      	pop	{r4, r5, r6, pc}
 80081e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80081e8:	4798      	blx	r3
 80081ea:	3601      	adds	r6, #1
 80081ec:	e7ee      	b.n	80081cc <__libc_init_array+0xc>
 80081ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f2:	4798      	blx	r3
 80081f4:	3601      	adds	r6, #1
 80081f6:	e7f2      	b.n	80081de <__libc_init_array+0x1e>
 80081f8:	08009238 	.word	0x08009238
 80081fc:	08009238 	.word	0x08009238
 8008200:	08009238 	.word	0x08009238
 8008204:	0800923c 	.word	0x0800923c

08008208 <__retarget_lock_init_recursive>:
 8008208:	4770      	bx	lr

0800820a <__retarget_lock_acquire_recursive>:
 800820a:	4770      	bx	lr

0800820c <__retarget_lock_release_recursive>:
 800820c:	4770      	bx	lr

0800820e <memcpy>:
 800820e:	440a      	add	r2, r1
 8008210:	4291      	cmp	r1, r2
 8008212:	f100 33ff 	add.w	r3, r0, #4294967295
 8008216:	d100      	bne.n	800821a <memcpy+0xc>
 8008218:	4770      	bx	lr
 800821a:	b510      	push	{r4, lr}
 800821c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008220:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008224:	4291      	cmp	r1, r2
 8008226:	d1f9      	bne.n	800821c <memcpy+0xe>
 8008228:	bd10      	pop	{r4, pc}
	...

0800822c <_free_r>:
 800822c:	b538      	push	{r3, r4, r5, lr}
 800822e:	4605      	mov	r5, r0
 8008230:	2900      	cmp	r1, #0
 8008232:	d041      	beq.n	80082b8 <_free_r+0x8c>
 8008234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008238:	1f0c      	subs	r4, r1, #4
 800823a:	2b00      	cmp	r3, #0
 800823c:	bfb8      	it	lt
 800823e:	18e4      	addlt	r4, r4, r3
 8008240:	f7ff fd10 	bl	8007c64 <__malloc_lock>
 8008244:	4a1d      	ldr	r2, [pc, #116]	@ (80082bc <_free_r+0x90>)
 8008246:	6813      	ldr	r3, [r2, #0]
 8008248:	b933      	cbnz	r3, 8008258 <_free_r+0x2c>
 800824a:	6063      	str	r3, [r4, #4]
 800824c:	6014      	str	r4, [r2, #0]
 800824e:	4628      	mov	r0, r5
 8008250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008254:	f7ff bd0c 	b.w	8007c70 <__malloc_unlock>
 8008258:	42a3      	cmp	r3, r4
 800825a:	d908      	bls.n	800826e <_free_r+0x42>
 800825c:	6820      	ldr	r0, [r4, #0]
 800825e:	1821      	adds	r1, r4, r0
 8008260:	428b      	cmp	r3, r1
 8008262:	bf01      	itttt	eq
 8008264:	6819      	ldreq	r1, [r3, #0]
 8008266:	685b      	ldreq	r3, [r3, #4]
 8008268:	1809      	addeq	r1, r1, r0
 800826a:	6021      	streq	r1, [r4, #0]
 800826c:	e7ed      	b.n	800824a <_free_r+0x1e>
 800826e:	461a      	mov	r2, r3
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	b10b      	cbz	r3, 8008278 <_free_r+0x4c>
 8008274:	42a3      	cmp	r3, r4
 8008276:	d9fa      	bls.n	800826e <_free_r+0x42>
 8008278:	6811      	ldr	r1, [r2, #0]
 800827a:	1850      	adds	r0, r2, r1
 800827c:	42a0      	cmp	r0, r4
 800827e:	d10b      	bne.n	8008298 <_free_r+0x6c>
 8008280:	6820      	ldr	r0, [r4, #0]
 8008282:	4401      	add	r1, r0
 8008284:	1850      	adds	r0, r2, r1
 8008286:	4283      	cmp	r3, r0
 8008288:	6011      	str	r1, [r2, #0]
 800828a:	d1e0      	bne.n	800824e <_free_r+0x22>
 800828c:	6818      	ldr	r0, [r3, #0]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	6053      	str	r3, [r2, #4]
 8008292:	4408      	add	r0, r1
 8008294:	6010      	str	r0, [r2, #0]
 8008296:	e7da      	b.n	800824e <_free_r+0x22>
 8008298:	d902      	bls.n	80082a0 <_free_r+0x74>
 800829a:	230c      	movs	r3, #12
 800829c:	602b      	str	r3, [r5, #0]
 800829e:	e7d6      	b.n	800824e <_free_r+0x22>
 80082a0:	6820      	ldr	r0, [r4, #0]
 80082a2:	1821      	adds	r1, r4, r0
 80082a4:	428b      	cmp	r3, r1
 80082a6:	bf04      	itt	eq
 80082a8:	6819      	ldreq	r1, [r3, #0]
 80082aa:	685b      	ldreq	r3, [r3, #4]
 80082ac:	6063      	str	r3, [r4, #4]
 80082ae:	bf04      	itt	eq
 80082b0:	1809      	addeq	r1, r1, r0
 80082b2:	6021      	streq	r1, [r4, #0]
 80082b4:	6054      	str	r4, [r2, #4]
 80082b6:	e7ca      	b.n	800824e <_free_r+0x22>
 80082b8:	bd38      	pop	{r3, r4, r5, pc}
 80082ba:	bf00      	nop
 80082bc:	200005dc 	.word	0x200005dc

080082c0 <__ssputs_r>:
 80082c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082c4:	688e      	ldr	r6, [r1, #8]
 80082c6:	461f      	mov	r7, r3
 80082c8:	42be      	cmp	r6, r7
 80082ca:	680b      	ldr	r3, [r1, #0]
 80082cc:	4682      	mov	sl, r0
 80082ce:	460c      	mov	r4, r1
 80082d0:	4690      	mov	r8, r2
 80082d2:	d82d      	bhi.n	8008330 <__ssputs_r+0x70>
 80082d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80082dc:	d026      	beq.n	800832c <__ssputs_r+0x6c>
 80082de:	6965      	ldr	r5, [r4, #20]
 80082e0:	6909      	ldr	r1, [r1, #16]
 80082e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082e6:	eba3 0901 	sub.w	r9, r3, r1
 80082ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082ee:	1c7b      	adds	r3, r7, #1
 80082f0:	444b      	add	r3, r9
 80082f2:	106d      	asrs	r5, r5, #1
 80082f4:	429d      	cmp	r5, r3
 80082f6:	bf38      	it	cc
 80082f8:	461d      	movcc	r5, r3
 80082fa:	0553      	lsls	r3, r2, #21
 80082fc:	d527      	bpl.n	800834e <__ssputs_r+0x8e>
 80082fe:	4629      	mov	r1, r5
 8008300:	f7ff fc30 	bl	8007b64 <_malloc_r>
 8008304:	4606      	mov	r6, r0
 8008306:	b360      	cbz	r0, 8008362 <__ssputs_r+0xa2>
 8008308:	6921      	ldr	r1, [r4, #16]
 800830a:	464a      	mov	r2, r9
 800830c:	f7ff ff7f 	bl	800820e <memcpy>
 8008310:	89a3      	ldrh	r3, [r4, #12]
 8008312:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800831a:	81a3      	strh	r3, [r4, #12]
 800831c:	6126      	str	r6, [r4, #16]
 800831e:	6165      	str	r5, [r4, #20]
 8008320:	444e      	add	r6, r9
 8008322:	eba5 0509 	sub.w	r5, r5, r9
 8008326:	6026      	str	r6, [r4, #0]
 8008328:	60a5      	str	r5, [r4, #8]
 800832a:	463e      	mov	r6, r7
 800832c:	42be      	cmp	r6, r7
 800832e:	d900      	bls.n	8008332 <__ssputs_r+0x72>
 8008330:	463e      	mov	r6, r7
 8008332:	6820      	ldr	r0, [r4, #0]
 8008334:	4632      	mov	r2, r6
 8008336:	4641      	mov	r1, r8
 8008338:	f000 fcf8 	bl	8008d2c <memmove>
 800833c:	68a3      	ldr	r3, [r4, #8]
 800833e:	1b9b      	subs	r3, r3, r6
 8008340:	60a3      	str	r3, [r4, #8]
 8008342:	6823      	ldr	r3, [r4, #0]
 8008344:	4433      	add	r3, r6
 8008346:	6023      	str	r3, [r4, #0]
 8008348:	2000      	movs	r0, #0
 800834a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800834e:	462a      	mov	r2, r5
 8008350:	f000 fd28 	bl	8008da4 <_realloc_r>
 8008354:	4606      	mov	r6, r0
 8008356:	2800      	cmp	r0, #0
 8008358:	d1e0      	bne.n	800831c <__ssputs_r+0x5c>
 800835a:	6921      	ldr	r1, [r4, #16]
 800835c:	4650      	mov	r0, sl
 800835e:	f7ff ff65 	bl	800822c <_free_r>
 8008362:	230c      	movs	r3, #12
 8008364:	f8ca 3000 	str.w	r3, [sl]
 8008368:	89a3      	ldrh	r3, [r4, #12]
 800836a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800836e:	81a3      	strh	r3, [r4, #12]
 8008370:	f04f 30ff 	mov.w	r0, #4294967295
 8008374:	e7e9      	b.n	800834a <__ssputs_r+0x8a>
	...

08008378 <_svfiprintf_r>:
 8008378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800837c:	4698      	mov	r8, r3
 800837e:	898b      	ldrh	r3, [r1, #12]
 8008380:	061b      	lsls	r3, r3, #24
 8008382:	b09d      	sub	sp, #116	@ 0x74
 8008384:	4607      	mov	r7, r0
 8008386:	460d      	mov	r5, r1
 8008388:	4614      	mov	r4, r2
 800838a:	d510      	bpl.n	80083ae <_svfiprintf_r+0x36>
 800838c:	690b      	ldr	r3, [r1, #16]
 800838e:	b973      	cbnz	r3, 80083ae <_svfiprintf_r+0x36>
 8008390:	2140      	movs	r1, #64	@ 0x40
 8008392:	f7ff fbe7 	bl	8007b64 <_malloc_r>
 8008396:	6028      	str	r0, [r5, #0]
 8008398:	6128      	str	r0, [r5, #16]
 800839a:	b930      	cbnz	r0, 80083aa <_svfiprintf_r+0x32>
 800839c:	230c      	movs	r3, #12
 800839e:	603b      	str	r3, [r7, #0]
 80083a0:	f04f 30ff 	mov.w	r0, #4294967295
 80083a4:	b01d      	add	sp, #116	@ 0x74
 80083a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083aa:	2340      	movs	r3, #64	@ 0x40
 80083ac:	616b      	str	r3, [r5, #20]
 80083ae:	2300      	movs	r3, #0
 80083b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b2:	2320      	movs	r3, #32
 80083b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80083bc:	2330      	movs	r3, #48	@ 0x30
 80083be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800855c <_svfiprintf_r+0x1e4>
 80083c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083c6:	f04f 0901 	mov.w	r9, #1
 80083ca:	4623      	mov	r3, r4
 80083cc:	469a      	mov	sl, r3
 80083ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083d2:	b10a      	cbz	r2, 80083d8 <_svfiprintf_r+0x60>
 80083d4:	2a25      	cmp	r2, #37	@ 0x25
 80083d6:	d1f9      	bne.n	80083cc <_svfiprintf_r+0x54>
 80083d8:	ebba 0b04 	subs.w	fp, sl, r4
 80083dc:	d00b      	beq.n	80083f6 <_svfiprintf_r+0x7e>
 80083de:	465b      	mov	r3, fp
 80083e0:	4622      	mov	r2, r4
 80083e2:	4629      	mov	r1, r5
 80083e4:	4638      	mov	r0, r7
 80083e6:	f7ff ff6b 	bl	80082c0 <__ssputs_r>
 80083ea:	3001      	adds	r0, #1
 80083ec:	f000 80a7 	beq.w	800853e <_svfiprintf_r+0x1c6>
 80083f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083f2:	445a      	add	r2, fp
 80083f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80083f6:	f89a 3000 	ldrb.w	r3, [sl]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 809f 	beq.w	800853e <_svfiprintf_r+0x1c6>
 8008400:	2300      	movs	r3, #0
 8008402:	f04f 32ff 	mov.w	r2, #4294967295
 8008406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800840a:	f10a 0a01 	add.w	sl, sl, #1
 800840e:	9304      	str	r3, [sp, #16]
 8008410:	9307      	str	r3, [sp, #28]
 8008412:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008416:	931a      	str	r3, [sp, #104]	@ 0x68
 8008418:	4654      	mov	r4, sl
 800841a:	2205      	movs	r2, #5
 800841c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008420:	484e      	ldr	r0, [pc, #312]	@ (800855c <_svfiprintf_r+0x1e4>)
 8008422:	f7f7 fee5 	bl	80001f0 <memchr>
 8008426:	9a04      	ldr	r2, [sp, #16]
 8008428:	b9d8      	cbnz	r0, 8008462 <_svfiprintf_r+0xea>
 800842a:	06d0      	lsls	r0, r2, #27
 800842c:	bf44      	itt	mi
 800842e:	2320      	movmi	r3, #32
 8008430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008434:	0711      	lsls	r1, r2, #28
 8008436:	bf44      	itt	mi
 8008438:	232b      	movmi	r3, #43	@ 0x2b
 800843a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800843e:	f89a 3000 	ldrb.w	r3, [sl]
 8008442:	2b2a      	cmp	r3, #42	@ 0x2a
 8008444:	d015      	beq.n	8008472 <_svfiprintf_r+0xfa>
 8008446:	9a07      	ldr	r2, [sp, #28]
 8008448:	4654      	mov	r4, sl
 800844a:	2000      	movs	r0, #0
 800844c:	f04f 0c0a 	mov.w	ip, #10
 8008450:	4621      	mov	r1, r4
 8008452:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008456:	3b30      	subs	r3, #48	@ 0x30
 8008458:	2b09      	cmp	r3, #9
 800845a:	d94b      	bls.n	80084f4 <_svfiprintf_r+0x17c>
 800845c:	b1b0      	cbz	r0, 800848c <_svfiprintf_r+0x114>
 800845e:	9207      	str	r2, [sp, #28]
 8008460:	e014      	b.n	800848c <_svfiprintf_r+0x114>
 8008462:	eba0 0308 	sub.w	r3, r0, r8
 8008466:	fa09 f303 	lsl.w	r3, r9, r3
 800846a:	4313      	orrs	r3, r2
 800846c:	9304      	str	r3, [sp, #16]
 800846e:	46a2      	mov	sl, r4
 8008470:	e7d2      	b.n	8008418 <_svfiprintf_r+0xa0>
 8008472:	9b03      	ldr	r3, [sp, #12]
 8008474:	1d19      	adds	r1, r3, #4
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	9103      	str	r1, [sp, #12]
 800847a:	2b00      	cmp	r3, #0
 800847c:	bfbb      	ittet	lt
 800847e:	425b      	neglt	r3, r3
 8008480:	f042 0202 	orrlt.w	r2, r2, #2
 8008484:	9307      	strge	r3, [sp, #28]
 8008486:	9307      	strlt	r3, [sp, #28]
 8008488:	bfb8      	it	lt
 800848a:	9204      	strlt	r2, [sp, #16]
 800848c:	7823      	ldrb	r3, [r4, #0]
 800848e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008490:	d10a      	bne.n	80084a8 <_svfiprintf_r+0x130>
 8008492:	7863      	ldrb	r3, [r4, #1]
 8008494:	2b2a      	cmp	r3, #42	@ 0x2a
 8008496:	d132      	bne.n	80084fe <_svfiprintf_r+0x186>
 8008498:	9b03      	ldr	r3, [sp, #12]
 800849a:	1d1a      	adds	r2, r3, #4
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	9203      	str	r2, [sp, #12]
 80084a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084a4:	3402      	adds	r4, #2
 80084a6:	9305      	str	r3, [sp, #20]
 80084a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800856c <_svfiprintf_r+0x1f4>
 80084ac:	7821      	ldrb	r1, [r4, #0]
 80084ae:	2203      	movs	r2, #3
 80084b0:	4650      	mov	r0, sl
 80084b2:	f7f7 fe9d 	bl	80001f0 <memchr>
 80084b6:	b138      	cbz	r0, 80084c8 <_svfiprintf_r+0x150>
 80084b8:	9b04      	ldr	r3, [sp, #16]
 80084ba:	eba0 000a 	sub.w	r0, r0, sl
 80084be:	2240      	movs	r2, #64	@ 0x40
 80084c0:	4082      	lsls	r2, r0
 80084c2:	4313      	orrs	r3, r2
 80084c4:	3401      	adds	r4, #1
 80084c6:	9304      	str	r3, [sp, #16]
 80084c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084cc:	4824      	ldr	r0, [pc, #144]	@ (8008560 <_svfiprintf_r+0x1e8>)
 80084ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084d2:	2206      	movs	r2, #6
 80084d4:	f7f7 fe8c 	bl	80001f0 <memchr>
 80084d8:	2800      	cmp	r0, #0
 80084da:	d036      	beq.n	800854a <_svfiprintf_r+0x1d2>
 80084dc:	4b21      	ldr	r3, [pc, #132]	@ (8008564 <_svfiprintf_r+0x1ec>)
 80084de:	bb1b      	cbnz	r3, 8008528 <_svfiprintf_r+0x1b0>
 80084e0:	9b03      	ldr	r3, [sp, #12]
 80084e2:	3307      	adds	r3, #7
 80084e4:	f023 0307 	bic.w	r3, r3, #7
 80084e8:	3308      	adds	r3, #8
 80084ea:	9303      	str	r3, [sp, #12]
 80084ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ee:	4433      	add	r3, r6
 80084f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80084f2:	e76a      	b.n	80083ca <_svfiprintf_r+0x52>
 80084f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80084f8:	460c      	mov	r4, r1
 80084fa:	2001      	movs	r0, #1
 80084fc:	e7a8      	b.n	8008450 <_svfiprintf_r+0xd8>
 80084fe:	2300      	movs	r3, #0
 8008500:	3401      	adds	r4, #1
 8008502:	9305      	str	r3, [sp, #20]
 8008504:	4619      	mov	r1, r3
 8008506:	f04f 0c0a 	mov.w	ip, #10
 800850a:	4620      	mov	r0, r4
 800850c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008510:	3a30      	subs	r2, #48	@ 0x30
 8008512:	2a09      	cmp	r2, #9
 8008514:	d903      	bls.n	800851e <_svfiprintf_r+0x1a6>
 8008516:	2b00      	cmp	r3, #0
 8008518:	d0c6      	beq.n	80084a8 <_svfiprintf_r+0x130>
 800851a:	9105      	str	r1, [sp, #20]
 800851c:	e7c4      	b.n	80084a8 <_svfiprintf_r+0x130>
 800851e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008522:	4604      	mov	r4, r0
 8008524:	2301      	movs	r3, #1
 8008526:	e7f0      	b.n	800850a <_svfiprintf_r+0x192>
 8008528:	ab03      	add	r3, sp, #12
 800852a:	9300      	str	r3, [sp, #0]
 800852c:	462a      	mov	r2, r5
 800852e:	4b0e      	ldr	r3, [pc, #56]	@ (8008568 <_svfiprintf_r+0x1f0>)
 8008530:	a904      	add	r1, sp, #16
 8008532:	4638      	mov	r0, r7
 8008534:	f3af 8000 	nop.w
 8008538:	1c42      	adds	r2, r0, #1
 800853a:	4606      	mov	r6, r0
 800853c:	d1d6      	bne.n	80084ec <_svfiprintf_r+0x174>
 800853e:	89ab      	ldrh	r3, [r5, #12]
 8008540:	065b      	lsls	r3, r3, #25
 8008542:	f53f af2d 	bmi.w	80083a0 <_svfiprintf_r+0x28>
 8008546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008548:	e72c      	b.n	80083a4 <_svfiprintf_r+0x2c>
 800854a:	ab03      	add	r3, sp, #12
 800854c:	9300      	str	r3, [sp, #0]
 800854e:	462a      	mov	r2, r5
 8008550:	4b05      	ldr	r3, [pc, #20]	@ (8008568 <_svfiprintf_r+0x1f0>)
 8008552:	a904      	add	r1, sp, #16
 8008554:	4638      	mov	r0, r7
 8008556:	f000 f9bb 	bl	80088d0 <_printf_i>
 800855a:	e7ed      	b.n	8008538 <_svfiprintf_r+0x1c0>
 800855c:	080091fc 	.word	0x080091fc
 8008560:	08009206 	.word	0x08009206
 8008564:	00000000 	.word	0x00000000
 8008568:	080082c1 	.word	0x080082c1
 800856c:	08009202 	.word	0x08009202

08008570 <__sfputc_r>:
 8008570:	6893      	ldr	r3, [r2, #8]
 8008572:	3b01      	subs	r3, #1
 8008574:	2b00      	cmp	r3, #0
 8008576:	b410      	push	{r4}
 8008578:	6093      	str	r3, [r2, #8]
 800857a:	da08      	bge.n	800858e <__sfputc_r+0x1e>
 800857c:	6994      	ldr	r4, [r2, #24]
 800857e:	42a3      	cmp	r3, r4
 8008580:	db01      	blt.n	8008586 <__sfputc_r+0x16>
 8008582:	290a      	cmp	r1, #10
 8008584:	d103      	bne.n	800858e <__sfputc_r+0x1e>
 8008586:	f85d 4b04 	ldr.w	r4, [sp], #4
 800858a:	f7ff bd20 	b.w	8007fce <__swbuf_r>
 800858e:	6813      	ldr	r3, [r2, #0]
 8008590:	1c58      	adds	r0, r3, #1
 8008592:	6010      	str	r0, [r2, #0]
 8008594:	7019      	strb	r1, [r3, #0]
 8008596:	4608      	mov	r0, r1
 8008598:	f85d 4b04 	ldr.w	r4, [sp], #4
 800859c:	4770      	bx	lr

0800859e <__sfputs_r>:
 800859e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a0:	4606      	mov	r6, r0
 80085a2:	460f      	mov	r7, r1
 80085a4:	4614      	mov	r4, r2
 80085a6:	18d5      	adds	r5, r2, r3
 80085a8:	42ac      	cmp	r4, r5
 80085aa:	d101      	bne.n	80085b0 <__sfputs_r+0x12>
 80085ac:	2000      	movs	r0, #0
 80085ae:	e007      	b.n	80085c0 <__sfputs_r+0x22>
 80085b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085b4:	463a      	mov	r2, r7
 80085b6:	4630      	mov	r0, r6
 80085b8:	f7ff ffda 	bl	8008570 <__sfputc_r>
 80085bc:	1c43      	adds	r3, r0, #1
 80085be:	d1f3      	bne.n	80085a8 <__sfputs_r+0xa>
 80085c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080085c4 <_vfiprintf_r>:
 80085c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c8:	460d      	mov	r5, r1
 80085ca:	b09d      	sub	sp, #116	@ 0x74
 80085cc:	4614      	mov	r4, r2
 80085ce:	4698      	mov	r8, r3
 80085d0:	4606      	mov	r6, r0
 80085d2:	b118      	cbz	r0, 80085dc <_vfiprintf_r+0x18>
 80085d4:	6a03      	ldr	r3, [r0, #32]
 80085d6:	b90b      	cbnz	r3, 80085dc <_vfiprintf_r+0x18>
 80085d8:	f7ff fbdc 	bl	8007d94 <__sinit>
 80085dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085de:	07d9      	lsls	r1, r3, #31
 80085e0:	d405      	bmi.n	80085ee <_vfiprintf_r+0x2a>
 80085e2:	89ab      	ldrh	r3, [r5, #12]
 80085e4:	059a      	lsls	r2, r3, #22
 80085e6:	d402      	bmi.n	80085ee <_vfiprintf_r+0x2a>
 80085e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085ea:	f7ff fe0e 	bl	800820a <__retarget_lock_acquire_recursive>
 80085ee:	89ab      	ldrh	r3, [r5, #12]
 80085f0:	071b      	lsls	r3, r3, #28
 80085f2:	d501      	bpl.n	80085f8 <_vfiprintf_r+0x34>
 80085f4:	692b      	ldr	r3, [r5, #16]
 80085f6:	b99b      	cbnz	r3, 8008620 <_vfiprintf_r+0x5c>
 80085f8:	4629      	mov	r1, r5
 80085fa:	4630      	mov	r0, r6
 80085fc:	f7ff fd26 	bl	800804c <__swsetup_r>
 8008600:	b170      	cbz	r0, 8008620 <_vfiprintf_r+0x5c>
 8008602:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008604:	07dc      	lsls	r4, r3, #31
 8008606:	d504      	bpl.n	8008612 <_vfiprintf_r+0x4e>
 8008608:	f04f 30ff 	mov.w	r0, #4294967295
 800860c:	b01d      	add	sp, #116	@ 0x74
 800860e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008612:	89ab      	ldrh	r3, [r5, #12]
 8008614:	0598      	lsls	r0, r3, #22
 8008616:	d4f7      	bmi.n	8008608 <_vfiprintf_r+0x44>
 8008618:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800861a:	f7ff fdf7 	bl	800820c <__retarget_lock_release_recursive>
 800861e:	e7f3      	b.n	8008608 <_vfiprintf_r+0x44>
 8008620:	2300      	movs	r3, #0
 8008622:	9309      	str	r3, [sp, #36]	@ 0x24
 8008624:	2320      	movs	r3, #32
 8008626:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800862a:	f8cd 800c 	str.w	r8, [sp, #12]
 800862e:	2330      	movs	r3, #48	@ 0x30
 8008630:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80087e0 <_vfiprintf_r+0x21c>
 8008634:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008638:	f04f 0901 	mov.w	r9, #1
 800863c:	4623      	mov	r3, r4
 800863e:	469a      	mov	sl, r3
 8008640:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008644:	b10a      	cbz	r2, 800864a <_vfiprintf_r+0x86>
 8008646:	2a25      	cmp	r2, #37	@ 0x25
 8008648:	d1f9      	bne.n	800863e <_vfiprintf_r+0x7a>
 800864a:	ebba 0b04 	subs.w	fp, sl, r4
 800864e:	d00b      	beq.n	8008668 <_vfiprintf_r+0xa4>
 8008650:	465b      	mov	r3, fp
 8008652:	4622      	mov	r2, r4
 8008654:	4629      	mov	r1, r5
 8008656:	4630      	mov	r0, r6
 8008658:	f7ff ffa1 	bl	800859e <__sfputs_r>
 800865c:	3001      	adds	r0, #1
 800865e:	f000 80a7 	beq.w	80087b0 <_vfiprintf_r+0x1ec>
 8008662:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008664:	445a      	add	r2, fp
 8008666:	9209      	str	r2, [sp, #36]	@ 0x24
 8008668:	f89a 3000 	ldrb.w	r3, [sl]
 800866c:	2b00      	cmp	r3, #0
 800866e:	f000 809f 	beq.w	80087b0 <_vfiprintf_r+0x1ec>
 8008672:	2300      	movs	r3, #0
 8008674:	f04f 32ff 	mov.w	r2, #4294967295
 8008678:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800867c:	f10a 0a01 	add.w	sl, sl, #1
 8008680:	9304      	str	r3, [sp, #16]
 8008682:	9307      	str	r3, [sp, #28]
 8008684:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008688:	931a      	str	r3, [sp, #104]	@ 0x68
 800868a:	4654      	mov	r4, sl
 800868c:	2205      	movs	r2, #5
 800868e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008692:	4853      	ldr	r0, [pc, #332]	@ (80087e0 <_vfiprintf_r+0x21c>)
 8008694:	f7f7 fdac 	bl	80001f0 <memchr>
 8008698:	9a04      	ldr	r2, [sp, #16]
 800869a:	b9d8      	cbnz	r0, 80086d4 <_vfiprintf_r+0x110>
 800869c:	06d1      	lsls	r1, r2, #27
 800869e:	bf44      	itt	mi
 80086a0:	2320      	movmi	r3, #32
 80086a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086a6:	0713      	lsls	r3, r2, #28
 80086a8:	bf44      	itt	mi
 80086aa:	232b      	movmi	r3, #43	@ 0x2b
 80086ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086b0:	f89a 3000 	ldrb.w	r3, [sl]
 80086b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80086b6:	d015      	beq.n	80086e4 <_vfiprintf_r+0x120>
 80086b8:	9a07      	ldr	r2, [sp, #28]
 80086ba:	4654      	mov	r4, sl
 80086bc:	2000      	movs	r0, #0
 80086be:	f04f 0c0a 	mov.w	ip, #10
 80086c2:	4621      	mov	r1, r4
 80086c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086c8:	3b30      	subs	r3, #48	@ 0x30
 80086ca:	2b09      	cmp	r3, #9
 80086cc:	d94b      	bls.n	8008766 <_vfiprintf_r+0x1a2>
 80086ce:	b1b0      	cbz	r0, 80086fe <_vfiprintf_r+0x13a>
 80086d0:	9207      	str	r2, [sp, #28]
 80086d2:	e014      	b.n	80086fe <_vfiprintf_r+0x13a>
 80086d4:	eba0 0308 	sub.w	r3, r0, r8
 80086d8:	fa09 f303 	lsl.w	r3, r9, r3
 80086dc:	4313      	orrs	r3, r2
 80086de:	9304      	str	r3, [sp, #16]
 80086e0:	46a2      	mov	sl, r4
 80086e2:	e7d2      	b.n	800868a <_vfiprintf_r+0xc6>
 80086e4:	9b03      	ldr	r3, [sp, #12]
 80086e6:	1d19      	adds	r1, r3, #4
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	9103      	str	r1, [sp, #12]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	bfbb      	ittet	lt
 80086f0:	425b      	neglt	r3, r3
 80086f2:	f042 0202 	orrlt.w	r2, r2, #2
 80086f6:	9307      	strge	r3, [sp, #28]
 80086f8:	9307      	strlt	r3, [sp, #28]
 80086fa:	bfb8      	it	lt
 80086fc:	9204      	strlt	r2, [sp, #16]
 80086fe:	7823      	ldrb	r3, [r4, #0]
 8008700:	2b2e      	cmp	r3, #46	@ 0x2e
 8008702:	d10a      	bne.n	800871a <_vfiprintf_r+0x156>
 8008704:	7863      	ldrb	r3, [r4, #1]
 8008706:	2b2a      	cmp	r3, #42	@ 0x2a
 8008708:	d132      	bne.n	8008770 <_vfiprintf_r+0x1ac>
 800870a:	9b03      	ldr	r3, [sp, #12]
 800870c:	1d1a      	adds	r2, r3, #4
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	9203      	str	r2, [sp, #12]
 8008712:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008716:	3402      	adds	r4, #2
 8008718:	9305      	str	r3, [sp, #20]
 800871a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80087f0 <_vfiprintf_r+0x22c>
 800871e:	7821      	ldrb	r1, [r4, #0]
 8008720:	2203      	movs	r2, #3
 8008722:	4650      	mov	r0, sl
 8008724:	f7f7 fd64 	bl	80001f0 <memchr>
 8008728:	b138      	cbz	r0, 800873a <_vfiprintf_r+0x176>
 800872a:	9b04      	ldr	r3, [sp, #16]
 800872c:	eba0 000a 	sub.w	r0, r0, sl
 8008730:	2240      	movs	r2, #64	@ 0x40
 8008732:	4082      	lsls	r2, r0
 8008734:	4313      	orrs	r3, r2
 8008736:	3401      	adds	r4, #1
 8008738:	9304      	str	r3, [sp, #16]
 800873a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800873e:	4829      	ldr	r0, [pc, #164]	@ (80087e4 <_vfiprintf_r+0x220>)
 8008740:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008744:	2206      	movs	r2, #6
 8008746:	f7f7 fd53 	bl	80001f0 <memchr>
 800874a:	2800      	cmp	r0, #0
 800874c:	d03f      	beq.n	80087ce <_vfiprintf_r+0x20a>
 800874e:	4b26      	ldr	r3, [pc, #152]	@ (80087e8 <_vfiprintf_r+0x224>)
 8008750:	bb1b      	cbnz	r3, 800879a <_vfiprintf_r+0x1d6>
 8008752:	9b03      	ldr	r3, [sp, #12]
 8008754:	3307      	adds	r3, #7
 8008756:	f023 0307 	bic.w	r3, r3, #7
 800875a:	3308      	adds	r3, #8
 800875c:	9303      	str	r3, [sp, #12]
 800875e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008760:	443b      	add	r3, r7
 8008762:	9309      	str	r3, [sp, #36]	@ 0x24
 8008764:	e76a      	b.n	800863c <_vfiprintf_r+0x78>
 8008766:	fb0c 3202 	mla	r2, ip, r2, r3
 800876a:	460c      	mov	r4, r1
 800876c:	2001      	movs	r0, #1
 800876e:	e7a8      	b.n	80086c2 <_vfiprintf_r+0xfe>
 8008770:	2300      	movs	r3, #0
 8008772:	3401      	adds	r4, #1
 8008774:	9305      	str	r3, [sp, #20]
 8008776:	4619      	mov	r1, r3
 8008778:	f04f 0c0a 	mov.w	ip, #10
 800877c:	4620      	mov	r0, r4
 800877e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008782:	3a30      	subs	r2, #48	@ 0x30
 8008784:	2a09      	cmp	r2, #9
 8008786:	d903      	bls.n	8008790 <_vfiprintf_r+0x1cc>
 8008788:	2b00      	cmp	r3, #0
 800878a:	d0c6      	beq.n	800871a <_vfiprintf_r+0x156>
 800878c:	9105      	str	r1, [sp, #20]
 800878e:	e7c4      	b.n	800871a <_vfiprintf_r+0x156>
 8008790:	fb0c 2101 	mla	r1, ip, r1, r2
 8008794:	4604      	mov	r4, r0
 8008796:	2301      	movs	r3, #1
 8008798:	e7f0      	b.n	800877c <_vfiprintf_r+0x1b8>
 800879a:	ab03      	add	r3, sp, #12
 800879c:	9300      	str	r3, [sp, #0]
 800879e:	462a      	mov	r2, r5
 80087a0:	4b12      	ldr	r3, [pc, #72]	@ (80087ec <_vfiprintf_r+0x228>)
 80087a2:	a904      	add	r1, sp, #16
 80087a4:	4630      	mov	r0, r6
 80087a6:	f3af 8000 	nop.w
 80087aa:	4607      	mov	r7, r0
 80087ac:	1c78      	adds	r0, r7, #1
 80087ae:	d1d6      	bne.n	800875e <_vfiprintf_r+0x19a>
 80087b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087b2:	07d9      	lsls	r1, r3, #31
 80087b4:	d405      	bmi.n	80087c2 <_vfiprintf_r+0x1fe>
 80087b6:	89ab      	ldrh	r3, [r5, #12]
 80087b8:	059a      	lsls	r2, r3, #22
 80087ba:	d402      	bmi.n	80087c2 <_vfiprintf_r+0x1fe>
 80087bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087be:	f7ff fd25 	bl	800820c <__retarget_lock_release_recursive>
 80087c2:	89ab      	ldrh	r3, [r5, #12]
 80087c4:	065b      	lsls	r3, r3, #25
 80087c6:	f53f af1f 	bmi.w	8008608 <_vfiprintf_r+0x44>
 80087ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087cc:	e71e      	b.n	800860c <_vfiprintf_r+0x48>
 80087ce:	ab03      	add	r3, sp, #12
 80087d0:	9300      	str	r3, [sp, #0]
 80087d2:	462a      	mov	r2, r5
 80087d4:	4b05      	ldr	r3, [pc, #20]	@ (80087ec <_vfiprintf_r+0x228>)
 80087d6:	a904      	add	r1, sp, #16
 80087d8:	4630      	mov	r0, r6
 80087da:	f000 f879 	bl	80088d0 <_printf_i>
 80087de:	e7e4      	b.n	80087aa <_vfiprintf_r+0x1e6>
 80087e0:	080091fc 	.word	0x080091fc
 80087e4:	08009206 	.word	0x08009206
 80087e8:	00000000 	.word	0x00000000
 80087ec:	0800859f 	.word	0x0800859f
 80087f0:	08009202 	.word	0x08009202

080087f4 <_printf_common>:
 80087f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f8:	4616      	mov	r6, r2
 80087fa:	4698      	mov	r8, r3
 80087fc:	688a      	ldr	r2, [r1, #8]
 80087fe:	690b      	ldr	r3, [r1, #16]
 8008800:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008804:	4293      	cmp	r3, r2
 8008806:	bfb8      	it	lt
 8008808:	4613      	movlt	r3, r2
 800880a:	6033      	str	r3, [r6, #0]
 800880c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008810:	4607      	mov	r7, r0
 8008812:	460c      	mov	r4, r1
 8008814:	b10a      	cbz	r2, 800881a <_printf_common+0x26>
 8008816:	3301      	adds	r3, #1
 8008818:	6033      	str	r3, [r6, #0]
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	0699      	lsls	r1, r3, #26
 800881e:	bf42      	ittt	mi
 8008820:	6833      	ldrmi	r3, [r6, #0]
 8008822:	3302      	addmi	r3, #2
 8008824:	6033      	strmi	r3, [r6, #0]
 8008826:	6825      	ldr	r5, [r4, #0]
 8008828:	f015 0506 	ands.w	r5, r5, #6
 800882c:	d106      	bne.n	800883c <_printf_common+0x48>
 800882e:	f104 0a19 	add.w	sl, r4, #25
 8008832:	68e3      	ldr	r3, [r4, #12]
 8008834:	6832      	ldr	r2, [r6, #0]
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	42ab      	cmp	r3, r5
 800883a:	dc26      	bgt.n	800888a <_printf_common+0x96>
 800883c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008840:	6822      	ldr	r2, [r4, #0]
 8008842:	3b00      	subs	r3, #0
 8008844:	bf18      	it	ne
 8008846:	2301      	movne	r3, #1
 8008848:	0692      	lsls	r2, r2, #26
 800884a:	d42b      	bmi.n	80088a4 <_printf_common+0xb0>
 800884c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008850:	4641      	mov	r1, r8
 8008852:	4638      	mov	r0, r7
 8008854:	47c8      	blx	r9
 8008856:	3001      	adds	r0, #1
 8008858:	d01e      	beq.n	8008898 <_printf_common+0xa4>
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	6922      	ldr	r2, [r4, #16]
 800885e:	f003 0306 	and.w	r3, r3, #6
 8008862:	2b04      	cmp	r3, #4
 8008864:	bf02      	ittt	eq
 8008866:	68e5      	ldreq	r5, [r4, #12]
 8008868:	6833      	ldreq	r3, [r6, #0]
 800886a:	1aed      	subeq	r5, r5, r3
 800886c:	68a3      	ldr	r3, [r4, #8]
 800886e:	bf0c      	ite	eq
 8008870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008874:	2500      	movne	r5, #0
 8008876:	4293      	cmp	r3, r2
 8008878:	bfc4      	itt	gt
 800887a:	1a9b      	subgt	r3, r3, r2
 800887c:	18ed      	addgt	r5, r5, r3
 800887e:	2600      	movs	r6, #0
 8008880:	341a      	adds	r4, #26
 8008882:	42b5      	cmp	r5, r6
 8008884:	d11a      	bne.n	80088bc <_printf_common+0xc8>
 8008886:	2000      	movs	r0, #0
 8008888:	e008      	b.n	800889c <_printf_common+0xa8>
 800888a:	2301      	movs	r3, #1
 800888c:	4652      	mov	r2, sl
 800888e:	4641      	mov	r1, r8
 8008890:	4638      	mov	r0, r7
 8008892:	47c8      	blx	r9
 8008894:	3001      	adds	r0, #1
 8008896:	d103      	bne.n	80088a0 <_printf_common+0xac>
 8008898:	f04f 30ff 	mov.w	r0, #4294967295
 800889c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a0:	3501      	adds	r5, #1
 80088a2:	e7c6      	b.n	8008832 <_printf_common+0x3e>
 80088a4:	18e1      	adds	r1, r4, r3
 80088a6:	1c5a      	adds	r2, r3, #1
 80088a8:	2030      	movs	r0, #48	@ 0x30
 80088aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80088ae:	4422      	add	r2, r4
 80088b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80088b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80088b8:	3302      	adds	r3, #2
 80088ba:	e7c7      	b.n	800884c <_printf_common+0x58>
 80088bc:	2301      	movs	r3, #1
 80088be:	4622      	mov	r2, r4
 80088c0:	4641      	mov	r1, r8
 80088c2:	4638      	mov	r0, r7
 80088c4:	47c8      	blx	r9
 80088c6:	3001      	adds	r0, #1
 80088c8:	d0e6      	beq.n	8008898 <_printf_common+0xa4>
 80088ca:	3601      	adds	r6, #1
 80088cc:	e7d9      	b.n	8008882 <_printf_common+0x8e>
	...

080088d0 <_printf_i>:
 80088d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088d4:	7e0f      	ldrb	r7, [r1, #24]
 80088d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80088d8:	2f78      	cmp	r7, #120	@ 0x78
 80088da:	4691      	mov	r9, r2
 80088dc:	4680      	mov	r8, r0
 80088de:	460c      	mov	r4, r1
 80088e0:	469a      	mov	sl, r3
 80088e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80088e6:	d807      	bhi.n	80088f8 <_printf_i+0x28>
 80088e8:	2f62      	cmp	r7, #98	@ 0x62
 80088ea:	d80a      	bhi.n	8008902 <_printf_i+0x32>
 80088ec:	2f00      	cmp	r7, #0
 80088ee:	f000 80d2 	beq.w	8008a96 <_printf_i+0x1c6>
 80088f2:	2f58      	cmp	r7, #88	@ 0x58
 80088f4:	f000 80b9 	beq.w	8008a6a <_printf_i+0x19a>
 80088f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008900:	e03a      	b.n	8008978 <_printf_i+0xa8>
 8008902:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008906:	2b15      	cmp	r3, #21
 8008908:	d8f6      	bhi.n	80088f8 <_printf_i+0x28>
 800890a:	a101      	add	r1, pc, #4	@ (adr r1, 8008910 <_printf_i+0x40>)
 800890c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008910:	08008969 	.word	0x08008969
 8008914:	0800897d 	.word	0x0800897d
 8008918:	080088f9 	.word	0x080088f9
 800891c:	080088f9 	.word	0x080088f9
 8008920:	080088f9 	.word	0x080088f9
 8008924:	080088f9 	.word	0x080088f9
 8008928:	0800897d 	.word	0x0800897d
 800892c:	080088f9 	.word	0x080088f9
 8008930:	080088f9 	.word	0x080088f9
 8008934:	080088f9 	.word	0x080088f9
 8008938:	080088f9 	.word	0x080088f9
 800893c:	08008a7d 	.word	0x08008a7d
 8008940:	080089a7 	.word	0x080089a7
 8008944:	08008a37 	.word	0x08008a37
 8008948:	080088f9 	.word	0x080088f9
 800894c:	080088f9 	.word	0x080088f9
 8008950:	08008a9f 	.word	0x08008a9f
 8008954:	080088f9 	.word	0x080088f9
 8008958:	080089a7 	.word	0x080089a7
 800895c:	080088f9 	.word	0x080088f9
 8008960:	080088f9 	.word	0x080088f9
 8008964:	08008a3f 	.word	0x08008a3f
 8008968:	6833      	ldr	r3, [r6, #0]
 800896a:	1d1a      	adds	r2, r3, #4
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	6032      	str	r2, [r6, #0]
 8008970:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008974:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008978:	2301      	movs	r3, #1
 800897a:	e09d      	b.n	8008ab8 <_printf_i+0x1e8>
 800897c:	6833      	ldr	r3, [r6, #0]
 800897e:	6820      	ldr	r0, [r4, #0]
 8008980:	1d19      	adds	r1, r3, #4
 8008982:	6031      	str	r1, [r6, #0]
 8008984:	0606      	lsls	r6, r0, #24
 8008986:	d501      	bpl.n	800898c <_printf_i+0xbc>
 8008988:	681d      	ldr	r5, [r3, #0]
 800898a:	e003      	b.n	8008994 <_printf_i+0xc4>
 800898c:	0645      	lsls	r5, r0, #25
 800898e:	d5fb      	bpl.n	8008988 <_printf_i+0xb8>
 8008990:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008994:	2d00      	cmp	r5, #0
 8008996:	da03      	bge.n	80089a0 <_printf_i+0xd0>
 8008998:	232d      	movs	r3, #45	@ 0x2d
 800899a:	426d      	negs	r5, r5
 800899c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089a0:	4859      	ldr	r0, [pc, #356]	@ (8008b08 <_printf_i+0x238>)
 80089a2:	230a      	movs	r3, #10
 80089a4:	e011      	b.n	80089ca <_printf_i+0xfa>
 80089a6:	6821      	ldr	r1, [r4, #0]
 80089a8:	6833      	ldr	r3, [r6, #0]
 80089aa:	0608      	lsls	r0, r1, #24
 80089ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80089b0:	d402      	bmi.n	80089b8 <_printf_i+0xe8>
 80089b2:	0649      	lsls	r1, r1, #25
 80089b4:	bf48      	it	mi
 80089b6:	b2ad      	uxthmi	r5, r5
 80089b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80089ba:	4853      	ldr	r0, [pc, #332]	@ (8008b08 <_printf_i+0x238>)
 80089bc:	6033      	str	r3, [r6, #0]
 80089be:	bf14      	ite	ne
 80089c0:	230a      	movne	r3, #10
 80089c2:	2308      	moveq	r3, #8
 80089c4:	2100      	movs	r1, #0
 80089c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80089ca:	6866      	ldr	r6, [r4, #4]
 80089cc:	60a6      	str	r6, [r4, #8]
 80089ce:	2e00      	cmp	r6, #0
 80089d0:	bfa2      	ittt	ge
 80089d2:	6821      	ldrge	r1, [r4, #0]
 80089d4:	f021 0104 	bicge.w	r1, r1, #4
 80089d8:	6021      	strge	r1, [r4, #0]
 80089da:	b90d      	cbnz	r5, 80089e0 <_printf_i+0x110>
 80089dc:	2e00      	cmp	r6, #0
 80089de:	d04b      	beq.n	8008a78 <_printf_i+0x1a8>
 80089e0:	4616      	mov	r6, r2
 80089e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80089e6:	fb03 5711 	mls	r7, r3, r1, r5
 80089ea:	5dc7      	ldrb	r7, [r0, r7]
 80089ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089f0:	462f      	mov	r7, r5
 80089f2:	42bb      	cmp	r3, r7
 80089f4:	460d      	mov	r5, r1
 80089f6:	d9f4      	bls.n	80089e2 <_printf_i+0x112>
 80089f8:	2b08      	cmp	r3, #8
 80089fa:	d10b      	bne.n	8008a14 <_printf_i+0x144>
 80089fc:	6823      	ldr	r3, [r4, #0]
 80089fe:	07df      	lsls	r7, r3, #31
 8008a00:	d508      	bpl.n	8008a14 <_printf_i+0x144>
 8008a02:	6923      	ldr	r3, [r4, #16]
 8008a04:	6861      	ldr	r1, [r4, #4]
 8008a06:	4299      	cmp	r1, r3
 8008a08:	bfde      	ittt	le
 8008a0a:	2330      	movle	r3, #48	@ 0x30
 8008a0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a14:	1b92      	subs	r2, r2, r6
 8008a16:	6122      	str	r2, [r4, #16]
 8008a18:	f8cd a000 	str.w	sl, [sp]
 8008a1c:	464b      	mov	r3, r9
 8008a1e:	aa03      	add	r2, sp, #12
 8008a20:	4621      	mov	r1, r4
 8008a22:	4640      	mov	r0, r8
 8008a24:	f7ff fee6 	bl	80087f4 <_printf_common>
 8008a28:	3001      	adds	r0, #1
 8008a2a:	d14a      	bne.n	8008ac2 <_printf_i+0x1f2>
 8008a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a30:	b004      	add	sp, #16
 8008a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	f043 0320 	orr.w	r3, r3, #32
 8008a3c:	6023      	str	r3, [r4, #0]
 8008a3e:	4833      	ldr	r0, [pc, #204]	@ (8008b0c <_printf_i+0x23c>)
 8008a40:	2778      	movs	r7, #120	@ 0x78
 8008a42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	6831      	ldr	r1, [r6, #0]
 8008a4a:	061f      	lsls	r7, r3, #24
 8008a4c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a50:	d402      	bmi.n	8008a58 <_printf_i+0x188>
 8008a52:	065f      	lsls	r7, r3, #25
 8008a54:	bf48      	it	mi
 8008a56:	b2ad      	uxthmi	r5, r5
 8008a58:	6031      	str	r1, [r6, #0]
 8008a5a:	07d9      	lsls	r1, r3, #31
 8008a5c:	bf44      	itt	mi
 8008a5e:	f043 0320 	orrmi.w	r3, r3, #32
 8008a62:	6023      	strmi	r3, [r4, #0]
 8008a64:	b11d      	cbz	r5, 8008a6e <_printf_i+0x19e>
 8008a66:	2310      	movs	r3, #16
 8008a68:	e7ac      	b.n	80089c4 <_printf_i+0xf4>
 8008a6a:	4827      	ldr	r0, [pc, #156]	@ (8008b08 <_printf_i+0x238>)
 8008a6c:	e7e9      	b.n	8008a42 <_printf_i+0x172>
 8008a6e:	6823      	ldr	r3, [r4, #0]
 8008a70:	f023 0320 	bic.w	r3, r3, #32
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	e7f6      	b.n	8008a66 <_printf_i+0x196>
 8008a78:	4616      	mov	r6, r2
 8008a7a:	e7bd      	b.n	80089f8 <_printf_i+0x128>
 8008a7c:	6833      	ldr	r3, [r6, #0]
 8008a7e:	6825      	ldr	r5, [r4, #0]
 8008a80:	6961      	ldr	r1, [r4, #20]
 8008a82:	1d18      	adds	r0, r3, #4
 8008a84:	6030      	str	r0, [r6, #0]
 8008a86:	062e      	lsls	r6, r5, #24
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	d501      	bpl.n	8008a90 <_printf_i+0x1c0>
 8008a8c:	6019      	str	r1, [r3, #0]
 8008a8e:	e002      	b.n	8008a96 <_printf_i+0x1c6>
 8008a90:	0668      	lsls	r0, r5, #25
 8008a92:	d5fb      	bpl.n	8008a8c <_printf_i+0x1bc>
 8008a94:	8019      	strh	r1, [r3, #0]
 8008a96:	2300      	movs	r3, #0
 8008a98:	6123      	str	r3, [r4, #16]
 8008a9a:	4616      	mov	r6, r2
 8008a9c:	e7bc      	b.n	8008a18 <_printf_i+0x148>
 8008a9e:	6833      	ldr	r3, [r6, #0]
 8008aa0:	1d1a      	adds	r2, r3, #4
 8008aa2:	6032      	str	r2, [r6, #0]
 8008aa4:	681e      	ldr	r6, [r3, #0]
 8008aa6:	6862      	ldr	r2, [r4, #4]
 8008aa8:	2100      	movs	r1, #0
 8008aaa:	4630      	mov	r0, r6
 8008aac:	f7f7 fba0 	bl	80001f0 <memchr>
 8008ab0:	b108      	cbz	r0, 8008ab6 <_printf_i+0x1e6>
 8008ab2:	1b80      	subs	r0, r0, r6
 8008ab4:	6060      	str	r0, [r4, #4]
 8008ab6:	6863      	ldr	r3, [r4, #4]
 8008ab8:	6123      	str	r3, [r4, #16]
 8008aba:	2300      	movs	r3, #0
 8008abc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ac0:	e7aa      	b.n	8008a18 <_printf_i+0x148>
 8008ac2:	6923      	ldr	r3, [r4, #16]
 8008ac4:	4632      	mov	r2, r6
 8008ac6:	4649      	mov	r1, r9
 8008ac8:	4640      	mov	r0, r8
 8008aca:	47d0      	blx	sl
 8008acc:	3001      	adds	r0, #1
 8008ace:	d0ad      	beq.n	8008a2c <_printf_i+0x15c>
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	079b      	lsls	r3, r3, #30
 8008ad4:	d413      	bmi.n	8008afe <_printf_i+0x22e>
 8008ad6:	68e0      	ldr	r0, [r4, #12]
 8008ad8:	9b03      	ldr	r3, [sp, #12]
 8008ada:	4298      	cmp	r0, r3
 8008adc:	bfb8      	it	lt
 8008ade:	4618      	movlt	r0, r3
 8008ae0:	e7a6      	b.n	8008a30 <_printf_i+0x160>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	4632      	mov	r2, r6
 8008ae6:	4649      	mov	r1, r9
 8008ae8:	4640      	mov	r0, r8
 8008aea:	47d0      	blx	sl
 8008aec:	3001      	adds	r0, #1
 8008aee:	d09d      	beq.n	8008a2c <_printf_i+0x15c>
 8008af0:	3501      	adds	r5, #1
 8008af2:	68e3      	ldr	r3, [r4, #12]
 8008af4:	9903      	ldr	r1, [sp, #12]
 8008af6:	1a5b      	subs	r3, r3, r1
 8008af8:	42ab      	cmp	r3, r5
 8008afa:	dcf2      	bgt.n	8008ae2 <_printf_i+0x212>
 8008afc:	e7eb      	b.n	8008ad6 <_printf_i+0x206>
 8008afe:	2500      	movs	r5, #0
 8008b00:	f104 0619 	add.w	r6, r4, #25
 8008b04:	e7f5      	b.n	8008af2 <_printf_i+0x222>
 8008b06:	bf00      	nop
 8008b08:	0800920d 	.word	0x0800920d
 8008b0c:	0800921e 	.word	0x0800921e

08008b10 <__sflush_r>:
 8008b10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b18:	0716      	lsls	r6, r2, #28
 8008b1a:	4605      	mov	r5, r0
 8008b1c:	460c      	mov	r4, r1
 8008b1e:	d454      	bmi.n	8008bca <__sflush_r+0xba>
 8008b20:	684b      	ldr	r3, [r1, #4]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	dc02      	bgt.n	8008b2c <__sflush_r+0x1c>
 8008b26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	dd48      	ble.n	8008bbe <__sflush_r+0xae>
 8008b2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b2e:	2e00      	cmp	r6, #0
 8008b30:	d045      	beq.n	8008bbe <__sflush_r+0xae>
 8008b32:	2300      	movs	r3, #0
 8008b34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b38:	682f      	ldr	r7, [r5, #0]
 8008b3a:	6a21      	ldr	r1, [r4, #32]
 8008b3c:	602b      	str	r3, [r5, #0]
 8008b3e:	d030      	beq.n	8008ba2 <__sflush_r+0x92>
 8008b40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b42:	89a3      	ldrh	r3, [r4, #12]
 8008b44:	0759      	lsls	r1, r3, #29
 8008b46:	d505      	bpl.n	8008b54 <__sflush_r+0x44>
 8008b48:	6863      	ldr	r3, [r4, #4]
 8008b4a:	1ad2      	subs	r2, r2, r3
 8008b4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b4e:	b10b      	cbz	r3, 8008b54 <__sflush_r+0x44>
 8008b50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b52:	1ad2      	subs	r2, r2, r3
 8008b54:	2300      	movs	r3, #0
 8008b56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b58:	6a21      	ldr	r1, [r4, #32]
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	47b0      	blx	r6
 8008b5e:	1c43      	adds	r3, r0, #1
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	d106      	bne.n	8008b72 <__sflush_r+0x62>
 8008b64:	6829      	ldr	r1, [r5, #0]
 8008b66:	291d      	cmp	r1, #29
 8008b68:	d82b      	bhi.n	8008bc2 <__sflush_r+0xb2>
 8008b6a:	4a2a      	ldr	r2, [pc, #168]	@ (8008c14 <__sflush_r+0x104>)
 8008b6c:	410a      	asrs	r2, r1
 8008b6e:	07d6      	lsls	r6, r2, #31
 8008b70:	d427      	bmi.n	8008bc2 <__sflush_r+0xb2>
 8008b72:	2200      	movs	r2, #0
 8008b74:	6062      	str	r2, [r4, #4]
 8008b76:	04d9      	lsls	r1, r3, #19
 8008b78:	6922      	ldr	r2, [r4, #16]
 8008b7a:	6022      	str	r2, [r4, #0]
 8008b7c:	d504      	bpl.n	8008b88 <__sflush_r+0x78>
 8008b7e:	1c42      	adds	r2, r0, #1
 8008b80:	d101      	bne.n	8008b86 <__sflush_r+0x76>
 8008b82:	682b      	ldr	r3, [r5, #0]
 8008b84:	b903      	cbnz	r3, 8008b88 <__sflush_r+0x78>
 8008b86:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b8a:	602f      	str	r7, [r5, #0]
 8008b8c:	b1b9      	cbz	r1, 8008bbe <__sflush_r+0xae>
 8008b8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b92:	4299      	cmp	r1, r3
 8008b94:	d002      	beq.n	8008b9c <__sflush_r+0x8c>
 8008b96:	4628      	mov	r0, r5
 8008b98:	f7ff fb48 	bl	800822c <_free_r>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ba0:	e00d      	b.n	8008bbe <__sflush_r+0xae>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	4628      	mov	r0, r5
 8008ba6:	47b0      	blx	r6
 8008ba8:	4602      	mov	r2, r0
 8008baa:	1c50      	adds	r0, r2, #1
 8008bac:	d1c9      	bne.n	8008b42 <__sflush_r+0x32>
 8008bae:	682b      	ldr	r3, [r5, #0]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d0c6      	beq.n	8008b42 <__sflush_r+0x32>
 8008bb4:	2b1d      	cmp	r3, #29
 8008bb6:	d001      	beq.n	8008bbc <__sflush_r+0xac>
 8008bb8:	2b16      	cmp	r3, #22
 8008bba:	d11e      	bne.n	8008bfa <__sflush_r+0xea>
 8008bbc:	602f      	str	r7, [r5, #0]
 8008bbe:	2000      	movs	r0, #0
 8008bc0:	e022      	b.n	8008c08 <__sflush_r+0xf8>
 8008bc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bc6:	b21b      	sxth	r3, r3
 8008bc8:	e01b      	b.n	8008c02 <__sflush_r+0xf2>
 8008bca:	690f      	ldr	r7, [r1, #16]
 8008bcc:	2f00      	cmp	r7, #0
 8008bce:	d0f6      	beq.n	8008bbe <__sflush_r+0xae>
 8008bd0:	0793      	lsls	r3, r2, #30
 8008bd2:	680e      	ldr	r6, [r1, #0]
 8008bd4:	bf08      	it	eq
 8008bd6:	694b      	ldreq	r3, [r1, #20]
 8008bd8:	600f      	str	r7, [r1, #0]
 8008bda:	bf18      	it	ne
 8008bdc:	2300      	movne	r3, #0
 8008bde:	eba6 0807 	sub.w	r8, r6, r7
 8008be2:	608b      	str	r3, [r1, #8]
 8008be4:	f1b8 0f00 	cmp.w	r8, #0
 8008be8:	dde9      	ble.n	8008bbe <__sflush_r+0xae>
 8008bea:	6a21      	ldr	r1, [r4, #32]
 8008bec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008bee:	4643      	mov	r3, r8
 8008bf0:	463a      	mov	r2, r7
 8008bf2:	4628      	mov	r0, r5
 8008bf4:	47b0      	blx	r6
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	dc08      	bgt.n	8008c0c <__sflush_r+0xfc>
 8008bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c02:	81a3      	strh	r3, [r4, #12]
 8008c04:	f04f 30ff 	mov.w	r0, #4294967295
 8008c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c0c:	4407      	add	r7, r0
 8008c0e:	eba8 0800 	sub.w	r8, r8, r0
 8008c12:	e7e7      	b.n	8008be4 <__sflush_r+0xd4>
 8008c14:	dfbffffe 	.word	0xdfbffffe

08008c18 <_fflush_r>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	690b      	ldr	r3, [r1, #16]
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	460c      	mov	r4, r1
 8008c20:	b913      	cbnz	r3, 8008c28 <_fflush_r+0x10>
 8008c22:	2500      	movs	r5, #0
 8008c24:	4628      	mov	r0, r5
 8008c26:	bd38      	pop	{r3, r4, r5, pc}
 8008c28:	b118      	cbz	r0, 8008c32 <_fflush_r+0x1a>
 8008c2a:	6a03      	ldr	r3, [r0, #32]
 8008c2c:	b90b      	cbnz	r3, 8008c32 <_fflush_r+0x1a>
 8008c2e:	f7ff f8b1 	bl	8007d94 <__sinit>
 8008c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d0f3      	beq.n	8008c22 <_fflush_r+0xa>
 8008c3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c3c:	07d0      	lsls	r0, r2, #31
 8008c3e:	d404      	bmi.n	8008c4a <_fflush_r+0x32>
 8008c40:	0599      	lsls	r1, r3, #22
 8008c42:	d402      	bmi.n	8008c4a <_fflush_r+0x32>
 8008c44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c46:	f7ff fae0 	bl	800820a <__retarget_lock_acquire_recursive>
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	4621      	mov	r1, r4
 8008c4e:	f7ff ff5f 	bl	8008b10 <__sflush_r>
 8008c52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c54:	07da      	lsls	r2, r3, #31
 8008c56:	4605      	mov	r5, r0
 8008c58:	d4e4      	bmi.n	8008c24 <_fflush_r+0xc>
 8008c5a:	89a3      	ldrh	r3, [r4, #12]
 8008c5c:	059b      	lsls	r3, r3, #22
 8008c5e:	d4e1      	bmi.n	8008c24 <_fflush_r+0xc>
 8008c60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c62:	f7ff fad3 	bl	800820c <__retarget_lock_release_recursive>
 8008c66:	e7dd      	b.n	8008c24 <_fflush_r+0xc>

08008c68 <__swhatbuf_r>:
 8008c68:	b570      	push	{r4, r5, r6, lr}
 8008c6a:	460c      	mov	r4, r1
 8008c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c70:	2900      	cmp	r1, #0
 8008c72:	b096      	sub	sp, #88	@ 0x58
 8008c74:	4615      	mov	r5, r2
 8008c76:	461e      	mov	r6, r3
 8008c78:	da0d      	bge.n	8008c96 <__swhatbuf_r+0x2e>
 8008c7a:	89a3      	ldrh	r3, [r4, #12]
 8008c7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008c80:	f04f 0100 	mov.w	r1, #0
 8008c84:	bf14      	ite	ne
 8008c86:	2340      	movne	r3, #64	@ 0x40
 8008c88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	6031      	str	r1, [r6, #0]
 8008c90:	602b      	str	r3, [r5, #0]
 8008c92:	b016      	add	sp, #88	@ 0x58
 8008c94:	bd70      	pop	{r4, r5, r6, pc}
 8008c96:	466a      	mov	r2, sp
 8008c98:	f000 f862 	bl	8008d60 <_fstat_r>
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	dbec      	blt.n	8008c7a <__swhatbuf_r+0x12>
 8008ca0:	9901      	ldr	r1, [sp, #4]
 8008ca2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ca6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008caa:	4259      	negs	r1, r3
 8008cac:	4159      	adcs	r1, r3
 8008cae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cb2:	e7eb      	b.n	8008c8c <__swhatbuf_r+0x24>

08008cb4 <__smakebuf_r>:
 8008cb4:	898b      	ldrh	r3, [r1, #12]
 8008cb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cb8:	079d      	lsls	r5, r3, #30
 8008cba:	4606      	mov	r6, r0
 8008cbc:	460c      	mov	r4, r1
 8008cbe:	d507      	bpl.n	8008cd0 <__smakebuf_r+0x1c>
 8008cc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008cc4:	6023      	str	r3, [r4, #0]
 8008cc6:	6123      	str	r3, [r4, #16]
 8008cc8:	2301      	movs	r3, #1
 8008cca:	6163      	str	r3, [r4, #20]
 8008ccc:	b003      	add	sp, #12
 8008cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cd0:	ab01      	add	r3, sp, #4
 8008cd2:	466a      	mov	r2, sp
 8008cd4:	f7ff ffc8 	bl	8008c68 <__swhatbuf_r>
 8008cd8:	9f00      	ldr	r7, [sp, #0]
 8008cda:	4605      	mov	r5, r0
 8008cdc:	4639      	mov	r1, r7
 8008cde:	4630      	mov	r0, r6
 8008ce0:	f7fe ff40 	bl	8007b64 <_malloc_r>
 8008ce4:	b948      	cbnz	r0, 8008cfa <__smakebuf_r+0x46>
 8008ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cea:	059a      	lsls	r2, r3, #22
 8008cec:	d4ee      	bmi.n	8008ccc <__smakebuf_r+0x18>
 8008cee:	f023 0303 	bic.w	r3, r3, #3
 8008cf2:	f043 0302 	orr.w	r3, r3, #2
 8008cf6:	81a3      	strh	r3, [r4, #12]
 8008cf8:	e7e2      	b.n	8008cc0 <__smakebuf_r+0xc>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	6020      	str	r0, [r4, #0]
 8008cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d02:	81a3      	strh	r3, [r4, #12]
 8008d04:	9b01      	ldr	r3, [sp, #4]
 8008d06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d0a:	b15b      	cbz	r3, 8008d24 <__smakebuf_r+0x70>
 8008d0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d10:	4630      	mov	r0, r6
 8008d12:	f000 f837 	bl	8008d84 <_isatty_r>
 8008d16:	b128      	cbz	r0, 8008d24 <__smakebuf_r+0x70>
 8008d18:	89a3      	ldrh	r3, [r4, #12]
 8008d1a:	f023 0303 	bic.w	r3, r3, #3
 8008d1e:	f043 0301 	orr.w	r3, r3, #1
 8008d22:	81a3      	strh	r3, [r4, #12]
 8008d24:	89a3      	ldrh	r3, [r4, #12]
 8008d26:	431d      	orrs	r5, r3
 8008d28:	81a5      	strh	r5, [r4, #12]
 8008d2a:	e7cf      	b.n	8008ccc <__smakebuf_r+0x18>

08008d2c <memmove>:
 8008d2c:	4288      	cmp	r0, r1
 8008d2e:	b510      	push	{r4, lr}
 8008d30:	eb01 0402 	add.w	r4, r1, r2
 8008d34:	d902      	bls.n	8008d3c <memmove+0x10>
 8008d36:	4284      	cmp	r4, r0
 8008d38:	4623      	mov	r3, r4
 8008d3a:	d807      	bhi.n	8008d4c <memmove+0x20>
 8008d3c:	1e43      	subs	r3, r0, #1
 8008d3e:	42a1      	cmp	r1, r4
 8008d40:	d008      	beq.n	8008d54 <memmove+0x28>
 8008d42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d4a:	e7f8      	b.n	8008d3e <memmove+0x12>
 8008d4c:	4402      	add	r2, r0
 8008d4e:	4601      	mov	r1, r0
 8008d50:	428a      	cmp	r2, r1
 8008d52:	d100      	bne.n	8008d56 <memmove+0x2a>
 8008d54:	bd10      	pop	{r4, pc}
 8008d56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d5e:	e7f7      	b.n	8008d50 <memmove+0x24>

08008d60 <_fstat_r>:
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	4d07      	ldr	r5, [pc, #28]	@ (8008d80 <_fstat_r+0x20>)
 8008d64:	2300      	movs	r3, #0
 8008d66:	4604      	mov	r4, r0
 8008d68:	4608      	mov	r0, r1
 8008d6a:	4611      	mov	r1, r2
 8008d6c:	602b      	str	r3, [r5, #0]
 8008d6e:	f7fc fbb2 	bl	80054d6 <_fstat>
 8008d72:	1c43      	adds	r3, r0, #1
 8008d74:	d102      	bne.n	8008d7c <_fstat_r+0x1c>
 8008d76:	682b      	ldr	r3, [r5, #0]
 8008d78:	b103      	cbz	r3, 8008d7c <_fstat_r+0x1c>
 8008d7a:	6023      	str	r3, [r4, #0]
 8008d7c:	bd38      	pop	{r3, r4, r5, pc}
 8008d7e:	bf00      	nop
 8008d80:	2000071c 	.word	0x2000071c

08008d84 <_isatty_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d06      	ldr	r5, [pc, #24]	@ (8008da0 <_isatty_r+0x1c>)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4608      	mov	r0, r1
 8008d8e:	602b      	str	r3, [r5, #0]
 8008d90:	f7fc fbb1 	bl	80054f6 <_isatty>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d102      	bne.n	8008d9e <_isatty_r+0x1a>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	b103      	cbz	r3, 8008d9e <_isatty_r+0x1a>
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	2000071c 	.word	0x2000071c

08008da4 <_realloc_r>:
 8008da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008da8:	4680      	mov	r8, r0
 8008daa:	4615      	mov	r5, r2
 8008dac:	460c      	mov	r4, r1
 8008dae:	b921      	cbnz	r1, 8008dba <_realloc_r+0x16>
 8008db0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008db4:	4611      	mov	r1, r2
 8008db6:	f7fe bed5 	b.w	8007b64 <_malloc_r>
 8008dba:	b92a      	cbnz	r2, 8008dc8 <_realloc_r+0x24>
 8008dbc:	f7ff fa36 	bl	800822c <_free_r>
 8008dc0:	2400      	movs	r4, #0
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dc8:	f000 f81a 	bl	8008e00 <_malloc_usable_size_r>
 8008dcc:	4285      	cmp	r5, r0
 8008dce:	4606      	mov	r6, r0
 8008dd0:	d802      	bhi.n	8008dd8 <_realloc_r+0x34>
 8008dd2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008dd6:	d8f4      	bhi.n	8008dc2 <_realloc_r+0x1e>
 8008dd8:	4629      	mov	r1, r5
 8008dda:	4640      	mov	r0, r8
 8008ddc:	f7fe fec2 	bl	8007b64 <_malloc_r>
 8008de0:	4607      	mov	r7, r0
 8008de2:	2800      	cmp	r0, #0
 8008de4:	d0ec      	beq.n	8008dc0 <_realloc_r+0x1c>
 8008de6:	42b5      	cmp	r5, r6
 8008de8:	462a      	mov	r2, r5
 8008dea:	4621      	mov	r1, r4
 8008dec:	bf28      	it	cs
 8008dee:	4632      	movcs	r2, r6
 8008df0:	f7ff fa0d 	bl	800820e <memcpy>
 8008df4:	4621      	mov	r1, r4
 8008df6:	4640      	mov	r0, r8
 8008df8:	f7ff fa18 	bl	800822c <_free_r>
 8008dfc:	463c      	mov	r4, r7
 8008dfe:	e7e0      	b.n	8008dc2 <_realloc_r+0x1e>

08008e00 <_malloc_usable_size_r>:
 8008e00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e04:	1f18      	subs	r0, r3, #4
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	bfbc      	itt	lt
 8008e0a:	580b      	ldrlt	r3, [r1, r0]
 8008e0c:	18c0      	addlt	r0, r0, r3
 8008e0e:	4770      	bx	lr

08008e10 <_init>:
 8008e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e12:	bf00      	nop
 8008e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e16:	bc08      	pop	{r3}
 8008e18:	469e      	mov	lr, r3
 8008e1a:	4770      	bx	lr

08008e1c <_fini>:
 8008e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e1e:	bf00      	nop
 8008e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e22:	bc08      	pop	{r3}
 8008e24:	469e      	mov	lr, r3
 8008e26:	4770      	bx	lr
