data_out_shift	mdio_oe
data_out_shift	data_out
S_OP_CODE	next
S_RD_DATA	next
S_TA	next
data_out	data_out
data_out	mdio_out
data_rd	data_out
data_out_load	data_out
next	present
reg_addr_shift	reg_addr
phy_addr_done	next
data_in_shift	data_in
S_PREAMBLE	present
S_PREAMBLE	next
ta1_done	mdio_oe
ta1_done	next
ta1_done	mdio_out
ta1_done	data_out_load
pos_cnt	op_code_done
pos_cnt	ta0_done
pos_cnt	data_done
pos_cnt	phy_addr_done
pos_cnt	reg_addr_done
pos_cnt	ta1_done
pos_cnt	pos_cnt
op_is_wr	op_is_invalid
op_is_wr	next
op_is_rd	mdio_oe
op_is_rd	next
op_is_rd	op_is_invalid
op_is_rd	mdio_out
op_is_rd	data_out_load
preamble_match	preamble_cnt
preamble_match	next
S_WR_COMMIT	next
reg_addr	reg_addr
reg_addr	data_addr
op_code_done	next
phy_addr_match	pos_cnt_inc
phy_addr_match	reg_addr_shift
phy_addr_match	next
present	data_out_shift
present	pos_cnt_inc
present	data_out_load
present	phy_addr_shift
present	next
present	reg_addr_shift
present	strobe_wr
present	data_in_shift
present	op_code_shift
op_code_shift	op_code
reset	preamble_cnt
reset	data_in
reset	pos_cnt
reset	reg_addr
reset	phy_addr
reset	op_code
reset	st
reset	data_out
reset	present
S_PHY_ADDR	next
preamble_cnt	preamble_match
preamble_cnt	preamble_cnt
mdio	preamble_cnt
mdio	st_match
mdio	data_in
mdio	st
mdio	reg_addr
mdio	phy_addr
mdio	op_code
mdio	next
data_in	data_wr
data_in	data_in
st_latch	st
st	st_match
pos_cnt_inc	pos_cnt
data_done	next
phy_addr	phy_addr
phy_addr	phy_addr_match
reg_addr_done	next
S_WR_DATA	next
op_code	op_code
op_code	op_is_rd
op_code	op_is_wr
S_ST	next
S_REG_ADDR	next
phy_addr_shift	phy_addr