
`include "macros.svh"
import name_mangling::*;
import test_util::*;

// A module declaration to fill the package data arrays with the corresponding FABRIC signals
module fill_data;
	generate
		for (genvar row = 0; row < ROWS; row++)
			for (genvar col = 0; col < COLUMNS; col++)
			begin
				if(row%2==0)
				begin
				// Correspondence: AGU_Wr_0 -> data_in_0; AGU_Wr_1 -> data_in_1; AGU_Rd_0 -> data_out_reg_0_left; AGU_Rd_1 -> data_out_reg_1_left;
				assign `currRegData.dataIn0 		= `regFileData(0, data_in_0);
				assign `currRegData.dataIn1 		= `regFileData(0, data_in_1);
				assign `currRegData.dataOut0 		= `regFileData(0, data_out_reg_0_left);
				assign `currRegData.dataOut1 		= `regFileData(0, data_out_reg_1_left);
				assign `currRegData.addrIn0 		= `aguAddress(0, Wr_0);
				assign `currRegData.addrIn1 		= `aguAddress(0, Wr_1);
				assign `currRegData.addrOut0 		= `aguAddress(0, Rd_0);
				assign `currRegData.addrOut1 		= `aguAddress(0, Rd_1);
				assign `currRegData.addrenIn0 		= `aguAddressEn(0, Wr_0);
				assign `currRegData.addrenIn1 		= `aguAddressEn(0, Wr_1);
				assign `currRegData.addrenOut0		= `aguAddressEn(0, Rd_0);
				assign `currRegData.addrenOut1		= `aguAddressEn(0, Rd_1);
				assign `currRegData.instStartIn0	= `fabricRegTop(0).AGU_Wr_0_instantiate.instr_start;

				assign `currSequencerData.pc 		= `fabricCell(0).seq_gen.pc;
				assign `currSequencerData.currInst 	= `fabricCell(0).seq_gen.instr;
				end
				else
				begin
				// Correspondence: AGU_Wr_0 -> data_in_0; AGU_Wr_1 -> data_in_1; AGU_Rd_0 -> data_out_reg_0_left; AGU_Rd_1 -> data_out_reg_1_left;
				assign `currRegData.dataIn0 		= `regFileData(1, data_in_0);
				assign `currRegData.dataIn1 		= `regFileData(1, data_in_1);
				assign `currRegData.dataOut0 		= `regFileData(1, data_out_reg_0_left);
				assign `currRegData.dataOut1 		= `regFileData(1, data_out_reg_1_left);
				assign `currRegData.addrIn0 		= `aguAddress(1, Wr_0);
				assign `currRegData.addrIn1 		= `aguAddress(1, Wr_1);
				assign `currRegData.addrOut0 		= `aguAddress(1, Rd_0);
				assign `currRegData.addrOut1 		= `aguAddress(1, Rd_1);
				assign `currRegData.addrenIn0 		= `aguAddressEn(1, Wr_0);
				assign `currRegData.addrenIn1 		= `aguAddressEn(1, Wr_1);
				assign `currRegData.addrenOut0		= `aguAddressEn(1, Rd_0);
				assign `currRegData.addrenOut1		= `aguAddressEn(1, Rd_1);
				assign `currRegData.instStartIn0	= `fabricRegTop(1).AGU_Wr_0_instantiate.instr_start;

				assign `currSequencerData.pc 		= `fabricCell(1).seq_gen.pc;
				assign `currSequencerData.currInst 	= `fabricCell(1).seq_gen.instr;
				end
				
			end
	endgenerate

	generate
		for (genvar row = 0; row < ROWS-1; row++)
			for (genvar col = 0; col < COLUMNS; col++)
			begin
				assign `currSramData.readEn 		= `sramReadEn;
				assign `currSramData.writeEn		= `sramWriteEn;
				assign `currSramData.writeAddress 	= `sramWriteAddress;
				assign `currSramData.data 			= `sramMemData;
			end
	endgenerate

	initial
		for (int row = 0; row < ROWS; row++)
			for (int col = 0; col < COLUMNS; col++)
				oldpcs[row][col] = -1;
endmodule
