{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79523,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7969,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00476709,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00404286,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00245822,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00404286,
	"finish__design__instance__count__class:antenna_cell": 13,
	"finish__design__instance__area__class:antenna_cell": 32.5312,
	"finish__design__instance__count__class:buffer": 399,
	"finish__design__instance__area__class:buffer": 4078.91,
	"finish__design__instance__count__class:clock_buffer": 141,
	"finish__design__instance__area__class:clock_buffer": 3017.89,
	"finish__design__instance__count__class:timing_repair_buffer": 169,
	"finish__design__instance__area__class:timing_repair_buffer": 1542.73,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 15.0144,
	"finish__design__instance__count__class:clock_inverter": 76,
	"finish__design__instance__area__class:clock_inverter": 818.285,
	"finish__design__instance__count__class:sequential_cell": 1088,
	"finish__design__instance__area__class:sequential_cell": 32671.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2165,
	"finish__design__instance__area__class:multi_input_combinational_cell": 26486.7,
	"finish__design__instance__count": 4053,
	"finish__design__instance__area": 68663.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.76865,
	"finish__clock__skew__setup": 0.0298538,
	"finish__clock__skew__hold": 0.0298538,
	"finish__timing__drv__max_slew_limit": -0.0357588,
	"finish__timing__drv__max_slew": 33,
	"finish__timing__drv__max_cap_limit": -0.0530148,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0169681,
	"finish__power__switching__total": 0.00570737,
	"finish__power__leakage__total": 2.52191e-08,
	"finish__power__total": 0.0226755,
	"finish__design__io": 116,
	"finish__design__die__area": 104377,
	"finish__design__core__area": 102034,
	"finish__design__instance__count": 5421,
	"finish__design__instance__area": 70375,
	"finish__design__instance__count__stdcell": 5421,
	"finish__design__instance__area__stdcell": 70375,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.68972,
	"finish__design__instance__utilization__stdcell": 0.68972,
	"finish__design__rows": 117,
	"finish__design__rows:unithd": 117,
	"finish__design__sites": 81549,
	"finish__design__sites:unithd": 81549,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}