# Configuration for Nova2 (i7-3770)

[general]
enable_icache_modeling = true

# Total number of cores in the simulation
total_cores = 8	

# This section describes parameters for the core model
[perf_model/core]
frequency = 3.4 # In GHz		
type = interval # Valid models are magic , simple , iocoom		
logical_cpus = 1 # Number of SMT threads per core		
num_store_buffer_entries = 36		#---
num_outstanding_loads = 64
core_model = nehalem

[perf_model/core/interval_timer]
dispatch_width = 6
window_size = 168		#Check
num_outstanding_loadstores = 10		#Check

[perf_model/sync]
reschedule_cost = 1000
[caching_protocol]
type = parametric_dram_directory_msi

[perf_model/branch_predictor]
type = pentium_m
mispredict_penalty = 8

[perf_model/tlb]
penalty = 30 # Page walk penalty in cycles	#Check

[perf_model/itlb]
size = 128 # Number of I - TLB entries		
associativity = 4  # I - TLB associativity		

[perf_model/dtlb]
size = 64 # Number of D - TLB entries		
associativity = 4 # D - TLB associativity		

[perf_model/stlb]
size = 512 # Number of second - level TLB entries		
associativity = 4  # S - TLB associativity		

[perf_model/cache]
levels = 3

[perf_model/l1_icache]
cache_block_size = 64		
cache_size = 32 # in KB		
associativity = 8		
address_hash = mask
replacement_policy = lru
data_access_time = 2
tags_access_time = 1
perf_model_type = parallel
writethrough = 0
shared_cores = 1 # Number of cores sharing this cache		

[perf_model/l1_dcache]
cache_block_size = 64		
cache_size = 32 # in KB		
associativity = 8		
address_hash = mask
replacement_policy = lru
data_access_time = 2
tags_access_time = 1
perf_model_type = parallel
writeback_time = 5 # Extra time required to write back data to a higher cache level
writethrough = 0
shared_cores = 1 # Number of cores sharing this cache		

[perf_model/l2_cache]
cache_block_size = 64 # in bytes		
cache_size = 256 # in KB		
associativity = 8		
address_hash = mask
replacement_policy = lru
data_access_time = 5
tags_access_time = 2 # This is just a guess for Penryn
perf_model_type = parallel
writethrough = 0
writeback_time = 10 # Extra time required to write back data to a higher cache level
shared_cores = 1 # Number of cores sharing this cache		

[perf_model/l3_cache]
cache_block_size = 64 # in bytes
cache_size = 8192
associativity = 16
address_hash = mask
replacement_policy = lru
data_access_time = 10 
tags_access_time = 5
perf_model_type = parallel
writethrough = 0
shared_cores = 8
dvfs_domain = global
prefetcher = none
writethrough = 0
writeback_time = 0

[perf_model/dram_directory]
# total_entries = number of entries per directory controller .
total_entries = 4194304
associativity = 16
directory_type = full_map

[perf_model/dram]
# -1 means that we have a number of distributed DRAM controllers (4 in this case )
num_controllers = -1
controllers_interleaving = 8
# DRAM access latency in nanoseconds . Should not include L1 -LLC tag access time , directory access time (14 cycles = 5.2 ns ),
# or network time [( cache line size + 2*{ overhead =40})/network bandwidth = 18 ns]
# Membench says 175 cycles @ 2.66 GHz = 66 ns total
latency = 100
per_controller_bandwidth = 25.6 # In GB/s, as measured by core_validation - dram
chips_per_dimm = 8
dimms_per_controller = 4

[clock_skew_minimization]
scheme = barrier

[clock_skew_minimization/barrier]
quantum = 100

[dvfs]
transition_latency = 2000

[dvfs/simple]
cores_per_socket = 1
