// Seed: 952205131
module module_0;
  assign id_1 = (-1);
  assign id_2 = id_2;
  assign id_1 = -1;
  assign id_1 = 1;
  id_3(
      1'b0
  );
  wire id_4;
  assign id_1 = id_2;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input tri id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input wor id_15,
    output tri1 id_16,
    output tri0 id_17,
    inout uwire id_18
);
  assign id_3 = -1 + id_15;
  id_20(
      -1, 1, id_12, -1, id_15
  );
  assign id_3 = id_4;
  wire id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  initial if (id_7);
endmodule
