// Seed: 1870884692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(1) 1)
  else;
  id_6(
      .id_0(1),
      .id_1(id_4),
      .id_2(id_5),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_5),
      .id_7(1),
      .id_8(""),
      .id_9(1'h0)
  );
  assign id_1 = id_3;
  assign id_1 = id_3;
  integer id_7;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2 = id_1;
  module_0(
      id_2, id_2, id_2, id_2
  );
  wire id_3;
  wire id_4;
endmodule
