$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Mon Feb 13 17:51:31 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module AND2Gate_vlg_vec_tst $end
$var reg 1 ! inPort0 $end
$var reg 1 " inPort1 $end
$var wire 1 # outPort $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * outPort~output_o $end
$var wire 1 + inPort0~input_o $end
$var wire 1 , inPort1~input_o $end
$var wire 1 - outPort~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
$end
#30000
1!
1+
#120000
0!
0+
#150000
1"
1,
#240000
0"
0,
#330000
1!
1+
#400000
1"
1,
1-
1*
1#
#430000
0!
0+
0-
0*
0#
#520000
0"
0,
#610000
1!
1"
1+
1,
1-
1*
1#
#770000
0!
0"
0+
0,
0-
0*
0#
#1000000
