{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "ulp_inst_0_axi_dbg_fw_0",
    "cell_name": "ulp/axi_dbg_fw",
    "component_reference": "xilinx.com:ip:axi_firewall:1.2",
    "ip_revision": "2",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "FIREWALL_MODE": [ { "value": "MI_SIDE", "resolve_type": "user", "usage": "all" } ],
        "PROTOCOL": [ { "value": "AXI4", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "usage": "all" } ],
        "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "usage": "all" } ],
        "ADDR_WIDTH": [ { "value": "64", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DATA_WIDTH": [ { "value": "128", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ID_WIDTH": [ { "value": "2", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "AWUSER_WIDTH": [ { "value": "18", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ARUSER_WIDTH": [ { "value": "18", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "RUSER_WIDTH": [ { "value": "0", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "WUSER_WIDTH": [ { "value": "0", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BUSER_WIDTH": [ { "value": "0", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "NUM_READ_THREADS": [ { "value": "4", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "NUM_WRITE_THREADS": [ { "value": "4", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "NUM_READ_OUTSTANDING": [ { "value": "32", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "NUM_WRITE_OUTSTANDING": [ { "value": "32", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_PIPELINING": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "SUPPORTS_NARROW": [ { "value": "1", "value_src": "propagated", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_BURST": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_LOCK": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_CACHE": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_REGION": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_QOS": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_PROT": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_WSTRB": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_BRESP": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_RRESP": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_ACLKEN": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_ARESETN": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "MASK_ERR_RESP": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_CTL_CLOCK": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_PROTOCOL_CHECKS": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_TIMEOUT_CHECKS": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_PRESCALER": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_INITIAL_DELAY": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "ulp_inst_0_axi_dbg_fw_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_FAMILY": [ { "value": "versal", "resolve_type": "generated", "usage": "all" } ],
        "C_PROTOCOL": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ID_WIDTH": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ADDR_WIDTH": [ { "value": "64", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_RDATA_WIDTH": [ { "value": "128", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_WDATA_WIDTH": [ { "value": "128", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AWUSER_WIDTH": [ { "value": "18", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ARUSER_WIDTH": [ { "value": "18", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_WUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_RUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_BUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_READ_THREADS": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_WRITE_THREADS": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_READ_OUTSTANDING": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_WRITE_OUTSTANDING": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_PIPELINING": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_MASK_ERR_RESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_CTL_CLOCK": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_PROTOCOL_CHECKS": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_TIMEOUT_CHECKS": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_PRESCALER": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_INITIAL_DELAY": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_FIREWALL_MODE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "versal" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:vck5000:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcvc1902" } ],
        "PACKAGE": [ { "value": "vsvd1760" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2MP" } ],
        "STATIC_POWER": [ { "value": "S" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "2" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "aclk": [ { "direction": "in", "driver_value": "0" } ],
        "aresetn": [ { "direction": "in", "driver_value": "1" } ],
        "s_axi_awid": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awaddr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awlen": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awsize": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0x00000004" } ],
        "s_axi_awburst": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "s_axi_awlock": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awcache": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awprot": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awqos": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awregion": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awuser": [ { "direction": "in", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_awready": [ { "direction": "out" } ],
        "s_axi_wdata": [ { "direction": "in", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wstrb": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0xFFFF" } ],
        "s_axi_wlast": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_wready": [ { "direction": "out" } ],
        "s_axi_bid": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_bvalid": [ { "direction": "out" } ],
        "s_axi_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_arid": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "s_axi_araddr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arlen": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arsize": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0x00000004" } ],
        "s_axi_arburst": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "1" } ],
        "s_axi_arlock": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arcache": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arprot": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arqos": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arregion": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_aruser": [ { "direction": "in", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_arready": [ { "direction": "out" } ],
        "s_axi_rid": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_rdata": [ { "direction": "out", "size_left": "127", "size_right": "0" } ],
        "s_axi_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_rlast": [ { "direction": "out" } ],
        "s_axi_rvalid": [ { "direction": "out" } ],
        "s_axi_rready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_awid": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "m_axi_awaddr": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "m_axi_awlen": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "m_axi_awsize": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_awburst": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "m_axi_awlock": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "m_axi_awcache": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_awprot": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_awqos": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_awregion": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_awuser": [ { "direction": "out", "size_left": "17", "size_right": "0" } ],
        "m_axi_awvalid": [ { "direction": "out" } ],
        "m_axi_awready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_wdata": [ { "direction": "out", "size_left": "127", "size_right": "0" } ],
        "m_axi_wstrb": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "m_axi_wlast": [ { "direction": "out" } ],
        "m_axi_wvalid": [ { "direction": "out" } ],
        "m_axi_wready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_bid": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "m_axi_bresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "m_axi_bvalid": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_bready": [ { "direction": "out" } ],
        "m_axi_arid": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "m_axi_araddr": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "m_axi_arlen": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "m_axi_arsize": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_arburst": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "m_axi_arlock": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "m_axi_arcache": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_arprot": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_arqos": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_arregion": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_aruser": [ { "direction": "out", "size_left": "17", "size_right": "0" } ],
        "m_axi_arvalid": [ { "direction": "out" } ],
        "m_axi_arready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_rid": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "m_axi_rdata": [ { "direction": "in", "size_left": "127", "size_right": "0", "driver_value": "0" } ],
        "m_axi_rresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "m_axi_rlast": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_rvalid": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_rready": [ { "direction": "out" } ],
        "s_axi_ctl_awaddr": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_awready": [ { "direction": "out" } ],
        "s_axi_ctl_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_wready": [ { "direction": "out" } ],
        "s_axi_ctl_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_ctl_bvalid": [ { "direction": "out" } ],
        "s_axi_ctl_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_araddr": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_arready": [ { "direction": "out" } ],
        "s_axi_ctl_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_ctl_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_ctl_rvalid": [ { "direction": "out" } ],
        "s_axi_ctl_rready": [ { "direction": "in", "driver_value": "0" } ],
        "mi_w_error": [ { "direction": "out" } ],
        "mi_r_error": [ { "direction": "out" } ],
        "ip2intc_irpt": [ { "direction": "out" } ]
      },
      "interfaces": {
        "M_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "master",
          "parameters": {
            "DATA_WIDTH": [ { "value": "128", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "249999985", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "2", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "64", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "18", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "18", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "value_src": "undefined", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "32", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "32", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "float", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_4885_pspmc_0_0_pl2_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "4", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "4", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "m_axi_araddr" } ],
            "ARBURST": [ { "physical_name": "m_axi_arburst" } ],
            "ARCACHE": [ { "physical_name": "m_axi_arcache" } ],
            "ARID": [ { "physical_name": "m_axi_arid" } ],
            "ARLEN": [ { "physical_name": "m_axi_arlen" } ],
            "ARLOCK": [ { "physical_name": "m_axi_arlock" } ],
            "ARPROT": [ { "physical_name": "m_axi_arprot" } ],
            "ARQOS": [ { "physical_name": "m_axi_arqos" } ],
            "ARREADY": [ { "physical_name": "m_axi_arready" } ],
            "ARREGION": [ { "physical_name": "m_axi_arregion" } ],
            "ARSIZE": [ { "physical_name": "m_axi_arsize" } ],
            "ARUSER": [ { "physical_name": "m_axi_aruser" } ],
            "ARVALID": [ { "physical_name": "m_axi_arvalid" } ],
            "AWADDR": [ { "physical_name": "m_axi_awaddr" } ],
            "AWBURST": [ { "physical_name": "m_axi_awburst" } ],
            "AWCACHE": [ { "physical_name": "m_axi_awcache" } ],
            "AWID": [ { "physical_name": "m_axi_awid" } ],
            "AWLEN": [ { "physical_name": "m_axi_awlen" } ],
            "AWLOCK": [ { "physical_name": "m_axi_awlock" } ],
            "AWPROT": [ { "physical_name": "m_axi_awprot" } ],
            "AWQOS": [ { "physical_name": "m_axi_awqos" } ],
            "AWREADY": [ { "physical_name": "m_axi_awready" } ],
            "AWREGION": [ { "physical_name": "m_axi_awregion" } ],
            "AWSIZE": [ { "physical_name": "m_axi_awsize" } ],
            "AWUSER": [ { "physical_name": "m_axi_awuser" } ],
            "AWVALID": [ { "physical_name": "m_axi_awvalid" } ],
            "BID": [ { "physical_name": "m_axi_bid" } ],
            "BREADY": [ { "physical_name": "m_axi_bready" } ],
            "BRESP": [ { "physical_name": "m_axi_bresp" } ],
            "BVALID": [ { "physical_name": "m_axi_bvalid" } ],
            "RDATA": [ { "physical_name": "m_axi_rdata" } ],
            "RID": [ { "physical_name": "m_axi_rid" } ],
            "RLAST": [ { "physical_name": "m_axi_rlast" } ],
            "RREADY": [ { "physical_name": "m_axi_rready" } ],
            "RRESP": [ { "physical_name": "m_axi_rresp" } ],
            "RVALID": [ { "physical_name": "m_axi_rvalid" } ],
            "WDATA": [ { "physical_name": "m_axi_wdata" } ],
            "WLAST": [ { "physical_name": "m_axi_wlast" } ],
            "WREADY": [ { "physical_name": "m_axi_wready" } ],
            "WSTRB": [ { "physical_name": "m_axi_wstrb" } ],
            "WVALID": [ { "physical_name": "m_axi_wvalid" } ]
          }
        },
        "S_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "DATA_WIDTH": [ { "value": "128", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "249999985", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "2", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "64", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "18", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "18", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "32", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "32", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "float", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_4885_pspmc_0_0_pl2_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "4", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "4", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi_araddr" } ],
            "ARBURST": [ { "physical_name": "s_axi_arburst" } ],
            "ARCACHE": [ { "physical_name": "s_axi_arcache" } ],
            "ARID": [ { "physical_name": "s_axi_arid" } ],
            "ARLEN": [ { "physical_name": "s_axi_arlen" } ],
            "ARLOCK": [ { "physical_name": "s_axi_arlock" } ],
            "ARPROT": [ { "physical_name": "s_axi_arprot" } ],
            "ARQOS": [ { "physical_name": "s_axi_arqos" } ],
            "ARREADY": [ { "physical_name": "s_axi_arready" } ],
            "ARREGION": [ { "physical_name": "s_axi_arregion" } ],
            "ARSIZE": [ { "physical_name": "s_axi_arsize" } ],
            "ARUSER": [ { "physical_name": "s_axi_aruser" } ],
            "ARVALID": [ { "physical_name": "s_axi_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi_awaddr" } ],
            "AWBURST": [ { "physical_name": "s_axi_awburst" } ],
            "AWCACHE": [ { "physical_name": "s_axi_awcache" } ],
            "AWID": [ { "physical_name": "s_axi_awid" } ],
            "AWLEN": [ { "physical_name": "s_axi_awlen" } ],
            "AWLOCK": [ { "physical_name": "s_axi_awlock" } ],
            "AWPROT": [ { "physical_name": "s_axi_awprot" } ],
            "AWQOS": [ { "physical_name": "s_axi_awqos" } ],
            "AWREADY": [ { "physical_name": "s_axi_awready" } ],
            "AWREGION": [ { "physical_name": "s_axi_awregion" } ],
            "AWSIZE": [ { "physical_name": "s_axi_awsize" } ],
            "AWUSER": [ { "physical_name": "s_axi_awuser" } ],
            "AWVALID": [ { "physical_name": "s_axi_awvalid" } ],
            "BID": [ { "physical_name": "s_axi_bid" } ],
            "BREADY": [ { "physical_name": "s_axi_bready" } ],
            "BRESP": [ { "physical_name": "s_axi_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi_rdata" } ],
            "RID": [ { "physical_name": "s_axi_rid" } ],
            "RLAST": [ { "physical_name": "s_axi_rlast" } ],
            "RREADY": [ { "physical_name": "s_axi_rready" } ],
            "RRESP": [ { "physical_name": "s_axi_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi_wdata" } ],
            "WLAST": [ { "physical_name": "s_axi_wlast" } ],
            "WREADY": [ { "physical_name": "s_axi_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi_wvalid" } ]
          }
        },
        "S_AXI_CTL": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S_AXI_CTL",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "249999985", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "12", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "float", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_4885_pspmc_0_0_pl2_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "usage": "simulation.tlm", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi_ctl_araddr" } ],
            "ARREADY": [ { "physical_name": "s_axi_ctl_arready" } ],
            "ARVALID": [ { "physical_name": "s_axi_ctl_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi_ctl_awaddr" } ],
            "AWREADY": [ { "physical_name": "s_axi_ctl_awready" } ],
            "AWVALID": [ { "physical_name": "s_axi_ctl_awvalid" } ],
            "BREADY": [ { "physical_name": "s_axi_ctl_bready" } ],
            "BRESP": [ { "physical_name": "s_axi_ctl_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi_ctl_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi_ctl_rdata" } ],
            "RREADY": [ { "physical_name": "s_axi_ctl_rready" } ],
            "RRESP": [ { "physical_name": "s_axi_ctl_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi_ctl_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi_ctl_wdata" } ],
            "WREADY": [ { "physical_name": "s_axi_ctl_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi_ctl_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi_ctl_wvalid" } ]
          }
        },
        "RESET": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ],
            "TYPE": [ { "value": "INTERCONNECT", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "aresetn" } ]
          }
        },
        "CLOCK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI:M_AXI:S_AXI_CTL", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "ARESETN", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "249999985", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "bd_4885_pspmc_0_0_pl2_ref_clk", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "aclk" } ]
          }
        }
      },
      "memory_maps": {
        "S_AXI_CTL": {
          "display_name": "S_AXI_CTL",
          "description": "Memory Map for S_AXI_CTL",
          "address_blocks": {
            "Control": {
              "base_address": "0",
              "range": "256",
              "display_name": "Control",
              "description": "S_AXI_CTL Control Registers",
              "usage": "register",
              "access": "read-write",
              "registers": {
                "MI Fault Status register": {
                  "address_offset": "0x0",
                  "size": 1,
                  "display_name": "MI Fault Status register",
                  "description": "MI Fault Status register",
                  "access": "read-only",
                  "fields": {
                    "XILINX_WR_DECERR": {
                      "bit_offset": 23,
                      "bit_width": 1,
                      "display_name": "XILINX_WR_DECERR",
                      "description": "XILINX_WR_DECERR",
                      "access": "read-only"
                    },
                    "XILINX_WR_SLVERR": {
                      "bit_offset": 22,
                      "bit_width": 1,
                      "display_name": "XILINX_WR_SLVERR",
                      "description": "XILINX_WR_SLVERR",
                      "access": "read-only"
                    },
                    "ERRS_BVALID_STABLE": {
                      "bit_offset": 21,
                      "bit_width": 1,
                      "display_name": "ERRS_BVALID_STABLE",
                      "description": "ERRS_BVALID_STABLE",
                      "access": "read-only"
                    },
                    "ERRS_BRESP": {
                      "bit_offset": 20,
                      "bit_width": 1,
                      "display_name": "ERRS_BRESP",
                      "description": "Error B Response",
                      "access": "read-only"
                    },
                    "RECS_WRITE_TO_BVALID_MAX_WAIT": {
                      "bit_offset": 19,
                      "bit_width": 1,
                      "display_name": "RECS_WRITE_TO_BVALID_MAX_WAIT",
                      "description": "RECS_WRITE_TO_BVALID_MAX_WAIT",
                      "access": "read-only"
                    },
                    "RECS_WREADY_MAX_WAIT": {
                      "bit_offset": 18,
                      "bit_width": 1,
                      "display_name": "RECS_WREADY_MAX_WAIT",
                      "description": "RECS_WREADY_MAX_WAIT",
                      "access": "read-only"
                    },
                    "RECS_AWREADY_MAX_WAIT": {
                      "bit_offset": 17,
                      "bit_width": 1,
                      "display_name": "RECS_AWREADY_MAX_WAIT",
                      "description": "RECS_AWREADY_MAX_WAIT",
                      "access": "read-only"
                    },
                    "WRITE_RESPONSE_BUSY": {
                      "bit_offset": 16,
                      "bit_width": 1,
                      "display_name": "WRITE_RESPONSE_BUSY",
                      "description": "Indicates whether there are outstanding write transactions that still need to be completed on the SI,\nde-asserts as soon as outstanding writes decrement to zero. (Not masked while writes are in normal operating mode)\n",
                      "access": "read-only"
                    },
                    "XILINX_RD_DECERR": {
                      "bit_offset": 7,
                      "bit_width": 1,
                      "display_name": "XILINX_RD_DECERR",
                      "description": "XILINX_RD_DECERR",
                      "access": "read-only"
                    },
                    "XILINX_RD_SLVERR": {
                      "bit_offset": 6,
                      "bit_width": 1,
                      "display_name": "XILINX_RD_SLVERR",
                      "description": "XILINX_RD_SLVERR",
                      "access": "read-only"
                    },
                    "ERRS_RVALID_STABLE": {
                      "bit_offset": 5,
                      "bit_width": 1,
                      "display_name": "ERRS_RVALID_STABLE",
                      "description": "ERRS_RVALID_STABLE",
                      "access": "read-only"
                    },
                    "ERRS_RID": {
                      "bit_offset": 4,
                      "bit_width": 1,
                      "display_name": "ERRS_RID",
                      "description": "ERRS_RID",
                      "access": "read-only"
                    },
                    "ERRS_RDATA_NUM": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "ERRS_RDATA_NUM",
                      "description": "ERRS_RDATA_NUM",
                      "access": "read-only"
                    },
                    "RECS_CONTINUOUS_RTRANSFERS_MAX_WAIT": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "RECS_CONTINUOUS_RTRANSFERS_MAX_WAIT",
                      "description": "RECS_CONTINUOUS_RTRANSFERS_MAX_WAIT",
                      "access": "read-only"
                    },
                    "RECS_ARREADY_MAX_WAIT": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RECS_ARREADY_MAX_WAIT",
                      "description": "RECS_ARREADY_MAX_WAIT",
                      "access": "read-only"
                    },
                    "READ_RESPONSE_BUSY": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "READ_RESPONSE_BUSY",
                      "description": "Indicates whether there are outstanding read transactions that still need to be completed on the SI,\nde-asserts as soon as outstanding reads decrements to zero. (Not masked while reads are in normal operating mode)\n",
                      "access": "read-only"
                    }
                  }
                },
                "MI Soft Fault Control register": {
                  "address_offset": "0x4",
                  "size": 1,
                  "display_name": "MI Soft Fault Control register",
                  "description": "MI Soft Fault Control register",
                  "access": "write-only",
                  "fields": {
                    "Soft write faults": {
                      "bit_offset": 17,
                      "bit_width": 7,
                      "display_name": "Soft write faults",
                      "description": "Trigger Write block; copy bit pattern to MI Fault Status Register bits 23-17.\n",
                      "access": "write-only"
                    },
                    "Soft read faults": {
                      "bit_offset": 1,
                      "bit_width": 7,
                      "display_name": "Soft read faults",
                      "description": "Trigger read block; copy bit pattern to MI Fault Status Register bits 7-1.\n",
                      "access": "write-only"
                    }
                  }
                },
                "MI Unblock Control register": {
                  "address_offset": "0x8",
                  "size": 1,
                  "display_name": "MI Unblock Control register",
                  "description": "MI Unblock Control register",
                  "access": "write-only",
                  "fields": {
                    "Unblock request": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Unblock request",
                      "description": "Request MI unblock (both read and write). Self-clearing when unblock completes. \n",
                      "access": "write-only"
                    }
                  }
                },
                "MAX_CONTINUOUS_RTRANSFERS_WAITS": {
                  "address_offset": "0x30",
                  "size": 1,
                  "display_name": "MAX_CONTINUOUS_RTRANSFERS_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_CONTINUOUS_RTRANSFERS_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_CONTINUOUS_RTRANSFERS_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "MAX_WRITE_TO_BVALID_WAITS": {
                  "address_offset": "0x34",
                  "size": 1,
                  "display_name": "MAX_WRITE_TO_BVALID_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_WRITE_TO_BVALID_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_WRITE_TO_BVALID_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "MAX_ARREADY_WAITS": {
                  "address_offset": "0x38",
                  "size": 1,
                  "display_name": "MAX_ARREADY_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_ARREADY_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_ARREADY_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "MAX_AWREADY_WAITS": {
                  "address_offset": "0x3c",
                  "size": 1,
                  "display_name": "MAX_AWREADY_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_AWREADY_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_AWREADY_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "MAX_WREADY_WAITS": {
                  "address_offset": "0x40",
                  "size": 1,
                  "display_name": "MAX_WREADY_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_WREADY_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_WREADY_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "SI Fault Status register": {
                  "address_offset": "0x100",
                  "size": 1,
                  "display_name": "SI Fault Status register",
                  "description": "SI Fault Status register",
                  "access": "read-only",
                  "fields": {
                    "XILINX_WR_DECERR": {
                      "bit_offset": 26,
                      "bit_width": 1,
                      "display_name": "XILINX_WR_DECERR",
                      "description": "XILINX_WR_DECERR",
                      "access": "read-only"
                    },
                    "XILINX_WR_SLVERR": {
                      "bit_offset": 25,
                      "bit_width": 1,
                      "display_name": "XILINX_WR_SLVERR",
                      "description": "XILINX_WR_SLVERR",
                      "access": "read-only"
                    },
                    "ERRM_WVALID_STABLE": {
                      "bit_offset": 24,
                      "bit_width": 1,
                      "display_name": "ERRM_WVALID_STABLE",
                      "description": "ERRM_WVALID_STABLE",
                      "access": "read-only"
                    },
                    "ERRM_AWVALID_STABLE": {
                      "bit_offset": 23,
                      "bit_width": 1,
                      "display_name": "ERRM_AWVALID_STABLE",
                      "description": "ERRM_AWVALID_STABLE",
                      "access": "read-only"
                    },
                    "ERRM_AWADDR_BOUNDARY": {
                      "bit_offset": 22,
                      "bit_width": 1,
                      "display_name": "ERRM_AWADDR_BOUNDARY",
                      "description": "ERRM_AWADDR_BOUNDARY",
                      "access": "read-only"
                    },
                    "ERRM_WDATA_NUM": {
                      "bit_offset": 21,
                      "bit_width": 1,
                      "display_name": "ERRM_WDATA_NUM",
                      "description": "ERRM_WDATA_NUM",
                      "access": "read-only"
                    },
                    "ERRM_AWSIZE": {
                      "bit_offset": 20,
                      "bit_width": 1,
                      "display_name": "ERRM_AWSIZE",
                      "description": "ERRM_AWSIZE",
                      "access": "read-only"
                    },
                    "RECM_WVALID_TO_AWVALID_MAX_WAIT": {
                      "bit_offset": 19,
                      "bit_width": 1,
                      "display_name": "RECM_WVALID_TO_AWVALID_MAX_WAIT",
                      "description": "RECM_WVALID_TO_AWVALID_MAX_WAIT",
                      "access": "read-only"
                    },
                    "RECM_CONTINUOUS_WTRANSFERS_MAX_WAIT": {
                      "bit_offset": 18,
                      "bit_width": 1,
                      "display_name": "RECM_CONTINUOUS_WTRANSFERS_MAX_WAIT",
                      "description": "RECM_CONTINUOUS_WTRANSFERS_MAX_WAIT",
                      "access": "read-only"
                    },
                    "RECM_BREADY_MAX_WAIT": {
                      "bit_offset": 17,
                      "bit_width": 1,
                      "display_name": "RECM_BREADY_MAX_WAIT",
                      "description": "RECM_BREADY_MAX_WAIT",
                      "access": "read-only"
                    },
                    "WRITE_RESPONSE_BUSY": {
                      "bit_offset": 16,
                      "bit_width": 1,
                      "display_name": "WRITE_RESPONSE_BUSY",
                      "description": "Indicates whether there are outstanding write transactions that still need to be completed on the SI,\nde-asserts as soon as outstanding writes decrement to zero. (Not masked while writes are in normal operating mode)\n",
                      "access": "read-only"
                    },
                    "XILINX_RD_DECERR": {
                      "bit_offset": 6,
                      "bit_width": 1,
                      "display_name": "XILINX_RD_DECERR",
                      "description": "XILINX_RD_DECERR",
                      "access": "read-only"
                    },
                    "XILINX_RD_SLVERR": {
                      "bit_offset": 5,
                      "bit_width": 1,
                      "display_name": "XILINX_RD_SLVERR",
                      "description": "XILINX_RD_SLVERR",
                      "access": "read-only"
                    },
                    "ERRM_ARVALID_STABLE": {
                      "bit_offset": 4,
                      "bit_width": 1,
                      "display_name": "ERRM_ARVALID_STABLE",
                      "description": "ERRM_ARVALID_STABLE",
                      "access": "read-only"
                    },
                    "ERRM_ARADDR_BOUNDARY": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "ERRM_ARADDR_BOUNDARY",
                      "description": "ERRM_ARADDR_BOUNDARY",
                      "access": "read-only"
                    },
                    "ERRM_ARSIZE": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "ERRM_ARSIZE",
                      "description": "ERRM_ARSIZE",
                      "access": "read-only"
                    },
                    "RECM_RREADY_MAX_WAIT": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RECM_RREADY_MAX_WAIT",
                      "description": "RECM_RREADY_MAX_WAIT",
                      "access": "read-only"
                    },
                    "READ_RESPONSE_BUSY": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "READ_RESPONSE_BUSY",
                      "description": "Indicates whether there are outstanding read transactions that still need to be completed on the SI,\nde-asserts as soon as outstanding reads decrements to zero. (Not masked while reads are in normal operating mode)\n",
                      "access": "read-only"
                    }
                  }
                },
                "SI Soft Fault Control register": {
                  "address_offset": "0x104",
                  "size": 1,
                  "display_name": "SI Soft Fault Control register",
                  "description": "SI Soft Fault Control register",
                  "access": "write-only",
                  "fields": {
                    "Soft write faults": {
                      "bit_offset": 17,
                      "bit_width": 10,
                      "display_name": "Soft write faults",
                      "description": "Trigger Write block; copy bit pattern to SI Fault Status Register bits 26-17.\n",
                      "access": "write-only"
                    },
                    "Soft read faults": {
                      "bit_offset": 1,
                      "bit_width": 6,
                      "display_name": "Soft read faults",
                      "description": "Trigger read block; copy bit pattern to SI Fault Status Register bits 6-1.\n",
                      "access": "write-only"
                    }
                  }
                },
                "SI Unblock Control register": {
                  "address_offset": "0x108",
                  "size": 1,
                  "display_name": "SI Unblock Control register",
                  "description": "SI Unblock Control register",
                  "access": "write-only",
                  "fields": {
                    "Unblock_request": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Unblock request",
                      "description": "Request SI unblock (both read and write). Self-clearing when unblock completes. \n",
                      "access": "write-only"
                    }
                  }
                },
                "MAX_CONTINUOUS_WTRANSFERS_WAITS": {
                  "address_offset": "0x130",
                  "size": 1,
                  "display_name": "MAX_CONTINUOUS_WTRANSFERS_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_CONTINUOUS_WTRANSFERS_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_CONTINUOUS_WTRANSFERS_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "MAX_WVALID_TO_AWVALID_WAITS": {
                  "address_offset": "0x134",
                  "size": 1,
                  "display_name": "MAX_WVALID_TO_AWVALID_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_WVALID_TO_AWVALID_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_WVALID_TO_AWVALID_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "MAX_RREADY_WAITS": {
                  "address_offset": "0x138",
                  "size": 1,
                  "display_name": "MAX_RREADY_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_RREADY_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_RREADY_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "MAX_BREADY_WAITS": {
                  "address_offset": "0x13c",
                  "size": 1,
                  "display_name": "MAX_BREADY_WAITS",
                  "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                  "access": "read-write",
                  "reset_value": "0xffff",
                  "fields": {
                    "MAX_BREADY_WAITS": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "MAX_BREADY_WAITS",
                      "description": "Run-time MAXWAITS value. Setting to zero disables this timeout check \n",
                      "access": "read-write"
                    }
                  }
                },
                "Device Global Interrupt Enable register": {
                  "address_offset": "0x200",
                  "size": 1,
                  "display_name": "Device Global Interrupt Enable register",
                  "description": "Device Global Interrupt Enable register",
                  "access": "read-write",
                  "fields": {
                    "Device Global Interrupt Enable": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Device Global Interrupt Enable",
                      "description": "Device Global Interrupt Enable",
                      "access": "read-write"
                    }
                  }
                },
                "MI-side Interrupt Enable register": {
                  "address_offset": "0x204",
                  "size": 1,
                  "display_name": "MI-side Interrupt Enable register",
                  "description": "Interrupt Enable register for MI-side firewall",
                  "access": "read-write",
                  "fields": {
                    "XILINX WR DECERR Blocking Enable": {
                      "bit_offset": 31,
                      "bit_width": 1,
                      "display_name": "XILINX WR DECERR Blocking Enable",
                      "description": "Block the firewall when a write DECERR is observed",
                      "access": "read-write"
                    },
                    "XILINX WR SLVERR Blocking Enable": {
                      "bit_offset": 30,
                      "bit_width": 1,
                      "display_name": "XILINX WR SLVERR Blocking Enable",
                      "description": "Block the firewall when a write SLVERR is observed",
                      "access": "read-write"
                    },
                    "MI-side Read Fault Interrupt Enables register": {
                      "bit_offset": 17,
                      "bit_width": 7,
                      "display_name": "MI-side Read Fault Interrupt Enables register",
                      "description": "Issue an interrupt when any of the corresponding bits 23-17 of the MI Fault Status Register become active \n",
                      "access": "read-write"
                    },
                    "XILINX RD DECERR Blocking Enable": {
                      "bit_offset": 15,
                      "bit_width": 1,
                      "display_name": "XILINX RD DECERR Blocking Enable",
                      "description": "Block the firewall when a read DECERR is observed",
                      "access": "read-write"
                    },
                    "XILINX RD SLVERR Blocking Enable": {
                      "bit_offset": 14,
                      "bit_width": 1,
                      "display_name": "XILINX RD SLVERR Blocking Enable",
                      "description": "Block the firewall when a read SLVERR is observed",
                      "access": "read-write"
                    },
                    "MI-side Write Fault Interrupt Enables register": {
                      "bit_offset": 1,
                      "bit_width": 7,
                      "display_name": "MI-side Write Fault Interrupt Enables register",
                      "description": "Issue an interrupt when any of the corresponding bits 7-1 of the MI Fault Status Register become active \n",
                      "access": "read-write"
                    }
                  }
                },
                "SI-side Interrupt Enable register": {
                  "address_offset": "0x208",
                  "size": 1,
                  "display_name": "SI-side Interrupt Enable register",
                  "description": "Interrupt Enable register for SI-side firewall",
                  "access": "read-write",
                  "fields": {
                    "XILINX WR DECERR Blocking Enable": {
                      "bit_offset": 31,
                      "bit_width": 1,
                      "display_name": "XILINX WR DECERR Blocking Enable",
                      "description": "Block the firewall when a write DECERR is observed",
                      "access": "read-write"
                    },
                    "XILINX WR SLVERR Blocking Enable": {
                      "bit_offset": 30,
                      "bit_width": 1,
                      "display_name": "XILINX WR SLVERR Blocking Enable",
                      "description": "Block the firewall when a write SLVERR is observed",
                      "access": "read-write"
                    },
                    "SI-side Read Fault Interrupt Enables register": {
                      "bit_offset": 17,
                      "bit_width": 10,
                      "display_name": "SI-side Read Fault Interrupt Enables register",
                      "description": "Issue an interrupt when any of the corresponding bits 26-17 of the SI Fault Status Register become active \n",
                      "access": "read-write"
                    },
                    "XILINX RD DECERR Blocking Enable": {
                      "bit_offset": 15,
                      "bit_width": 1,
                      "display_name": "XILINX RD DECERR Blocking Enable",
                      "description": "Block the firewall when a read DECERR is observed",
                      "access": "read-write"
                    },
                    "XILINX RD SLVERR Blocking Enable": {
                      "bit_offset": 14,
                      "bit_width": 1,
                      "display_name": "XILINX RD SLVERR Blocking Enable",
                      "description": "Block the firewall when a read SLVERR is observed",
                      "access": "read-write"
                    },
                    "SI-side Write Fault Interrupt Enables register": {
                      "bit_offset": 1,
                      "bit_width": 6,
                      "display_name": "SI-side Write Fault Interrupt Enables register",
                      "description": "Issue an interrupt when any of the corresponding bits 6-1 of the SI Fault Status Register become active \n",
                      "access": "read-write"
                    }
                  }
                },
                "Final ARADDR Low register": {
                  "address_offset": "0x210",
                  "size": 1,
                  "display_name": "Final ARADDR Low register",
                  "description": "Most recent value observed on s_axi_araddr[31:0] until read block",
                  "access": "read-only",
                  "fields": {
                    "Final ARADDR Low": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Final ARADDR Low",
                      "description": "Most recent value observed on s_axi_araddr[31:0] until read block",
                      "access": "read-only"
                    }
                  }
                },
                "Final ARADDR High register": {
                  "address_offset": "0x214",
                  "size": 1,
                  "display_name": "Final ARADDR High register",
                  "description": "Most recent value observed on s_axi_araddr[63:32] until read block",
                  "access": "read-only",
                  "fields": {
                    "Final ARADDR High": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Final ARADDR High",
                      "description": "Most recent value observed on s_axi_araddr[63:32] until read block",
                      "access": "read-only"
                    }
                  }
                },
                "Final AWADDR Low register": {
                  "address_offset": "0x218",
                  "size": 1,
                  "display_name": "Final AWADDR Low register",
                  "description": "Most recent value observed on s_axi_awaddr[31:0] until read block",
                  "access": "read-only",
                  "fields": {
                    "Final AWADDR Low": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Final AWADDR Low",
                      "description": "Most recent value observed on s_axi_awaddr[31:0] until read block",
                      "access": "read-only"
                    }
                  }
                },
                "Final AWADDR High register": {
                  "address_offset": "0x21c",
                  "size": 1,
                  "display_name": "Final AWADDR High register",
                  "description": "Most recent value observed on s_axi_awaddr[63:32] until read block",
                  "access": "read-only",
                  "fields": {
                    "Final AWADDR High": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Final AWADDR High",
                      "description": "Most recent value observed on s_axi_awaddr[63:32] until read block",
                      "access": "read-only"
                    }
                  }
                },
                "Final ARUSER register": {
                  "address_offset": "0x220",
                  "size": 1,
                  "display_name": "Final ARUSER register",
                  "description": "Most recent value observed on s_axi_aruser[31:0] until read block",
                  "access": "read-only",
                  "fields": {
                    "Final ARUSER": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Final ARUSER",
                      "description": "Most recent value observed on s_axi_aruser[31:0] until read block",
                      "access": "read-only"
                    }
                  }
                },
                "Final AWUSER register": {
                  "address_offset": "0x224",
                  "size": 1,
                  "display_name": "Final AWUSER register",
                  "description": "Most recent value observed on s_axi_aruser[31:0] until read block",
                  "access": "read-only",
                  "fields": {
                    "Final AWUSER": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Final AWUSER",
                      "description": "Most recent value observed on s_axi_aruser[31:0] until read block",
                      "access": "read-only"
                    }
                  }
                },
                "Timeout Prescaler register": {
                  "address_offset": "0x230",
                  "size": 1,
                  "display_name": "Timeout Prescaler register",
                  "description": "Number of aclk cycles to wait between incrementing each of the MAX_WAITS timers",
                  "access": "read-write",
                  "fields": {
                    "Timeout Prescaler": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "Timeout Prescaler",
                      "description": "Number of aclk cycles to wait between incrementing each of the MAX_WAITS timers",
                      "access": "read-only"
                    }
                  }
                },
                "Timeout Initial Delay register": {
                  "address_offset": "0x234",
                  "size": 1,
                  "display_name": "Timeout Initial Delay register",
                  "description": "Number of pre-scaled MAX_WAIT timer cycles to wait after reset before enabling all MAX_WAITS timers",
                  "access": "read-write",
                  "fields": {
                    "Timeout Initial Delay": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "Timeout Initial Delay",
                      "description": "Number of pre-scaled MAX_WAIT timer cycles to wait after reset before enabling all MAX_WAITS timers",
                      "access": "read-only"
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
}