$date
	Fri Oct  6 11:04:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fourbitadder_tb $end
$var wire 1 ! r4 $end
$var wire 1 " r3 $end
$var wire 1 # r2 $end
$var wire 1 $ r1 $end
$var wire 1 % r0 $end
$var reg 1 & a0 $end
$var reg 1 ' a1 $end
$var reg 1 ( a2 $end
$var reg 1 ) a3 $end
$var reg 1 * b0 $end
$var reg 1 + b1 $end
$var reg 1 , b2 $end
$var reg 1 - b3 $end
$var reg 1 . c0 $end
$scope module uut $end
$var wire 1 & a0 $end
$var wire 1 ' a1 $end
$var wire 1 ( a2 $end
$var wire 1 ) a3 $end
$var wire 1 * b0 $end
$var wire 1 + b1 $end
$var wire 1 , b2 $end
$var wire 1 - b3 $end
$var wire 1 . c0 $end
$var wire 1 % r0 $end
$var wire 1 $ r1 $end
$var wire 1 # r2 $end
$var wire 1 " r3 $end
$var wire 1 ! r4 $end
$var wire 1 / w1 $end
$var wire 1 0 w10 $end
$var wire 1 1 w11 $end
$var wire 1 2 w12 $end
$var wire 1 3 w13 $end
$var wire 1 4 w14 $end
$var wire 1 5 w15 $end
$var wire 1 6 w2 $end
$var wire 1 7 w3 $end
$var wire 1 8 w4 $end
$var wire 1 9 w5 $end
$var wire 1 : w6 $end
$var wire 1 ; w7 $end
$var wire 1 < w8 $end
$var wire 1 = w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0<
0;
0:
09
18
07
06
05
04
03
02
01
10
0/
0.
0-
0,
1+
0*
0)
0(
1'
0&
0%
0$
1#
0"
0!
$end
#20
1#
13
10
1%
1=
17
08
1/
16
0'
1&
#30
1!
15
11
0=
0"
0#
14
0$
03
1;
19
07
18
0/
06
1%
02
1-
1,
1'
0&
1.
#40
