

================================================================
== Vitis HLS Report for 'v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2'
================================================================
* Date:           Fri Mar  1 09:43:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  5.253 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    32772|  13.468 ns|  0.221 ms|    2|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_2275_2  |        0|    32770|         5|          1|          1|  0 ~ 32767|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    145|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     256|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     256|    276|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln2275_fu_221_p2               |         +|   0|  0|  20|          15|           1|
    |add_ln2416_1_fu_317_p2             |         +|   0|  0|  14|           9|           2|
    |add_ln2416_2_fu_350_p2             |         +|   0|  0|  10|          10|          10|
    |add_ln2416_fu_341_p2               |         +|   0|  0|  10|          10|          10|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_load_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln2275_fu_215_p2              |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |PixBufVal_fu_307_p3                |    select|   0|  0|   8|           1|           8|
    |empty_74_fu_378_p3                 |    select|   0|  0|   8|           1|           1|
    |select_ln2356_fu_301_p3            |    select|   0|  0|   8|           1|           8|
    |stream_out_vresampled_din          |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 145|          74|          91|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_x             |   9|          2|   15|         30|
    |out_x_fu_96                    |   9|          2|   15|         30|
    |p_0_0324492_i_out_o            |   9|          2|    8|         16|
    |p_0_0335490_i_out_o            |   9|          2|    8|         16|
    |pix_0_0_0_0_0_load484_i_out_o  |   9|          2|    8|         16|
    |pix_0_1_0_0_0_load486_i_out_o  |   9|          2|    8|         16|
    |pix_0_2_0_0_0_load488_i_out_o  |   9|          2|    8|         16|
    |stream_out_hresampled_blk_n    |   9|          2|    1|          2|
    |stream_out_vresampled_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  99|         22|   74|        148|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |LineBufVal_1_reg_472                  |   8|   0|    8|          0|
    |LineBufVal_1_reg_472_pp0_iter2_reg    |   8|   0|    8|          0|
    |LineBufVal_2_reg_495                  |   8|   0|    8|          0|
    |LineBufVal_reg_510                    |   8|   0|    8|          0|
    |PixBufVal_reg_500                     |   8|   0|    8|          0|
    |add_ln2416_1_reg_505                  |   9|   0|    9|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |idxprom6_i261_i_reg_450               |  12|   0|   64|         52|
    |linebuf_c_addr_reg_456                |  12|   0|   12|          0|
    |linebuf_c_addr_reg_456_pp0_iter1_reg  |  12|   0|   12|          0|
    |linebuf_y_addr_reg_462                |  12|   0|   12|          0|
    |out_x_fu_96                           |  15|   0|   15|          0|
    |pix_0_0_0_0_0_load_reg_520            |   8|   0|    8|          0|
    |pix_0_1_0_0_0_load_reg_525            |   8|   0|    8|          0|
    |pix_0_2_0_0_0_load_reg_530            |   8|   0|    8|          0|
    |trunc_ln2287_2_reg_484                |   8|   0|    8|          0|
    |trunc_ln2287_3_reg_490                |   8|   0|    8|          0|
    |trunc_ln2287_reg_479                  |   8|   0|    8|          0|
    |trunc_ln_reg_515                      |   8|   0|    8|          0|
    |x_reg_441                             |  15|   0|   15|          0|
    |x_reg_441                             |  64|  32|   15|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 256|  32|  259|         52|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2|  return value|
|stream_out_hresampled_dout            |   in|   24|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    3|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    3|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_empty_n         |   in|    1|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_read            |  out|    1|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_vresampled_din             |  out|   24|     ap_fifo|                          stream_out_vresampled|       pointer|
|stream_out_vresampled_num_data_valid  |   in|    3|     ap_fifo|                          stream_out_vresampled|       pointer|
|stream_out_vresampled_fifo_cap        |   in|    3|     ap_fifo|                          stream_out_vresampled|       pointer|
|stream_out_vresampled_full_n          |   in|    1|     ap_fifo|                          stream_out_vresampled|       pointer|
|stream_out_vresampled_write           |  out|    1|     ap_fifo|                          stream_out_vresampled|       pointer|
|loopWidth                             |   in|   16|     ap_none|                                      loopWidth|        scalar|
|p_read                                |   in|    1|     ap_none|                                         p_read|        scalar|
|cmp33_i                               |   in|    1|     ap_none|                                        cmp33_i|        scalar|
|cmp107_i                              |   in|    1|     ap_none|                                       cmp107_i|        scalar|
|linebuf_c_1_address0                  |  out|   12|   ap_memory|                                    linebuf_c_1|         array|
|linebuf_c_1_ce0                       |  out|    1|   ap_memory|                                    linebuf_c_1|         array|
|linebuf_c_1_we0                       |  out|    1|   ap_memory|                                    linebuf_c_1|         array|
|linebuf_c_1_d0                        |  out|    8|   ap_memory|                                    linebuf_c_1|         array|
|linebuf_c_1_address1                  |  out|   12|   ap_memory|                                    linebuf_c_1|         array|
|linebuf_c_1_ce1                       |  out|    1|   ap_memory|                                    linebuf_c_1|         array|
|linebuf_c_1_q1                        |   in|    8|   ap_memory|                                    linebuf_c_1|         array|
|empty_40                              |   in|    1|     ap_none|                                       empty_40|        scalar|
|empty                                 |   in|    1|     ap_none|                                          empty|        scalar|
|linebuf_y_address0                    |  out|   12|   ap_memory|                                      linebuf_y|         array|
|linebuf_y_ce0                         |  out|    1|   ap_memory|                                      linebuf_y|         array|
|linebuf_y_we0                         |  out|    1|   ap_memory|                                      linebuf_y|         array|
|linebuf_y_d0                          |  out|    8|   ap_memory|                                      linebuf_y|         array|
|linebuf_y_q0                          |   in|    8|   ap_memory|                                      linebuf_y|         array|
|linebuf_c_address0                    |  out|   12|   ap_memory|                                      linebuf_c|         array|
|linebuf_c_ce0                         |  out|    1|   ap_memory|                                      linebuf_c|         array|
|linebuf_c_we0                         |  out|    1|   ap_memory|                                      linebuf_c|         array|
|linebuf_c_d0                          |  out|    8|   ap_memory|                                      linebuf_c|         array|
|linebuf_c_address1                    |  out|   12|   ap_memory|                                      linebuf_c|         array|
|linebuf_c_ce1                         |  out|    1|   ap_memory|                                      linebuf_c|         array|
|linebuf_c_q1                          |   in|    8|   ap_memory|                                      linebuf_c|         array|
|p_0_0324492_i_out_i                   |   in|    8|     ap_ovld|                              p_0_0324492_i_out|       pointer|
|p_0_0324492_i_out_o                   |  out|    8|     ap_ovld|                              p_0_0324492_i_out|       pointer|
|p_0_0324492_i_out_o_ap_vld            |  out|    1|     ap_ovld|                              p_0_0324492_i_out|       pointer|
|p_0_0335490_i_out_i                   |   in|    8|     ap_ovld|                              p_0_0335490_i_out|       pointer|
|p_0_0335490_i_out_o                   |  out|    8|     ap_ovld|                              p_0_0335490_i_out|       pointer|
|p_0_0335490_i_out_o_ap_vld            |  out|    1|     ap_ovld|                              p_0_0335490_i_out|       pointer|
|pix_0_2_0_0_0_load488_i_out_i         |   in|    8|     ap_ovld|                    pix_0_2_0_0_0_load488_i_out|       pointer|
|pix_0_2_0_0_0_load488_i_out_o         |  out|    8|     ap_ovld|                    pix_0_2_0_0_0_load488_i_out|       pointer|
|pix_0_2_0_0_0_load488_i_out_o_ap_vld  |  out|    1|     ap_ovld|                    pix_0_2_0_0_0_load488_i_out|       pointer|
|pix_0_1_0_0_0_load486_i_out_i         |   in|    8|     ap_ovld|                    pix_0_1_0_0_0_load486_i_out|       pointer|
|pix_0_1_0_0_0_load486_i_out_o         |  out|    8|     ap_ovld|                    pix_0_1_0_0_0_load486_i_out|       pointer|
|pix_0_1_0_0_0_load486_i_out_o_ap_vld  |  out|    1|     ap_ovld|                    pix_0_1_0_0_0_load486_i_out|       pointer|
|pix_0_0_0_0_0_load484_i_out_i         |   in|    8|     ap_ovld|                    pix_0_0_0_0_0_load484_i_out|       pointer|
|pix_0_0_0_0_0_load484_i_out_o         |  out|    8|     ap_ovld|                    pix_0_0_0_0_0_load484_i_out|       pointer|
|pix_0_0_0_0_0_load484_i_out_o_ap_vld  |  out|    1|     ap_ovld|                    pix_0_0_0_0_0_load484_i_out|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_x = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2236->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 8 'alloca' 'out_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_40"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp107_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp107_i"   --->   Operation 13 'read' 'cmp107_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp33_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_i"   --->   Operation 14 'read' 'cmp33_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 16 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln2236 = store i15 0, i15 %out_x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2236->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 17 'store' 'store_ln2236' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x = load i15 %out_x"   --->   Operation 19 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln2275_1 = zext i15 %x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2275->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 20 'zext' 'zext_ln2275_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.07ns)   --->   "%icmp_ln2275 = icmp_slt  i16 %zext_ln2275_1, i16 %loopWidth_read" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2275->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 21 'icmp' 'icmp_ln2275' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.94ns)   --->   "%add_ln2275 = add i15 %x, i15 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2275->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 23 'add' 'add_ln2275' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln2275 = br i1 %icmp_ln2275, void %for.inc413.loopexit.i.exitStub, void %for.body27.split.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2275->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 24 'br' 'br_ln2275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_75 = trunc i15 %x"   --->   Operation 25 'trunc' 'empty_75' <Predicate = (icmp_ln2275)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%idxprom6_i261_i = zext i12 %empty_75"   --->   Operation 26 'zext' 'idxprom6_i261_i' <Predicate = (icmp_ln2275)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%linebuf_c_addr = getelementptr i8 %linebuf_c, i64 0, i64 %idxprom6_i261_i" [c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:850->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2338->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 27 'getelementptr' 'linebuf_c_addr' <Predicate = (icmp_ln2275)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%LineBufVal_1 = load i12 %linebuf_c_addr" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2338->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 28 'load' 'LineBufVal_1' <Predicate = (icmp_ln2275)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln2285 = br i1 %cmp33_i_read, void %VITIS_LOOP_2386_13.i_ifconv, void %for.inc240.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2285->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 29 'br' 'br_ln2285' <Predicate = (icmp_ln2275)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln2442 = br i1 %tmp, void %if.then404.i_ifconv, void %for.inc410.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2442->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 30 'br' 'br_ln2442' <Predicate = (icmp_ln2275)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln2236 = store i15 %add_ln2275, i15 %out_x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2236->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 31 'store' 'store_ln2236' <Predicate = (icmp_ln2275)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln2275 = br void %for.body27.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2275->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 32 'br' 'br_ln2275' <Predicate = (icmp_ln2275)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%linebuf_y_addr = getelementptr i8 %linebuf_y, i64 0, i64 %idxprom6_i261_i" [c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:850->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2301->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 33 'getelementptr' 'linebuf_y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%linebuf_c_1_addr = getelementptr i8 %linebuf_c_1, i64 0, i64 %idxprom6_i261_i" [c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:850->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2338->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 34 'getelementptr' 'linebuf_c_1_addr' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%LineBufVal_1 = load i12 %linebuf_c_addr" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2338->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 35 'load' 'LineBufVal_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%LineBufVal_2 = load i12 %linebuf_c_1_addr" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2338->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 36 'load' 'LineBufVal_2' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 37 [1/1] (2.45ns)   --->   "%stream_out_hresampled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_out_hresampled" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 37 'read' 'stream_out_hresampled_read' <Predicate = (cmp33_i_read)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln2287 = trunc i24 %stream_out_hresampled_read" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 38 'trunc' 'trunc_ln2287' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln2287_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_hresampled_read, i32 8, i32 15" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 39 'partselect' 'trunc_ln2287_2' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln2287_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_hresampled_read, i32 16, i32 23" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 40 'partselect' 'trunc_ln2287_3' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln2287 = store i8 %trunc_ln2287_2, i8 %p_0_0324492_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 41 'store' 'store_ln2287' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln2287 = store i8 %trunc_ln2287, i8 %p_0_0335490_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 42 'store' 'store_ln2287' <Predicate = (cmp33_i_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%LineBufVal = load i12 %linebuf_y_addr" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2301->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 43 'load' 'LineBufVal' <Predicate = (!p_read_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%LineBufVal_2 = load i12 %linebuf_c_1_addr" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2338->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 44 'load' 'LineBufVal_2' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln812 = store i8 %trunc_ln2287_2, i12 %linebuf_c_addr" [c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:812->c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:888->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2384->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 45 'store' 'store_ln812' <Predicate = (cmp33_i_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln2287 = store i8 %trunc_ln2287_3, i8 %pix_0_2_0_0_0_load488_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 46 'store' 'store_ln2287' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln2287 = store i8 %trunc_ln2287_2, i8 %pix_0_1_0_0_0_load486_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 47 'store' 'store_ln2287' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln2287 = store i8 %trunc_ln2287, i8 %pix_0_0_0_0_0_load484_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2287->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 48 'store' 'store_ln2287' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln2385 = br void %VITIS_LOOP_2386_13.i_ifconv" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2385->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 49 'br' 'br_ln2385' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0335490_i_out_load = load i8 %p_0_0335490_i_out" [c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:812->c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:888->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2315->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 50 'load' 'p_0_0335490_i_out_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0324492_i_out_load = load i8 %p_0_0324492_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2356->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 51 'load' 'p_0_0324492_i_out_load' <Predicate = (cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.24ns)   --->   "%select_ln2356 = select i1 %cmp33_i_read, i8 %p_0_0324492_i_out_load, i8 %LineBufVal_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2356->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 52 'select' 'select_ln2356' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.24ns)   --->   "%PixBufVal = select i1 %cmp107_i_read, i8 %LineBufVal_1, i8 %select_ln2356" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2390->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 53 'select' 'PixBufVal' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln812 = store i8 %p_0_0335490_i_out_load, i12 %linebuf_y_addr" [c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:812->c:/va/z702/hdmi/hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h:888->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2315->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 54 'store' 'store_ln812' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln2416_2 = zext i8 %select_ln2356" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 55 'zext' 'zext_ln2416_2' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln2416_1 = add i9 %zext_ln2416_2, i9 2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 56 'add' 'add_ln2416_1' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln2275 = zext i15 %x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2275->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 57 'zext' 'zext_ln2275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln2279 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2279->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 58 'specpipeline' 'specpipeline_ln2279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln2275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2275->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 59 'specloopname' 'specloopname_ln2275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%LineBufVal = load i12 %linebuf_y_addr" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2301->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 60 'load' 'LineBufVal' <Predicate = (!p_read_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%linebuf_c_1_addr_1 = getelementptr i8 %linebuf_c_1, i64 0, i64 %zext_ln2275" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2396->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 61 'getelementptr' 'linebuf_c_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln2396 = store i8 %PixBufVal, i12 %linebuf_c_1_addr_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2396->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 62 'store' 'store_ln2396' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %LineBufVal_1, i1 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln2416 = zext i8 %LineBufVal_2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 64 'zext' 'zext_ln2416' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln2416_1 = zext i9 %shl_ln" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 65 'zext' 'zext_ln2416_1' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln2416 = add i10 %zext_ln2416_1, i10 %zext_ln2416" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 66 'add' 'add_ln2416' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln2416_3 = zext i9 %add_ln2416_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 67 'zext' 'zext_ln2416_3' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln2416_2 = add i10 %zext_ln2416_3, i10 %add_ln2416" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 68 'add' 'add_ln2416_2' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln2416_2, i32 2, i32 9" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = (!p_read_1 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%pix_0_0_0_0_0_load = load i8 %pix_0_0_0_0_0_load484_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 70 'load' 'pix_0_0_0_0_0_load' <Predicate = (!tmp & p_read_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%pix_0_1_0_0_0_load = load i8 %pix_0_1_0_0_0_load486_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 71 'load' 'pix_0_1_0_0_0_load' <Predicate = (!tmp & p_read_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%pix_0_2_0_0_0_load = load i8 %pix_0_2_0_0_0_load488_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 72 'load' 'pix_0_2_0_0_0_load' <Predicate = (!tmp & p_read_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (!icmp_ln2275)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.39>
ST_5 : Operation 73 [1/1] (1.24ns)   --->   "%empty_74 = select i1 %tmp_1, i8 0, i8 %trunc_ln" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2416->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 73 'select' 'empty_74' <Predicate = (!p_read_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln2444_1_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %pix_0_2_0_0_0_load, i8 %pix_0_1_0_0_0_load, i8 %pix_0_0_0_0_0_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 74 'bitconcatenate' 'or_ln2444_1_i' <Predicate = (!tmp & p_read_1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_74, i8 %LineBufVal" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 75 'bitconcatenate' 'tmp_i' <Predicate = (!tmp & !p_read_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln2444 = zext i16 %tmp_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 76 'zext' 'zext_ln2444' <Predicate = (!tmp & !p_read_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.69ns)   --->   "%p_0 = select i1 %p_read_1, i24 %or_ln2444_1_i, i24 %zext_ln2444" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 77 'select' 'p_0' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (2.45ns)   --->   "%write_ln2444 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_vresampled, i24 %p_0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2444->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 78 'write' 'write_ln2444' <Predicate = (!tmp)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln2445 = br void %for.inc410.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2445->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 79 'br' 'br_ln2445' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmp33_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp107_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linebuf_c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ empty_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ linebuf_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_0_0324492_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0335490_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pix_0_2_0_0_0_load488_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pix_0_1_0_0_0_load486_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pix_0_0_0_0_0_load484_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_x                      (alloca           ) [ 010000]
specinterface_ln0          (specinterface    ) [ 000000]
specinterface_ln0          (specinterface    ) [ 000000]
tmp                        (read             ) [ 011111]
tmp_1                      (read             ) [ 011111]
cmp107_i_read              (read             ) [ 011100]
cmp33_i_read               (read             ) [ 011100]
p_read_1                   (read             ) [ 011111]
loopWidth_read             (read             ) [ 000000]
store_ln2236               (store            ) [ 000000]
br_ln0                     (br               ) [ 000000]
x                          (load             ) [ 011110]
zext_ln2275_1              (zext             ) [ 000000]
icmp_ln2275                (icmp             ) [ 011110]
speclooptripcount_ln0      (speclooptripcount) [ 000000]
add_ln2275                 (add              ) [ 000000]
br_ln2275                  (br               ) [ 000000]
empty_75                   (trunc            ) [ 000000]
idxprom6_i261_i            (zext             ) [ 011000]
linebuf_c_addr             (getelementptr    ) [ 011100]
br_ln2285                  (br               ) [ 000000]
br_ln2442                  (br               ) [ 000000]
store_ln2236               (store            ) [ 000000]
br_ln2275                  (br               ) [ 000000]
linebuf_y_addr             (getelementptr    ) [ 010110]
linebuf_c_1_addr           (getelementptr    ) [ 010100]
LineBufVal_1               (load             ) [ 010110]
stream_out_hresampled_read (read             ) [ 000000]
trunc_ln2287               (trunc            ) [ 010100]
trunc_ln2287_2             (partselect       ) [ 010100]
trunc_ln2287_3             (partselect       ) [ 010100]
store_ln2287               (store            ) [ 000000]
store_ln2287               (store            ) [ 000000]
LineBufVal_2               (load             ) [ 010010]
store_ln812                (store            ) [ 000000]
store_ln2287               (store            ) [ 000000]
store_ln2287               (store            ) [ 000000]
store_ln2287               (store            ) [ 000000]
br_ln2385                  (br               ) [ 000000]
p_0_0335490_i_out_load     (load             ) [ 000000]
p_0_0324492_i_out_load     (load             ) [ 000000]
select_ln2356              (select           ) [ 000000]
PixBufVal                  (select           ) [ 010010]
store_ln812                (store            ) [ 000000]
zext_ln2416_2              (zext             ) [ 000000]
add_ln2416_1               (add              ) [ 010010]
zext_ln2275                (zext             ) [ 000000]
specpipeline_ln2279        (specpipeline     ) [ 000000]
specloopname_ln2275        (specloopname     ) [ 000000]
LineBufVal                 (load             ) [ 010001]
linebuf_c_1_addr_1         (getelementptr    ) [ 000000]
store_ln2396               (store            ) [ 000000]
shl_ln                     (bitconcatenate   ) [ 000000]
zext_ln2416                (zext             ) [ 000000]
zext_ln2416_1              (zext             ) [ 000000]
add_ln2416                 (add              ) [ 000000]
zext_ln2416_3              (zext             ) [ 000000]
add_ln2416_2               (add              ) [ 000000]
trunc_ln                   (partselect       ) [ 010001]
pix_0_0_0_0_0_load         (load             ) [ 010001]
pix_0_1_0_0_0_load         (load             ) [ 010001]
pix_0_2_0_0_0_load         (load             ) [ 010001]
empty_74                   (select           ) [ 000000]
or_ln2444_1_i              (bitconcatenate   ) [ 000000]
tmp_i                      (bitconcatenate   ) [ 000000]
zext_ln2444                (zext             ) [ 000000]
p_0                        (select           ) [ 000000]
write_ln2444               (write            ) [ 000000]
br_ln2445                  (br               ) [ 000000]
ret_ln0                    (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="loopWidth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_vresampled">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_vresampled"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp33_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp33_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp107_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp107_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="linebuf_c_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_c_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty_40">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="empty">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="linebuf_y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="linebuf_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_0_0324492_i_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0324492_i_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_0_0335490_i_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0335490_i_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pix_0_2_0_0_0_load488_i_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_0_2_0_0_0_load488_i_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pix_0_1_0_0_0_load486_i_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_0_1_0_0_0_load486_i_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pix_0_0_0_0_0_load484_i_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_0_0_0_0_0_load484_i_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="out_x_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="cmp107_i_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp107_i_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cmp33_i_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp33_i_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="loopWidth_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stream_out_hresampled_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_out_hresampled_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln2444_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="0" index="2" bw="24" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2444/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="linebuf_c_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_c_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="2"/>
<pin id="158" dir="0" index="1" bw="8" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_1/1 store_ln812/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="linebuf_y_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="1"/>
<pin id="170" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_y_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="linebuf_c_1_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="12" slack="1"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_c_1_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="188" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal_2/2 store_ln2396/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="1"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="LineBufVal/3 store_ln812/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="linebuf_c_1_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="15" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_c_1_addr_1/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln2236_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="15" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2236/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="x_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="0"/>
<pin id="210" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln2275_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="15" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2275_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln2275_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2275/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln2275_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="15" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2275/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="empty_75_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_75/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="idxprom6_i261_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom6_i261_i/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln2236_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="15" slack="0"/>
<pin id="238" dir="0" index="1" bw="15" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2236/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln2287_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln2287/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln2287_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="24" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="0" index="3" bw="5" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2287_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln2287_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="24" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2287_3/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln2287_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2287/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln2287_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2287/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln2287_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="1"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2287/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln2287_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2287/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln2287_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2287/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_0_0335490_i_out_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0335490_i_out_load/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_0_0324492_i_out_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0324492_i_out_load/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln2356_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="2"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="1"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2356/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="PixBufVal_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="2"/>
<pin id="309" dir="0" index="1" bw="8" slack="1"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="PixBufVal/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln2416_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2416_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln2416_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2416_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln2275_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="15" slack="3"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2275/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="2"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln2416_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2416/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln2416_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2416_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln2416_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2416/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln2416_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2416_3/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln2416_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2416_2/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="0" index="2" bw="3" slack="0"/>
<pin id="360" dir="0" index="3" bw="5" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="pix_0_0_0_0_0_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_0_0_0_0_0_load/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="pix_0_1_0_0_0_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_0_1_0_0_0_load/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="pix_0_2_0_0_0_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_0_2_0_0_0_load/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_74_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="4"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="1"/>
<pin id="382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_74/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln2444_1_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="24" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="1"/>
<pin id="387" dir="0" index="2" bw="8" slack="1"/>
<pin id="388" dir="0" index="3" bw="8" slack="1"/>
<pin id="389" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2444_1_i/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="1"/>
<pin id="395" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln2444_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2444/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_0_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="4"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="0" index="2" bw="24" slack="0"/>
<pin id="406" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="410" class="1005" name="out_x_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="out_x "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="3"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="cmp107_i_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="2"/>
<pin id="428" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp107_i_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="cmp33_i_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp33_i_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="p_read_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="x_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="3"/>
<pin id="443" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln2275_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="3"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2275 "/>
</bind>
</comp>

<comp id="450" class="1005" name="idxprom6_i261_i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idxprom6_i261_i "/>
</bind>
</comp>

<comp id="456" class="1005" name="linebuf_c_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_c_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="linebuf_y_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="1"/>
<pin id="464" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_y_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="linebuf_c_1_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="1"/>
<pin id="469" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_c_1_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="LineBufVal_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LineBufVal_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="trunc_ln2287_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2287 "/>
</bind>
</comp>

<comp id="484" class="1005" name="trunc_ln2287_2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2287_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="trunc_ln2287_3_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2287_3 "/>
</bind>
</comp>

<comp id="495" class="1005" name="LineBufVal_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LineBufVal_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="PixBufVal_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="PixBufVal "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln2416_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="1"/>
<pin id="507" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2416_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="LineBufVal_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LineBufVal "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="1"/>
<pin id="517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="520" class="1005" name="pix_0_0_0_0_0_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_0_0_0_0_0_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="pix_0_1_0_0_0_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_0_1_0_0_0_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="pix_0_2_0_0_0_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="1"/>
<pin id="532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_0_2_0_0_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="94" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="189"><net_src comp="173" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="130" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="208" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="208" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="240"><net_src comp="221" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="136" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="136" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="136" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="245" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="241" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="301" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="80" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="341" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="82" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="84" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="28" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="88" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="90" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="92" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="378" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="384" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="413"><net_src comp="96" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="420"><net_src comp="100" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="106" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="429"><net_src comp="112" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="434"><net_src comp="118" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="439"><net_src comp="124" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="444"><net_src comp="208" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="449"><net_src comp="215" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="231" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="459"><net_src comp="149" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="465"><net_src comp="166" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="470"><net_src comp="173" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="475"><net_src comp="156" pin="7"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="482"><net_src comp="241" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="487"><net_src comp="245" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="493"><net_src comp="255" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="498"><net_src comp="180" pin="7"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="503"><net_src comp="307" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="508"><net_src comp="317" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="513"><net_src comp="190" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="518"><net_src comp="356" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="523"><net_src comp="366" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="528"><net_src comp="370" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="533"><net_src comp="374" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="384" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_vresampled | {5 }
	Port: linebuf_c_1 | {4 }
	Port: linebuf_y | {3 }
	Port: linebuf_c | {3 }
	Port: stream_out_hresampled | {}
	Port: p_0_0324492_i_out | {2 }
	Port: p_0_0335490_i_out | {2 }
	Port: pix_0_2_0_0_0_load488_i_out | {3 }
	Port: pix_0_1_0_0_0_load486_i_out | {3 }
	Port: pix_0_0_0_0_0_load484_i_out | {3 }
 - Input state : 
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : loopWidth | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : p_read | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : stream_out_vresampled | {}
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : cmp33_i | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : cmp107_i | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : linebuf_c_1 | {2 3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : empty_40 | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : empty | {1 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : linebuf_y | {3 4 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : linebuf_c | {1 2 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : stream_out_hresampled | {2 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : p_0_0324492_i_out | {3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : p_0_0335490_i_out | {3 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : pix_0_2_0_0_0_load488_i_out | {4 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : pix_0_1_0_0_0_load486_i_out | {4 }
	Port: v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 : pix_0_0_0_0_0_load484_i_out | {4 }
  - Chain level:
	State 1
		store_ln2236 : 1
		x : 1
		zext_ln2275_1 : 2
		icmp_ln2275 : 3
		add_ln2275 : 2
		br_ln2275 : 4
		empty_75 : 2
		idxprom6_i261_i : 3
		linebuf_c_addr : 4
		LineBufVal_1 : 5
		store_ln2236 : 3
	State 2
		LineBufVal_2 : 1
		store_ln2287 : 1
		store_ln2287 : 1
	State 3
		select_ln2356 : 1
		PixBufVal : 2
		store_ln812 : 1
		zext_ln2416_2 : 2
		add_ln2416_1 : 3
	State 4
		linebuf_c_1_addr_1 : 1
		store_ln2396 : 2
		zext_ln2416_1 : 1
		add_ln2416 : 2
		add_ln2416_2 : 3
		trunc_ln : 4
	State 5
		tmp_i : 1
		zext_ln2444 : 2
		p_0 : 3
		write_ln2444 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |            add_ln2275_fu_221           |    0    |    20   |
|    add   |           add_ln2416_1_fu_317          |    0    |    15   |
|          |            add_ln2416_fu_341           |    0    |    9    |
|          |           add_ln2416_2_fu_350          |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|          |          select_ln2356_fu_301          |    0    |    8    |
|  select  |            PixBufVal_fu_307            |    0    |    8    |
|          |             empty_74_fu_378            |    0    |    8    |
|          |               p_0_fu_402               |    0    |    24   |
|----------|----------------------------------------|---------|---------|
|   icmp   |           icmp_ln2275_fu_215           |    0    |    23   |
|----------|----------------------------------------|---------|---------|
|          |             tmp_read_fu_100            |    0    |    0    |
|          |            tmp_1_read_fu_106           |    0    |    0    |
|          |        cmp107_i_read_read_fu_112       |    0    |    0    |
|   read   |        cmp33_i_read_read_fu_118        |    0    |    0    |
|          |          p_read_1_read_fu_124          |    0    |    0    |
|          |       loopWidth_read_read_fu_130       |    0    |    0    |
|          | stream_out_hresampled_read_read_fu_136 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |        write_ln2444_write_fu_142       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |          zext_ln2275_1_fu_211          |    0    |    0    |
|          |         idxprom6_i261_i_fu_231         |    0    |    0    |
|          |          zext_ln2416_2_fu_313          |    0    |    0    |
|   zext   |           zext_ln2275_fu_323           |    0    |    0    |
|          |           zext_ln2416_fu_334           |    0    |    0    |
|          |          zext_ln2416_1_fu_337          |    0    |    0    |
|          |          zext_ln2416_3_fu_347          |    0    |    0    |
|          |           zext_ln2444_fu_398           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |             empty_75_fu_227            |    0    |    0    |
|          |           trunc_ln2287_fu_241          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |          trunc_ln2287_2_fu_245         |    0    |    0    |
|partselect|          trunc_ln2287_3_fu_255         |    0    |    0    |
|          |             trunc_ln_fu_356            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              shl_ln_fu_327             |    0    |    0    |
|bitconcatenate|          or_ln2444_1_i_fu_384          |    0    |    0    |
|          |              tmp_i_fu_391              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   125   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   LineBufVal_1_reg_472   |    8   |
|   LineBufVal_2_reg_495   |    8   |
|    LineBufVal_reg_510    |    8   |
|     PixBufVal_reg_500    |    8   |
|   add_ln2416_1_reg_505   |    9   |
|   cmp107_i_read_reg_426  |    1   |
|   cmp33_i_read_reg_431   |    1   |
|    icmp_ln2275_reg_446   |    1   |
|  idxprom6_i261_i_reg_450 |   64   |
| linebuf_c_1_addr_reg_467 |   12   |
|  linebuf_c_addr_reg_456  |   12   |
|  linebuf_y_addr_reg_462  |   12   |
|       out_x_reg_410      |   15   |
|     p_read_1_reg_436     |    1   |
|pix_0_0_0_0_0_load_reg_520|    8   |
|pix_0_1_0_0_0_load_reg_525|    8   |
|pix_0_2_0_0_0_load_reg_530|    8   |
|       tmp_1_reg_421      |    1   |
|        tmp_reg_417       |    1   |
|  trunc_ln2287_2_reg_484  |    8   |
|  trunc_ln2287_3_reg_490  |    8   |
|   trunc_ln2287_reg_479   |    8   |
|     trunc_ln_reg_515     |    8   |
|         x_reg_441        |   15   |
+--------------------------+--------+
|           Total          |   233  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_180 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   125  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   233  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   233  |   143  |
+-----------+--------+--------+--------+
