<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register execution_state="AArch64" is_register="True" is_internal="True" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>PAR_EL1</reg_short_name>
      <reg_long_name>Physical Address Register</reg_long_name>
      

          <reg_reset_value></reg_reset_value>
      <reg_mappings>
          <reg_mapping>
              
            <mapped_name filename="AArch32-par.xml">PAR</mapped_name>
            <mapped_type>Architectural</mapped_type>
              <mapped_execution_state>AArch32</mapped_execution_state>
              <mapped_from_startbit>63</mapped_from_startbit>
              <mapped_from_endbit>0</mapped_from_endbit>

              <mapped_to_startbit>63</mapped_to_startbit>
              <mapped_to_endbit>0</mapped_to_endbit>

          </reg_mapping>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Returns the output address (OA) from an Address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
            <reg_group>Address translation instructions</reg_group>
      </reg_groups>
      <reg_configuration>
        

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>PAR_EL1 is a 64-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="64">
      <fields_condition>When PAR_EL1.F == 0b0</fields_condition>
      <fields_instance>AArch64-PAR_EL1.F == 0b0</fields_instance>
    <text_before_fields>
      
  <para>This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</para>
<para>On a successful conversion, the PAR_EL1 can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:</para>
<list type="unordered">
<listitem><content>The PAR_EL1.{ATTR, SH} fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors.</content>
</listitem><listitem><content>See the PAR_EL1.NS bit description for constraints on the value it returns.</content>
</listitem></list>

    </text_before_fields>
    
        <field
           id="ATTR_63_56"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>ATTR</field_name>
          <field_msb>63</field_msb>
          <field_lsb>56</field_lsb>
          <field_description order="before">
          
  <para>Memory attributes for the returned output address. This field uses the same encoding as the Attr&lt;n&gt; fields in <register_link state="AArch64" id="AArch64-mair_el1.xml">MAIR_EL1</register_link>, <register_link state="AArch64" id="AArch64-mair_el2.xml">MAIR_EL2</register_link>, and <register_link state="AArch64" id="AArch64-mair_el3.xml">MAIR_EL3</register_link>.</para>
<para>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="0_55_52"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>55</field_msb>
          <field_lsb>52</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="PA[51:48]_51_48_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           reserved_type="RES0"
        >
          <field_name>PA[51:48]</field_name>
          <field_msb>51</field_msb>
          <field_lsb>48</field_lsb>
           <field_range>51:48</field_range>
          <field_description order="before">
          
  <para>Extension to PA[47:12]. See PA[47:12] for more details.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
            <fields_condition>When ARMv8.2-LPA is implemented</fields_condition>
      </field>
        <field
           id="0_51_48_2"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>51</field_msb>
          <field_lsb>48</field_lsb>
           <field_range>51:48</field_range>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="PA[47:12]_47_12"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>PA[47:12]</field_name>
          <field_msb>47</field_msb>
          <field_lsb>12</field_lsb>
          <field_description order="before">
          
  <para>Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[47:12].</para>
<para>When <xref browsertext="ARMv8.2-LPA" filename="A_armv8_architecture_extensions.fm" linkend="v8.2.LVAandPA"></xref> is implemented, and 52-bit addresses and a 64KB translation granule are in use, the PA[51:48] bits form the upper part of the address value. Otherwise the PA[51:48] bits are <arm-defined-word>RES0</arm-defined-word>.</para>
<para>For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are <arm-defined-word>RES0</arm-defined-word>.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="1_11_11"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES1"
        >
          <field_name>1</field_name>
          <field_msb>11</field_msb>
          <field_lsb>11</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES1</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="IMPLEMENTATION DEFINED_10_10"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>IMPLEMENTATION DEFINED</field_name>
          <field_msb>10</field_msb>
          <field_lsb>10</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  

          </field_description>
            <field_values>
               
                 <field_value_name>I</field_value_name>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="NS_9_9"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>NS</field_name>
          <field_msb>9</field_msb>
          <field_lsb>9</field_lsb>
          <field_description order="before">
          
  <para>Non-secure. The NS attribute for a translation table entry from a Secure translation regime.</para>
<para>For a result from a Secure translation regime, when <register_link state="AArch64" id="AArch64-scr_el3.xml">SCR_EL3</register_link>.EEL2 is 1, this bit reflects the Security state of the intermediate physical address space of the translation for the instructions:</para>
<list type="unordered">
<listitem><content>In AArch64 state: <register_link id="AArch64-at-s1e1r.xml" state="AArch64">AT S1E1R</register_link>, <register_link id="AArch64-at-s1e1w.xml" state="AArch64">AT S1E1W</register_link>, <register_link id="AArch64-at-s1e1rp.xml" state="AArch64">AT S1E1RP</register_link>, <register_link id="AArch64-at-s1e1wp.xml" state="AArch64">AT S1E1WP</register_link>, <register_link id="AArch64-at-s1e0r.xml" state="AArch64">AT S1E0R</register_link>, and <register_link id="AArch64-at-s1e0w.xml" state="AArch64">AT S1E0W</register_link>.</content>
</listitem><listitem><content>In AArch32 state: <register_link state="AArch32" id="AArch32-ats1cpr.xml">ATS1CPR</register_link>, <register_link state="AArch32" id="AArch32-ats1cpw.xml">ATS1CPW</register_link>, <register_link state="AArch32" id="AArch32-ats1cprp.xml">ATS1CPRP</register_link>, <register_link state="AArch32" id="AArch32-ats1cpwp.xml">ATS1CPWP</register_link>, <register_link state="AArch32" id="AArch32-ats1cur.xml">ATS1CUR</register_link>, and <register_link state="AArch32" id="AArch32-ats1cuw.xml">ATS1CUW</register_link>.</content>
</listitem></list>
<para>Otherwise, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.</para>
<para>For a result from a Non-secure translation regime, this bit is <arm-defined-word>UNKNOWN</arm-defined-word>.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="SH_8_7"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>SH</field_name>
          <field_msb>8</field_msb>
          <field_lsb>7</field_lsb>
          <field_description order="before">
          
  <para>Shareability attribute, for the returned output address. Permitted values are:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b00</field_value>
        <field_value_description>
  <para>Non-shareable.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b10</field_value>
        <field_value_description>
  <para>Outer Shareable.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b11</field_value>
        <field_value_description>
  <para>Inner Shareable.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  <para>The value <binarynumber>0b01</binarynumber> is reserved.</para>
<note><para>This field returns the value <binarynumber>0b10</binarynumber> for:</para><list type="unordered"><listitem><content>Any type of Device memory.</content></listitem><listitem><content>Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes.</content></listitem></list></note><para>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</para>

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="0_6_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>6</field_msb>
          <field_lsb>1</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="F_0_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>F</field_name>
          <field_msb>0</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether the instruction performed a successful address translation.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>Address translation completed successfully.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <fields length="64">
      <fields_condition>When PAR_EL1.F == 0b1</fields_condition>
      <fields_instance>AArch64-PAR_EL1.F == 0b1</fields_instance>
    <text_before_fields>
      
  <para>This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</para>

    </text_before_fields>
    
        <field
           id="IMPLEMENTATION DEFINED_63_56"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>IMPLEMENTATION DEFINED</field_name>
          <field_msb>63</field_msb>
          <field_lsb>56</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  

          </field_description>
            <field_values>
               
                 <field_value_name>I</field_value_name>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="IMPLEMENTATION DEFINED_55_52"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>IMPLEMENTATION DEFINED</field_name>
          <field_msb>55</field_msb>
          <field_lsb>52</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  

          </field_description>
            <field_values>
               
                 <field_value_name>I</field_value_name>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="IMPLEMENTATION DEFINED_51_48"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>IMPLEMENTATION DEFINED</field_name>
          <field_msb>51</field_msb>
          <field_lsb>48</field_lsb>
          <field_description order="before">
            <para><arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
          
  

          </field_description>
            <field_values>
               
                 <field_value_name>I</field_value_name>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="0_47_12"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>47</field_msb>
          <field_lsb>12</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="1_11_11"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES1"
        >
          <field_name>1</field_name>
          <field_msb>11</field_msb>
          <field_lsb>11</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES1</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="0_10_10"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>10</field_msb>
          <field_lsb>10</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="S_9_9"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>S</field_name>
          <field_msb>9</field_msb>
          <field_lsb>9</field_lsb>
          <field_description order="before">
          
  <para>Indicates the translation stage at which the translation aborted:</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
  <para>Translation aborted because of a fault in the stage 1 translation.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>Translation aborted because of a fault in the stage 2 translation.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="PTW_8_8"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>PTW</field_name>
          <field_msb>8</field_msb>
          <field_lsb>8</field_lsb>
          <field_description order="before">
          
  <para>If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="0_7_7"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
           rwtype="RES0"
        >
          <field_name>0</field_name>
          <field_msb>7</field_msb>
          <field_lsb>7</field_lsb>
          <field_description order="before">
            <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
          </field_description>
            <field_values>
            </field_values>
      </field>
        <field
           id="FST_6_1"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>FST</field_name>
          <field_msb>6</field_msb>
          <field_lsb>1</field_lsb>
          <field_description order="before">
          
  <para>Fault status code, as shown in the Data Abort ESR encoding.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b000000</field_value>
        <field_value_description>
  <para>Address size fault, level 0 of translation or translation table base register.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b000001</field_value>
        <field_value_description>
  <para>Address size fault, level 1.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b000010</field_value>
        <field_value_description>
  <para>Address size fault, level 2.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b000011</field_value>
        <field_value_description>
  <para>Address size fault, level 3.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b000100</field_value>
        <field_value_description>
  <para>Translation fault, level 0.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b000101</field_value>
        <field_value_description>
  <para>Translation fault, level 1.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b000110</field_value>
        <field_value_description>
  <para>Translation fault, level 2.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b000111</field_value>
        <field_value_description>
  <para>Translation fault, level 3.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b001001</field_value>
        <field_value_description>
  <para>Access flag fault, level 1.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b001010</field_value>
        <field_value_description>
  <para>Access flag fault, level 2.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b001011</field_value>
        <field_value_description>
  <para>Access flag fault, level 3.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b001101</field_value>
        <field_value_description>
  <para>Permission fault, level 1.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b001110</field_value>
        <field_value_description>
  <para>Permission fault, level 2.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b001111</field_value>
        <field_value_description>
  <para>Permission fault, level 3.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b010000</field_value>
        <field_value_description>
  <para>Synchronous External abort, not on translation table walk or hardware update of translation table.</para>
</field_value_description>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b010001</field_value>
        <field_value_description>
  <para>Synchronous Tag Check Fault.</para>
</field_value_description>
            <field_value_condition>When ARMv8.5-MemTag is implemented</field_value_condition>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b010100</field_value>
        <field_value_description>
  <para>Synchronous External abort, on translation table walk or hardware update of translation table, level 0.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b010101</field_value>
        <field_value_description>
  <para>Synchronous External abort, on translation table walk or hardware update of translation table, level 1.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b010110</field_value>
        <field_value_description>
  <para>Synchronous External abort, on translation table walk or hardware update of translation table, level 2.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b010111</field_value>
        <field_value_description>
  <para>Synchronous External abort, on translation table walk or hardware update of translation table, level 3.</para>
</field_value_description>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b011000</field_value>
        <field_value_description>
  <para>Synchronous parity or ECC error on memory access, not on translation table walk.</para>
</field_value_description>
            <field_value_condition>When RAS is not implemented</field_value_condition>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b011100</field_value>
        <field_value_description>
  <para>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 0.</para>
</field_value_description>
            <field_value_condition>When RAS is not implemented</field_value_condition>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b011101</field_value>
        <field_value_description>
  <para>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 1.</para>
</field_value_description>
            <field_value_condition>When RAS is not implemented</field_value_condition>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b011110</field_value>
        <field_value_description>
  <para>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 2.</para>
</field_value_description>
            <field_value_condition>When RAS is not implemented</field_value_condition>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b011111</field_value>
        <field_value_description>
  <para>Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level 3.</para>
</field_value_description>
            <field_value_condition>When RAS is not implemented</field_value_condition>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b100001</field_value>
        <field_value_description>
  <para>Alignment fault.</para>
</field_value_description>
    </field_value_instance>
                  <field_value_instance>
        <field_value>0b110000</field_value>
        <field_value_description>
  <para>TLB conflict abort.</para>
</field_value_description>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b110001</field_value>
        <field_value_description>
  <para>Unsupported atomic hardware update fault.</para>
</field_value_description>
            <field_value_condition>When ARMv8.1-TTHM is implemented</field_value_condition>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b111101</field_value>
        <field_value_description>
  <para>Section Domain fault, from an AArch32 stage 1 EL1&amp;0 translation regime using Short-descriptor translation table format.</para>
</field_value_description>
            <field_value_condition>When AArch32 is supported at any Exception level and EL1 is capable of using AArch32</field_value_condition>
    </field_value_instance>
                    <field_value_instance>
        <field_value>0b111110</field_value>
        <field_value_description>
  <para>Page Domain fault, from an AArch32 stage 1 EL1&amp;0 translation regime using Short-descriptor translation table format.</para>
</field_value_description>
            <field_value_condition>When AArch32 is supported at any Exception level and EL1 is capable of using AArch32</field_value_condition>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
        <field
           id="F_0_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>F</field_name>
          <field_msb>0</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Indicates whether the instruction performed a successful address translation.</para>

          </field_description>
            <field_values>
                  <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
  <para>Address translation aborted.</para>
</field_value_description>
    </field_value_instance>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="64">
        <fields_condition>When PAR_EL1.F == 0b0</fields_condition>
      
        <fieldat id="ATTR_63_56" msb="63" lsb="56"/>
        <fieldat id="0_55_52" msb="55" lsb="52"/>
        <fieldat id="PA[51:48]_51_48_1" msb="51" lsb="48"/>
        <fieldat id="PA[47:12]_47_12" msb="47" lsb="12"/>
        <fieldat id="1_11_11" msb="11" lsb="11"/>
        <fieldat id="IMPLEMENTATION DEFINED_10_10" msb="10" lsb="10"/>
        <fieldat id="NS_9_9" msb="9" lsb="9"/>
        <fieldat id="SH_8_7" msb="8" lsb="7"/>
        <fieldat id="0_6_1" msb="6" lsb="1"/>
        <fieldat id="F_0_0" msb="0" lsb="0"/>
    </reg_fieldset>
  <reg_fieldset length="64">
        <fields_condition>When PAR_EL1.F == 0b1</fields_condition>
      
        <fieldat id="IMPLEMENTATION DEFINED_63_56" msb="63" lsb="56"/>
        <fieldat id="IMPLEMENTATION DEFINED_55_52" msb="55" lsb="52"/>
        <fieldat id="IMPLEMENTATION DEFINED_51_48" msb="51" lsb="48"/>
        <fieldat id="0_47_12" msb="47" lsb="12"/>
        <fieldat id="1_11_11" msb="11" lsb="11"/>
        <fieldat id="0_10_10" msb="10" lsb="10"/>
        <fieldat id="S_9_9" msb="9" lsb="9"/>
        <fieldat id="PTW_8_8" msb="8" lsb="8"/>
        <fieldat id="0_7_7" msb="7" lsb="7"/>
        <fieldat id="FST_6_1" msb="6" lsb="1"/>
        <fieldat id="F_0_0" msb="0" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  


      <access_mechanism accessor="MRS PAR_EL1">
        <encoding>
          
          <access_instruction>MRS &lt;Xt&gt;, PAR_EL1</access_instruction>
            
            <enc n="op0" v="0b11"/>
            
            <enc n="op1" v="0b000"/>
            
            <enc n="CRn" v="0b0111"/>
            
            <enc n="CRm" v="0b0100"/>
            
            <enc n="op2" v="0b000"/>
        </encoding>
          <access_permission>
            <ps name="MRS" sections="1" secttype="access_permission">
              <pstext>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGRTR_EL2.PAR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return PAR_EL1;
elsif PSTATE.EL == EL2 then
    return PAR_EL1;
elsif PSTATE.EL == EL3 then
    return PAR_EL1;
              </pstext>
            </ps>
          </access_permission>
      </access_mechanism>
      <access_mechanism accessor="MSRregister PAR_EL1">
        <encoding>
          
          <access_instruction>MSR PAR_EL1, &lt;Xt&gt;</access_instruction>
            
            <enc n="op0" v="0b11"/>
            
            <enc n="op1" v="0b000"/>
            
            <enc n="CRn" v="0b0111"/>
            
            <enc n="CRm" v="0b0100"/>
            
            <enc n="op2" v="0b000"/>
        </encoding>
          <access_permission>
            <ps name="MSRregister" sections="1" secttype="access_permission">
              <pstext>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGWTR_EL2.PAR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        PAR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    PAR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    PAR_EL1 = X[t];
              </pstext>
            </ps>
          </access_permission>
      </access_mechanism>
</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>