--Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
--Date        : Wed Oct 21 11:10:48 2020
--Host        : Hft-W-Habel running 64-bit major release  (build 9200)
--Command     : generate_target msys.bd
--Design      : msys
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BOOT_PLL_Local_BRAM_imp_1CI348Z is
  port (
    DLMB_M_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_M_addrstrobe : in STD_LOGIC;
    DLMB_M_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_M_ce : out STD_LOGIC;
    DLMB_M_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_M_readstrobe : in STD_LOGIC;
    DLMB_M_ready : out STD_LOGIC;
    DLMB_M_ue : out STD_LOGIC;
    DLMB_M_wait : out STD_LOGIC;
    DLMB_M_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_M_writestrobe : in STD_LOGIC;
    ILMB_M_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_M_addrstrobe : in STD_LOGIC;
    ILMB_M_ce : out STD_LOGIC;
    ILMB_M_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_M_readstrobe : in STD_LOGIC;
    ILMB_M_ready : out STD_LOGIC;
    ILMB_M_ue : out STD_LOGIC;
    ILMB_M_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_BOOT_LMB_0_in_addrstrobe : in STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    mdm_USER2_0_BOOT_LMB_0_in_ce : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_BOOT_LMB_0_in_readstrobe : in STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_ready : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_ue : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_wait : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_BOOT_LMB_0_in_writestrobe : in STD_LOGIC
  );
end BOOT_PLL_Local_BRAM_imp_1CI348Z;

architecture STRUCTURE of BOOT_PLL_Local_BRAM_imp_1CI348Z is
  component msys_lmb_v10_0_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component msys_lmb_v10_0_0;
  component msys_lmb_v10_1_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component msys_lmb_v10_1_0;
  component msys_blk_mem_gen_0_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component msys_blk_mem_gen_0_3;
  component msys_lmb_bram_if_cntlr_0_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  end component msys_lmb_bram_if_cntlr_0_0;
  component msys_lmb_bram_if_cntlr_0_1 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    LMB1_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB1_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB1_AddrStrobe : in STD_LOGIC;
    LMB1_ReadStrobe : in STD_LOGIC;
    LMB1_WriteStrobe : in STD_LOGIC;
    LMB1_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl1_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl1_Ready : out STD_LOGIC;
    Sl1_Wait : out STD_LOGIC;
    Sl1_UE : out STD_LOGIC;
    Sl1_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  end component msys_lmb_bram_if_cntlr_0_1;
  signal Conn2_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn2_ADDRSTROBE : STD_LOGIC;
  signal Conn2_CE : STD_LOGIC;
  signal Conn2_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn2_READSTROBE : STD_LOGIC;
  signal Conn2_READY : STD_LOGIC;
  signal Conn2_UE : STD_LOGIC;
  signal Conn2_WAIT : STD_LOGIC;
  signal Conn3_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn3_ADDRSTROBE : STD_LOGIC;
  signal Conn3_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Conn3_CE : STD_LOGIC;
  signal Conn3_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn3_READSTROBE : STD_LOGIC;
  signal Conn3_READY : STD_LOGIC;
  signal Conn3_UE : STD_LOGIC;
  signal Conn3_WAIT : STD_LOGIC;
  signal Conn3_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn3_WRITESTROBE : STD_LOGIC;
  signal Conn4_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn4_ADDRSTROBE : STD_LOGIC;
  signal Conn4_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Conn4_CE : STD_LOGIC;
  signal Conn4_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn4_READSTROBE : STD_LOGIC;
  signal Conn4_READY : STD_LOGIC;
  signal Conn4_UE : STD_LOGIC;
  signal Conn4_WAIT : STD_LOGIC;
  signal Conn4_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn4_WRITESTROBE : STD_LOGIC;
  signal Conn_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn_ADDRSTROBE : STD_LOGIC;
  signal Conn_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Conn_CE : STD_LOGIC;
  signal Conn_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn_READSTROBE : STD_LOGIC;
  signal Conn_READY : STD_LOGIC;
  signal Conn_UE : STD_LOGIC;
  signal Conn_WAIT : STD_LOGIC;
  signal Conn_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Conn_WRITESTROBE : STD_LOGIC;
  signal LMB_Clk_1 : STD_LOGIC;
  signal SYS_Rst_1 : STD_LOGIC;
  signal dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_bram_if_cntlr_0_BRAM_PORT_CLK : STD_LOGIC;
  signal dlmb_bram_if_cntlr_0_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dlmb_bram_if_cntlr_0_BRAM_PORT_EN : STD_LOGIC;
  signal dlmb_bram_if_cntlr_0_BRAM_PORT_RST : STD_LOGIC;
  signal dlmb_bram_if_cntlr_0_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_0_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_0_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ilmb_bram_if_cntlr_0_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_0_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_0_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mdm_USER2_0_BOOT_LMB_0_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_ADDRSTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mdm_USER2_0_BOOT_LMB_0_CE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_READSTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_READY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_UE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_WAIT : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_WRITESTROBE : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_v10_0_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_1_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr_0 : label is "byte  0x00000000 32 > msys BOOT_PLL/BOOT_PLL_Local_BRAM/blk_mem_gen_0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr_0 : label is "yes";
begin
  Conn2_ABUS(0 to 31) <= ILMB_M_abus(0 to 31);
  Conn2_ADDRSTROBE <= ILMB_M_addrstrobe;
  Conn2_READSTROBE <= ILMB_M_readstrobe;
  Conn3_ABUS(0 to 31) <= DLMB_M_abus(0 to 31);
  Conn3_ADDRSTROBE <= DLMB_M_addrstrobe;
  Conn3_BE(0 to 3) <= DLMB_M_be(0 to 3);
  Conn3_READSTROBE <= DLMB_M_readstrobe;
  Conn3_WRITEDBUS(0 to 31) <= DLMB_M_writedbus(0 to 31);
  Conn3_WRITESTROBE <= DLMB_M_writestrobe;
  DLMB_M_ce <= Conn3_CE;
  DLMB_M_readdbus(0 to 31) <= Conn3_READDBUS(0 to 31);
  DLMB_M_ready <= Conn3_READY;
  DLMB_M_ue <= Conn3_UE;
  DLMB_M_wait <= Conn3_WAIT;
  ILMB_M_ce <= Conn2_CE;
  ILMB_M_readdbus(0 to 31) <= Conn2_READDBUS(0 to 31);
  ILMB_M_ready <= Conn2_READY;
  ILMB_M_ue <= Conn2_UE;
  ILMB_M_wait <= Conn2_WAIT;
  LMB_Clk_1 <= LMB_Clk;
  SYS_Rst_1 <= SYS_Rst;
  mdm_USER2_0_BOOT_LMB_0_ABUS(0 to 31) <= mdm_USER2_0_BOOT_LMB_0_in_abus(0 to 31);
  mdm_USER2_0_BOOT_LMB_0_ADDRSTROBE <= mdm_USER2_0_BOOT_LMB_0_in_addrstrobe;
  mdm_USER2_0_BOOT_LMB_0_BE(0 to 3) <= mdm_USER2_0_BOOT_LMB_0_in_be(0 to 3);
  mdm_USER2_0_BOOT_LMB_0_READSTROBE <= mdm_USER2_0_BOOT_LMB_0_in_readstrobe;
  mdm_USER2_0_BOOT_LMB_0_WRITEDBUS(0 to 31) <= mdm_USER2_0_BOOT_LMB_0_in_writedbus(0 to 31);
  mdm_USER2_0_BOOT_LMB_0_WRITESTROBE <= mdm_USER2_0_BOOT_LMB_0_in_writestrobe;
  mdm_USER2_0_BOOT_LMB_0_in_ce <= mdm_USER2_0_BOOT_LMB_0_CE;
  mdm_USER2_0_BOOT_LMB_0_in_readdbus(0 to 31) <= mdm_USER2_0_BOOT_LMB_0_READDBUS(0 to 31);
  mdm_USER2_0_BOOT_LMB_0_in_ready <= mdm_USER2_0_BOOT_LMB_0_READY;
  mdm_USER2_0_BOOT_LMB_0_in_ue <= mdm_USER2_0_BOOT_LMB_0_UE;
  mdm_USER2_0_BOOT_LMB_0_in_wait <= mdm_USER2_0_BOOT_LMB_0_WAIT;
blk_mem_gen_0: component msys_blk_mem_gen_0_3
     port map (
      addra(31) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(0),
      addra(30) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(1),
      addra(29) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(2),
      addra(28) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(3),
      addra(27) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(4),
      addra(26) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(5),
      addra(25) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(6),
      addra(24) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(7),
      addra(23) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(8),
      addra(22) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(9),
      addra(21) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(10),
      addra(20) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(11),
      addra(19) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(12),
      addra(18) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(13),
      addra(17) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(14),
      addra(16) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(15),
      addra(15) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(16),
      addra(14) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(17),
      addra(13) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(18),
      addra(12) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(19),
      addra(11) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(20),
      addra(10) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(21),
      addra(9) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(22),
      addra(8) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(23),
      addra(7) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(24),
      addra(6) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(25),
      addra(5) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(26),
      addra(4) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(27),
      addra(3) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(28),
      addra(2) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(29),
      addra(1) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(30),
      addra(0) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(31),
      addrb(31) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(0),
      addrb(30) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(1),
      addrb(29) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(2),
      addrb(28) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(3),
      addrb(27) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(4),
      addrb(26) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(5),
      addrb(25) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(6),
      addrb(24) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(7),
      addrb(23) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(8),
      addrb(22) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(9),
      addrb(21) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(10),
      addrb(20) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(11),
      addrb(19) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(12),
      addrb(18) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(13),
      addrb(17) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(14),
      addrb(16) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(15),
      addrb(15) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(16),
      addrb(14) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(17),
      addrb(13) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(18),
      addrb(12) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(19),
      addrb(11) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(20),
      addrb(10) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(21),
      addrb(9) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(22),
      addrb(8) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(23),
      addrb(7) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(24),
      addrb(6) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(25),
      addrb(5) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(26),
      addrb(4) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(27),
      addrb(3) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(28),
      addrb(2) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(29),
      addrb(1) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(30),
      addrb(0) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(31),
      clka => ilmb_bram_if_cntlr_0_BRAM_PORT_CLK,
      clkb => dlmb_bram_if_cntlr_0_BRAM_PORT_CLK,
      dina(31) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(0),
      dina(30) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(1),
      dina(29) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(2),
      dina(28) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(3),
      dina(27) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(4),
      dina(26) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(5),
      dina(25) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(6),
      dina(24) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(7),
      dina(23) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(8),
      dina(22) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(9),
      dina(21) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(10),
      dina(20) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(11),
      dina(19) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(12),
      dina(18) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(13),
      dina(17) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(14),
      dina(16) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(15),
      dina(15) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(16),
      dina(14) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(17),
      dina(13) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(18),
      dina(12) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(19),
      dina(11) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(20),
      dina(10) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(21),
      dina(9) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(22),
      dina(8) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(23),
      dina(7) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(24),
      dina(6) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(25),
      dina(5) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(26),
      dina(4) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(27),
      dina(3) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(28),
      dina(2) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(29),
      dina(1) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(30),
      dina(0) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(31),
      dinb(31) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(0),
      dinb(30) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(1),
      dinb(29) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(2),
      dinb(28) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(3),
      dinb(27) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(4),
      dinb(26) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(5),
      dinb(25) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(6),
      dinb(24) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(7),
      dinb(23) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(8),
      dinb(22) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(9),
      dinb(21) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(10),
      dinb(20) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(11),
      dinb(19) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(12),
      dinb(18) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(13),
      dinb(17) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(14),
      dinb(16) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(15),
      dinb(15) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(16),
      dinb(14) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(17),
      dinb(13) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(18),
      dinb(12) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(19),
      dinb(11) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(20),
      dinb(10) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(21),
      dinb(9) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(22),
      dinb(8) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(23),
      dinb(7) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(24),
      dinb(6) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(25),
      dinb(5) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(26),
      dinb(4) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(27),
      dinb(3) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(28),
      dinb(2) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(29),
      dinb(1) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(30),
      dinb(0) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(31),
      douta(31 downto 0) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(31 downto 0),
      doutb(31 downto 0) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(31 downto 0),
      ena => ilmb_bram_if_cntlr_0_BRAM_PORT_EN,
      enb => dlmb_bram_if_cntlr_0_BRAM_PORT_EN,
      rsta => ilmb_bram_if_cntlr_0_BRAM_PORT_RST,
      rsta_busy => NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED,
      rstb => dlmb_bram_if_cntlr_0_BRAM_PORT_RST,
      rstb_busy => NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED,
      wea(3) => ilmb_bram_if_cntlr_0_BRAM_PORT_WE(0),
      wea(2) => ilmb_bram_if_cntlr_0_BRAM_PORT_WE(1),
      wea(1) => ilmb_bram_if_cntlr_0_BRAM_PORT_WE(2),
      wea(0) => ilmb_bram_if_cntlr_0_BRAM_PORT_WE(3),
      web(3) => dlmb_bram_if_cntlr_0_BRAM_PORT_WE(0),
      web(2) => dlmb_bram_if_cntlr_0_BRAM_PORT_WE(1),
      web(1) => dlmb_bram_if_cntlr_0_BRAM_PORT_WE(2),
      web(0) => dlmb_bram_if_cntlr_0_BRAM_PORT_WE(3)
    );
dlmb_bram_if_cntlr_0: component msys_lmb_bram_if_cntlr_0_1
     port map (
      BRAM_Addr_A(0 to 31) => dlmb_bram_if_cntlr_0_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => dlmb_bram_if_cntlr_0_BRAM_PORT_CLK,
      BRAM_Din_A(0) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(31),
      BRAM_Din_A(1) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(30),
      BRAM_Din_A(2) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(29),
      BRAM_Din_A(3) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(28),
      BRAM_Din_A(4) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(27),
      BRAM_Din_A(5) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(26),
      BRAM_Din_A(6) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(25),
      BRAM_Din_A(7) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(24),
      BRAM_Din_A(8) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(23),
      BRAM_Din_A(9) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(22),
      BRAM_Din_A(10) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(21),
      BRAM_Din_A(11) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(20),
      BRAM_Din_A(12) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(19),
      BRAM_Din_A(13) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(18),
      BRAM_Din_A(14) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(17),
      BRAM_Din_A(15) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(16),
      BRAM_Din_A(16) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(15),
      BRAM_Din_A(17) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(14),
      BRAM_Din_A(18) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(13),
      BRAM_Din_A(19) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(12),
      BRAM_Din_A(20) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(11),
      BRAM_Din_A(21) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(10),
      BRAM_Din_A(22) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(9),
      BRAM_Din_A(23) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(8),
      BRAM_Din_A(24) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(7),
      BRAM_Din_A(25) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(6),
      BRAM_Din_A(26) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(5),
      BRAM_Din_A(27) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(4),
      BRAM_Din_A(28) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(3),
      BRAM_Din_A(29) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(2),
      BRAM_Din_A(30) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(1),
      BRAM_Din_A(31) => dlmb_bram_if_cntlr_0_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 31) => dlmb_bram_if_cntlr_0_BRAM_PORT_DIN(0 to 31),
      BRAM_EN_A => dlmb_bram_if_cntlr_0_BRAM_PORT_EN,
      BRAM_Rst_A => dlmb_bram_if_cntlr_0_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 3) => dlmb_bram_if_cntlr_0_BRAM_PORT_WE(0 to 3),
      LMB1_ABus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_ABUS(0 to 31),
      LMB1_AddrStrobe => mdm_USER2_0_BOOT_LMB_0_ADDRSTROBE,
      LMB1_BE(0 to 3) => mdm_USER2_0_BOOT_LMB_0_BE(0 to 3),
      LMB1_ReadStrobe => mdm_USER2_0_BOOT_LMB_0_READSTROBE,
      LMB1_WriteDBus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_WRITEDBUS(0 to 31),
      LMB1_WriteStrobe => mdm_USER2_0_BOOT_LMB_0_WRITESTROBE,
      LMB_ABus(0 to 31) => Conn_ABUS(0 to 31),
      LMB_AddrStrobe => Conn_ADDRSTROBE,
      LMB_BE(0 to 3) => Conn_BE(0 to 3),
      LMB_Clk => LMB_Clk_1,
      LMB_ReadStrobe => Conn_READSTROBE,
      LMB_Rst => SYS_Rst_1,
      LMB_WriteDBus(0 to 31) => Conn_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => Conn_WRITESTROBE,
      Sl1_CE => mdm_USER2_0_BOOT_LMB_0_CE,
      Sl1_DBus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_READDBUS(0 to 31),
      Sl1_Ready => mdm_USER2_0_BOOT_LMB_0_READY,
      Sl1_UE => mdm_USER2_0_BOOT_LMB_0_UE,
      Sl1_Wait => mdm_USER2_0_BOOT_LMB_0_WAIT,
      Sl_CE => Conn_CE,
      Sl_DBus(0 to 31) => Conn_READDBUS(0 to 31),
      Sl_Ready => Conn_READY,
      Sl_UE => Conn_UE,
      Sl_Wait => Conn_WAIT
    );
dlmb_v10_0: component msys_lmb_v10_0_0
     port map (
      LMB_ABus(0 to 31) => Conn_ABUS(0 to 31),
      LMB_AddrStrobe => Conn_ADDRSTROBE,
      LMB_BE(0 to 3) => Conn_BE(0 to 3),
      LMB_CE => Conn3_CE,
      LMB_Clk => LMB_Clk_1,
      LMB_ReadDBus(0 to 31) => Conn3_READDBUS(0 to 31),
      LMB_ReadStrobe => Conn_READSTROBE,
      LMB_Ready => Conn3_READY,
      LMB_Rst => NLW_dlmb_v10_0_LMB_Rst_UNCONNECTED,
      LMB_UE => Conn3_UE,
      LMB_Wait => Conn3_WAIT,
      LMB_WriteDBus(0 to 31) => Conn_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => Conn_WRITESTROBE,
      M_ABus(0 to 31) => Conn3_ABUS(0 to 31),
      M_AddrStrobe => Conn3_ADDRSTROBE,
      M_BE(0 to 3) => Conn3_BE(0 to 3),
      M_DBus(0 to 31) => Conn3_WRITEDBUS(0 to 31),
      M_ReadStrobe => Conn3_READSTROBE,
      M_WriteStrobe => Conn3_WRITESTROBE,
      SYS_Rst => SYS_Rst_1,
      Sl_CE(0) => Conn_CE,
      Sl_DBus(0 to 31) => Conn_READDBUS(0 to 31),
      Sl_Ready(0) => Conn_READY,
      Sl_UE(0) => Conn_UE,
      Sl_Wait(0) => Conn_WAIT
    );
ilmb_bram_if_cntlr_0: component msys_lmb_bram_if_cntlr_0_0
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_0_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_0_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(31),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(30),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(29),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(28),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(27),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(26),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(25),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(24),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(23),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(22),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(21),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(20),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(19),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(18),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(17),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(16),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(15),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(14),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(13),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(12),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(11),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(10),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(9),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(8),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(7),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(6),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(5),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(4),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(3),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(2),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(1),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_0_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 31) => ilmb_bram_if_cntlr_0_BRAM_PORT_DIN(0 to 31),
      BRAM_EN_A => ilmb_bram_if_cntlr_0_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_0_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 3) => ilmb_bram_if_cntlr_0_BRAM_PORT_WE(0 to 3),
      LMB_ABus(0 to 31) => Conn4_ABUS(0 to 31),
      LMB_AddrStrobe => Conn4_ADDRSTROBE,
      LMB_BE(0 to 3) => Conn4_BE(0 to 3),
      LMB_Clk => LMB_Clk_1,
      LMB_ReadStrobe => Conn4_READSTROBE,
      LMB_Rst => SYS_Rst_1,
      LMB_WriteDBus(0 to 31) => Conn4_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => Conn4_WRITESTROBE,
      Sl_CE => Conn4_CE,
      Sl_DBus(0 to 31) => Conn4_READDBUS(0 to 31),
      Sl_Ready => Conn4_READY,
      Sl_UE => Conn4_UE,
      Sl_Wait => Conn4_WAIT
    );
ilmb_v10_1: component msys_lmb_v10_1_0
     port map (
      LMB_ABus(0 to 31) => Conn4_ABUS(0 to 31),
      LMB_AddrStrobe => Conn4_ADDRSTROBE,
      LMB_BE(0 to 3) => Conn4_BE(0 to 3),
      LMB_CE => Conn2_CE,
      LMB_Clk => LMB_Clk_1,
      LMB_ReadDBus(0 to 31) => Conn2_READDBUS(0 to 31),
      LMB_ReadStrobe => Conn4_READSTROBE,
      LMB_Ready => Conn2_READY,
      LMB_Rst => NLW_ilmb_v10_1_LMB_Rst_UNCONNECTED,
      LMB_UE => Conn2_UE,
      LMB_Wait => Conn2_WAIT,
      LMB_WriteDBus(0 to 31) => Conn4_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => Conn4_WRITESTROBE,
      M_ABus(0 to 31) => Conn2_ABUS(0 to 31),
      M_AddrStrobe => Conn2_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => Conn2_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1,
      Sl_CE(0) => Conn4_CE,
      Sl_DBus(0 to 31) => Conn4_READDBUS(0 to 31),
      Sl_Ready(0) => Conn4_READY,
      Sl_UE(0) => Conn4_UE,
      Sl_Wait(0) => Conn4_WAIT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CFG_imp_1BJ6JE9 is
  port (
    AXI_LITE_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    AXI_LITE_arready : out STD_LOGIC;
    AXI_LITE_arvalid : in STD_LOGIC;
    AXI_LITE_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    AXI_LITE_awready : out STD_LOGIC;
    AXI_LITE_awvalid : in STD_LOGIC;
    AXI_LITE_bready : in STD_LOGIC;
    AXI_LITE_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_LITE_bvalid : out STD_LOGIC;
    AXI_LITE_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_LITE_rready : in STD_LOGIC;
    AXI_LITE_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_LITE_rvalid : out STD_LOGIC;
    AXI_LITE_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_LITE_wready : out STD_LOGIC;
    AXI_LITE_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_LITE_wvalid : in STD_LOGIC;
    EMIO_I2C_scl_i : out STD_LOGIC;
    EMIO_I2C_scl_o : in STD_LOGIC;
    EMIO_I2C_scl_t : in STD_LOGIC;
    EMIO_I2C_sda_i : out STD_LOGIC;
    EMIO_I2C_sda_o : in STD_LOGIC;
    EMIO_I2C_sda_t : in STD_LOGIC;
    GPIO1_I : out STD_LOGIC_VECTOR ( 31 downto 0 );
    GPIO1_O : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PLL_I2C_ext_scl_o : out STD_LOGIC;
    PLL_I2C_ext_sda : inout STD_LOGIC;
    cfgmclk_pll_50MHz_out : out STD_LOGIC;
    clkmclk_pll_65MHz_vio : out STD_LOGIC;
    eos : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    mon_GPIO1_I : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mon_GPIO1_O : out STD_LOGIC_VECTOR ( 31 downto 0 );
    qspi_flash_io0_i : in STD_LOGIC;
    qspi_flash_io0_o : out STD_LOGIC;
    qspi_flash_io0_t : out STD_LOGIC;
    qspi_flash_io1_i : in STD_LOGIC;
    qspi_flash_io1_o : out STD_LOGIC;
    qspi_flash_io1_t : out STD_LOGIC;
    qspi_flash_io2_i : in STD_LOGIC;
    qspi_flash_io2_o : out STD_LOGIC;
    qspi_flash_io2_t : out STD_LOGIC;
    qspi_flash_io3_i : in STD_LOGIC;
    qspi_flash_io3_o : out STD_LOGIC;
    qspi_flash_io3_t : out STD_LOGIC;
    qspi_flash_ss_i : in STD_LOGIC;
    qspi_flash_ss_o : out STD_LOGIC;
    qspi_flash_ss_t : out STD_LOGIC;
    reset_out : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end CFG_imp_1BJ6JE9;

architecture STRUCTURE of CFG_imp_1BJ6JE9 is
  component msys_axi_quad_spi_0_0 is
  port (
    ext_spi_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    io0_i : in STD_LOGIC;
    io0_o : out STD_LOGIC;
    io0_t : out STD_LOGIC;
    io1_i : in STD_LOGIC;
    io1_o : out STD_LOGIC;
    io1_t : out STD_LOGIC;
    io2_i : in STD_LOGIC;
    io2_o : out STD_LOGIC;
    io2_t : out STD_LOGIC;
    io3_i : in STD_LOGIC;
    io3_o : out STD_LOGIC;
    io3_t : out STD_LOGIC;
    ss_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    ss_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    ss_t : out STD_LOGIC;
    cfgclk : out STD_LOGIC;
    cfgmclk : out STD_LOGIC;
    eos : out STD_LOGIC;
    preq : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component msys_axi_quad_spi_0_0;
  component msys_clk_wiz_0_2 is
  port (
    clk_in1 : in STD_LOGIC;
    cfgmclk_pll_50MHz : out STD_LOGIC;
    clkmclk_pll_65MHz_vio : out STD_LOGIC
  );
  end component msys_clk_wiz_0_2;
  component msys_SC0712_0_0 is
  port (
    mcs_clk_out : out STD_LOGIC;
    mcs_clk_in : in STD_LOGIC;
    reset_out : out STD_LOGIC;
    GPIO1_O : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPIO1_I : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ext_sda : inout STD_LOGIC;
    ext_scl_o : out STD_LOGIC;
    mon_GPIO1_O : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mon_GPIO1_I : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sda_i : out STD_LOGIC;
    sda_o : in STD_LOGIC;
    sda_t : in STD_LOGIC;
    scl_i : out STD_LOGIC;
    scl_o : in STD_LOGIC;
    scl_t : in STD_LOGIC
  );
  end component msys_SC0712_0_0;
  signal CFG_axi_quad_spi_0_cfgmclk : STD_LOGIC;
  signal CFG_clk_wiz_0_clkmclk_pll_65MHz_vio : STD_LOGIC;
  signal Conn1_SCL_I : STD_LOGIC;
  signal Conn1_SCL_O : STD_LOGIC;
  signal Conn1_SCL_T : STD_LOGIC;
  signal Conn1_SDA_I : STD_LOGIC;
  signal Conn1_SDA_O : STD_LOGIC;
  signal Conn1_SDA_T : STD_LOGIC;
  signal GPIO1_O_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Net : STD_LOGIC;
  signal SC0712_0_GPIO1_I : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SC0712_0_ext_scl_o : STD_LOGIC;
  signal SC0712_0_mon_GPIO1_I : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SC0712_0_mon_GPIO1_O : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SC0712_0_reset_out : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO0_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO0_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO0_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO1_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO1_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO1_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO2_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO2_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO2_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO3_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO3_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO3_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_SS_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_SS_O : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_quad_spi_0_SPI_0_SS_T : STD_LOGIC;
  signal axi_quad_spi_0_eos : STD_LOGIC;
  signal axi_quad_spi_0_ip2intc_irpt : STD_LOGIC;
  signal cfgmclk_pll_50MHz : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_WVALID : STD_LOGIC;
  signal mig_7series_0_ui_addn_clk_2_50MHz : STD_LOGIC;
  signal rst_mig_7series_0_50M_peripheral_aresetn : STD_LOGIC;
  signal NLW_CFG_axi_quad_spi_0_cfgclk_UNCONNECTED : STD_LOGIC;
  signal NLW_CFG_axi_quad_spi_0_preq_UNCONNECTED : STD_LOGIC;
  signal NLW_SC0712_0_mcs_clk_out_UNCONNECTED : STD_LOGIC;
begin
  AXI_LITE_arready <= microblaze_0_axi_periph_M03_AXI_ARREADY;
  AXI_LITE_awready <= microblaze_0_axi_periph_M03_AXI_AWREADY;
  AXI_LITE_bresp(1 downto 0) <= microblaze_0_axi_periph_M03_AXI_BRESP(1 downto 0);
  AXI_LITE_bvalid <= microblaze_0_axi_periph_M03_AXI_BVALID;
  AXI_LITE_rdata(31 downto 0) <= microblaze_0_axi_periph_M03_AXI_RDATA(31 downto 0);
  AXI_LITE_rresp(1 downto 0) <= microblaze_0_axi_periph_M03_AXI_RRESP(1 downto 0);
  AXI_LITE_rvalid <= microblaze_0_axi_periph_M03_AXI_RVALID;
  AXI_LITE_wready <= microblaze_0_axi_periph_M03_AXI_WREADY;
  Conn1_SCL_O <= EMIO_I2C_scl_o;
  Conn1_SCL_T <= EMIO_I2C_scl_t;
  Conn1_SDA_O <= EMIO_I2C_sda_o;
  Conn1_SDA_T <= EMIO_I2C_sda_t;
  EMIO_I2C_scl_i <= Conn1_SCL_I;
  EMIO_I2C_sda_i <= Conn1_SDA_I;
  GPIO1_I(31 downto 0) <= SC0712_0_GPIO1_I(31 downto 0);
  GPIO1_O_1(31 downto 0) <= GPIO1_O(31 downto 0);
  PLL_I2C_ext_scl_o <= SC0712_0_ext_scl_o;
  axi_quad_spi_0_SPI_0_IO0_I <= qspi_flash_io0_i;
  axi_quad_spi_0_SPI_0_IO1_I <= qspi_flash_io1_i;
  axi_quad_spi_0_SPI_0_IO2_I <= qspi_flash_io2_i;
  axi_quad_spi_0_SPI_0_IO3_I <= qspi_flash_io3_i;
  axi_quad_spi_0_SPI_0_SS_I <= qspi_flash_ss_i;
  cfgmclk_pll_50MHz_out <= cfgmclk_pll_50MHz;
  clkmclk_pll_65MHz_vio <= CFG_clk_wiz_0_clkmclk_pll_65MHz_vio;
  eos <= axi_quad_spi_0_eos;
  ip2intc_irpt <= axi_quad_spi_0_ip2intc_irpt;
  microblaze_0_axi_periph_M03_AXI_ARADDR(6 downto 0) <= AXI_LITE_araddr(6 downto 0);
  microblaze_0_axi_periph_M03_AXI_ARVALID <= AXI_LITE_arvalid;
  microblaze_0_axi_periph_M03_AXI_AWADDR(6 downto 0) <= AXI_LITE_awaddr(6 downto 0);
  microblaze_0_axi_periph_M03_AXI_AWVALID <= AXI_LITE_awvalid;
  microblaze_0_axi_periph_M03_AXI_BREADY <= AXI_LITE_bready;
  microblaze_0_axi_periph_M03_AXI_RREADY <= AXI_LITE_rready;
  microblaze_0_axi_periph_M03_AXI_WDATA(31 downto 0) <= AXI_LITE_wdata(31 downto 0);
  microblaze_0_axi_periph_M03_AXI_WSTRB(3 downto 0) <= AXI_LITE_wstrb(3 downto 0);
  microblaze_0_axi_periph_M03_AXI_WVALID <= AXI_LITE_wvalid;
  mig_7series_0_ui_addn_clk_2_50MHz <= s_axi_aclk;
  mon_GPIO1_I(31 downto 0) <= SC0712_0_mon_GPIO1_I(31 downto 0);
  mon_GPIO1_O(31 downto 0) <= SC0712_0_mon_GPIO1_O(31 downto 0);
  qspi_flash_io0_o <= axi_quad_spi_0_SPI_0_IO0_O;
  qspi_flash_io0_t <= axi_quad_spi_0_SPI_0_IO0_T;
  qspi_flash_io1_o <= axi_quad_spi_0_SPI_0_IO1_O;
  qspi_flash_io1_t <= axi_quad_spi_0_SPI_0_IO1_T;
  qspi_flash_io2_o <= axi_quad_spi_0_SPI_0_IO2_O;
  qspi_flash_io2_t <= axi_quad_spi_0_SPI_0_IO2_T;
  qspi_flash_io3_o <= axi_quad_spi_0_SPI_0_IO3_O;
  qspi_flash_io3_t <= axi_quad_spi_0_SPI_0_IO3_T;
  qspi_flash_ss_o <= axi_quad_spi_0_SPI_0_SS_O(0);
  qspi_flash_ss_t <= axi_quad_spi_0_SPI_0_SS_T;
  reset_out <= SC0712_0_reset_out;
  rst_mig_7series_0_50M_peripheral_aresetn <= s_axi_aresetn;
CFG_axi_quad_spi_0: component msys_axi_quad_spi_0_0
     port map (
      cfgclk => NLW_CFG_axi_quad_spi_0_cfgclk_UNCONNECTED,
      cfgmclk => CFG_axi_quad_spi_0_cfgmclk,
      eos => axi_quad_spi_0_eos,
      ext_spi_clk => mig_7series_0_ui_addn_clk_2_50MHz,
      io0_i => axi_quad_spi_0_SPI_0_IO0_I,
      io0_o => axi_quad_spi_0_SPI_0_IO0_O,
      io0_t => axi_quad_spi_0_SPI_0_IO0_T,
      io1_i => axi_quad_spi_0_SPI_0_IO1_I,
      io1_o => axi_quad_spi_0_SPI_0_IO1_O,
      io1_t => axi_quad_spi_0_SPI_0_IO1_T,
      io2_i => axi_quad_spi_0_SPI_0_IO2_I,
      io2_o => axi_quad_spi_0_SPI_0_IO2_O,
      io2_t => axi_quad_spi_0_SPI_0_IO2_T,
      io3_i => axi_quad_spi_0_SPI_0_IO3_I,
      io3_o => axi_quad_spi_0_SPI_0_IO3_O,
      io3_t => axi_quad_spi_0_SPI_0_IO3_T,
      ip2intc_irpt => axi_quad_spi_0_ip2intc_irpt,
      preq => NLW_CFG_axi_quad_spi_0_preq_UNCONNECTED,
      s_axi_aclk => mig_7series_0_ui_addn_clk_2_50MHz,
      s_axi_araddr(6 downto 0) => microblaze_0_axi_periph_M03_AXI_ARADDR(6 downto 0),
      s_axi_aresetn => rst_mig_7series_0_50M_peripheral_aresetn,
      s_axi_arready => microblaze_0_axi_periph_M03_AXI_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M03_AXI_ARVALID,
      s_axi_awaddr(6 downto 0) => microblaze_0_axi_periph_M03_AXI_AWADDR(6 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M03_AXI_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M03_AXI_AWVALID,
      s_axi_bready => microblaze_0_axi_periph_M03_AXI_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M03_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M03_AXI_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M03_AXI_WVALID,
      ss_i(0) => axi_quad_spi_0_SPI_0_SS_I,
      ss_o(0) => axi_quad_spi_0_SPI_0_SS_O(0),
      ss_t => axi_quad_spi_0_SPI_0_SS_T
    );
CFG_clk_wiz_0: component msys_clk_wiz_0_2
     port map (
      cfgmclk_pll_50MHz => cfgmclk_pll_50MHz,
      clk_in1 => CFG_axi_quad_spi_0_cfgmclk,
      clkmclk_pll_65MHz_vio => CFG_clk_wiz_0_clkmclk_pll_65MHz_vio
    );
SC0712_0: component msys_SC0712_0_0
     port map (
      GPIO1_I(31 downto 0) => SC0712_0_GPIO1_I(31 downto 0),
      GPIO1_O(31 downto 0) => GPIO1_O_1(31 downto 0),
      ext_scl_o => SC0712_0_ext_scl_o,
      ext_sda => PLL_I2C_ext_sda,
      mcs_clk_in => cfgmclk_pll_50MHz,
      mcs_clk_out => NLW_SC0712_0_mcs_clk_out_UNCONNECTED,
      mon_GPIO1_I(31 downto 0) => SC0712_0_mon_GPIO1_I(31 downto 0),
      mon_GPIO1_O(31 downto 0) => SC0712_0_mon_GPIO1_O(31 downto 0),
      reset_out => SC0712_0_reset_out,
      scl_i => Conn1_SCL_I,
      scl_o => Conn1_SCL_O,
      scl_t => Conn1_SCL_T,
      sda_i => Conn1_SDA_I,
      sda_o => Conn1_SDA_O,
      sda_t => Conn1_SDA_T
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CLK1B_CW_0_imp_GGLS6Z is
  port (
    CLK1B_clk : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    clk_out1_RMII : out STD_LOGIC;
    clk_out2_fMeter : out STD_LOGIC;
    clk_out3_Scope : out STD_LOGIC;
    clk_out4_000deg : out STD_LOGIC;
    locked : out STD_LOGIC;
    psdone : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC
  );
end CLK1B_CW_0_imp_GGLS6Z;

architecture STRUCTURE of CLK1B_CW_0_imp_GGLS6Z is
  component msys_clk_wiz_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    clk_in1 : in STD_LOGIC;
    psclk : in STD_LOGIC;
    psen : in STD_LOGIC;
    psincdec : in STD_LOGIC;
    psdone : out STD_LOGIC;
    clk_out1_RMII : out STD_LOGIC;
    clk_out2_fMeter : out STD_LOGIC;
    clk_out3_Scope : out STD_LOGIC;
    clk_out4_000deg : out STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component msys_clk_wiz_0_1;
  component msys_axi_gpio_0_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_axi_gpio_0_2;
  component msys_c_shift_ram_0_9 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_9;
  component msys_xlslice_0_37 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_37;
  component msys_xlslice_1_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_1_4;
  component msys_util_vector_logic_0_7 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_vector_logic_0_7;
  component msys_util_reduced_logic_0_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Res : out STD_LOGIC
  );
  end component msys_util_reduced_logic_0_0;
  component msys_xlconcat_0_12 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_xlconcat_0_12;
  signal CLK1B_50MHz_phy_clk_0 : STD_LOGIC;
  signal CLK1B_axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal CLK1B_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK1B_clk_wiz_0_clk_out1_RMII : STD_LOGIC;
  signal CLK1B_clk_wiz_0_clk_out2_fmeter : STD_LOGIC;
  signal CLK1B_clk_wiz_0_clk_out3_Scope : STD_LOGIC;
  signal CLK1B_clk_wiz_0_clk_out4_000deg : STD_LOGIC;
  signal CLK1B_clk_wiz_0_psdone : STD_LOGIC;
  signal CLK1B_util_reduced_logic_1_Res : STD_LOGIC;
  signal CLK1B_util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK1B_xlconcat_0_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal CLK1B_xlslice_0to0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK1B_xlslice_1to1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal dcm_locked_1 : STD_LOGIC;
  signal s_axi_aclk_0 : STD_LOGIC;
  signal s_axi_aresetn_0 : STD_LOGIC;
begin
  CLK1B_50MHz_phy_clk_0 <= CLK1B_clk;
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID <= S_AXI_arvalid;
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID <= S_AXI_awvalid;
  Conn1_BREADY <= S_AXI_bready;
  Conn1_RREADY <= S_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S_AXI_wvalid;
  Conn2_ARADDR(31 downto 0) <= s_axi_lite_araddr(31 downto 0);
  Conn2_ARVALID <= s_axi_lite_arvalid;
  Conn2_AWADDR(31 downto 0) <= s_axi_lite_awaddr(31 downto 0);
  Conn2_AWVALID <= s_axi_lite_awvalid;
  Conn2_BREADY <= s_axi_lite_bready;
  Conn2_RREADY <= s_axi_lite_rready;
  Conn2_WDATA(31 downto 0) <= s_axi_lite_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= s_axi_lite_wstrb(3 downto 0);
  Conn2_WVALID <= s_axi_lite_wvalid;
  S_AXI_arready <= Conn1_ARREADY;
  S_AXI_awready <= Conn1_AWREADY;
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid <= Conn1_BVALID;
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid <= Conn1_RVALID;
  S_AXI_wready <= Conn1_WREADY;
  clk_out1_RMII <= CLK1B_clk_wiz_0_clk_out1_RMII;
  clk_out2_fMeter <= CLK1B_clk_wiz_0_clk_out2_fmeter;
  clk_out3_Scope <= CLK1B_clk_wiz_0_clk_out3_Scope;
  clk_out4_000deg <= CLK1B_clk_wiz_0_clk_out4_000deg;
  locked <= dcm_locked_1;
  psdone <= CLK1B_clk_wiz_0_psdone;
  s_axi_aclk_0 <= s_axi_aclk;
  s_axi_aresetn_0 <= s_axi_aresetn;
  s_axi_lite_arready <= Conn2_ARREADY;
  s_axi_lite_awready <= Conn2_AWREADY;
  s_axi_lite_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  s_axi_lite_bvalid <= Conn2_BVALID;
  s_axi_lite_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  s_axi_lite_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  s_axi_lite_rvalid <= Conn2_RVALID;
  s_axi_lite_wready <= Conn2_WREADY;
CLK1B_axi_gpio_0: component msys_axi_gpio_0_2
     port map (
      gpio2_io_i(0) => CLK1B_clk_wiz_0_psdone,
      gpio_io_o(1 downto 0) => CLK1B_axi_gpio_0_gpio_io_o(1 downto 0),
      s_axi_aclk => s_axi_aclk_0,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_0,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID,
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID,
      s_axi_bready => Conn1_BREADY,
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY,
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID
    );
CLK1B_c_shift_ram_0: component msys_c_shift_ram_0_9
     port map (
      CLK => s_axi_aclk_0,
      D(0) => CLK1B_xlslice_0to0_Dout(0),
      Q(0) => CLK1B_c_shift_ram_0_Q(0)
    );
CLK1B_clk_wiz_0: component msys_clk_wiz_0_1
     port map (
      clk_in1 => CLK1B_50MHz_phy_clk_0,
      clk_out1_RMII => CLK1B_clk_wiz_0_clk_out1_RMII,
      clk_out2_fMeter => CLK1B_clk_wiz_0_clk_out2_fmeter,
      clk_out3_Scope => CLK1B_clk_wiz_0_clk_out3_Scope,
      clk_out4_000deg => CLK1B_clk_wiz_0_clk_out4_000deg,
      locked => dcm_locked_1,
      psclk => s_axi_aclk_0,
      psdone => CLK1B_clk_wiz_0_psdone,
      psen => CLK1B_util_reduced_logic_1_Res,
      psincdec => CLK1B_xlslice_1to1_Dout(0),
      s_axi_aclk => s_axi_aclk_0,
      s_axi_araddr(10 downto 0) => Conn2_ARADDR(10 downto 0),
      s_axi_aresetn => s_axi_aresetn_0,
      s_axi_arready => Conn2_ARREADY,
      s_axi_arvalid => Conn2_ARVALID,
      s_axi_awaddr(10 downto 0) => Conn2_AWADDR(10 downto 0),
      s_axi_awready => Conn2_AWREADY,
      s_axi_awvalid => Conn2_AWVALID,
      s_axi_bready => Conn2_BREADY,
      s_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s_axi_bvalid => Conn2_BVALID,
      s_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s_axi_rready => Conn2_RREADY,
      s_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s_axi_rvalid => Conn2_RVALID,
      s_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s_axi_wready => Conn2_WREADY,
      s_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s_axi_wvalid => Conn2_WVALID
    );
CLK1B_util_reduced_logic_1: component msys_util_reduced_logic_0_0
     port map (
      Op1(1 downto 0) => CLK1B_xlconcat_0_dout(1 downto 0),
      Res => CLK1B_util_reduced_logic_1_Res
    );
CLK1B_util_vector_logic_0: component msys_util_vector_logic_0_7
     port map (
      Op1(0) => CLK1B_c_shift_ram_0_Q(0),
      Res(0) => CLK1B_util_vector_logic_0_Res(0)
    );
CLK1B_xlconcat_0: component msys_xlconcat_0_12
     port map (
      In0(0) => CLK1B_xlslice_0to0_Dout(0),
      In1(0) => CLK1B_util_vector_logic_0_Res(0),
      dout(1 downto 0) => CLK1B_xlconcat_0_dout(1 downto 0)
    );
CLK1B_xlslice_0to0: component msys_xlslice_0_37
     port map (
      Din(1 downto 0) => CLK1B_axi_gpio_0_gpio_io_o(1 downto 0),
      Dout(0) => CLK1B_xlslice_0to0_Dout(0)
    );
CLK1B_xlslice_1to1: component msys_xlslice_1_4
     port map (
      Din(1 downto 0) => CLK1B_axi_gpio_0_gpio_io_o(1 downto 0),
      Dout(0) => CLK1B_xlslice_1to1_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CLOCK_imp_XE2NXR is
  port (
    CLK : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end CLOCK_imp_XE2NXR;

architecture STRUCTURE of CLOCK_imp_XE2NXR is
  component msys_c_counter_binary_0_6 is
  port (
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component msys_c_counter_binary_0_6;
  component msys_c_shift_ram_0_23 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_23;
  component msys_axi_gpio_0_6 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_gpio_0_6;
  component msys_c_shift_ram_0_24 is
  port (
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component msys_c_shift_ram_0_24;
  component msys_xlslice_0_40 is
  port (
    Din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlslice_0_40;
  component msys_xlslice_1_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlslice_1_6;
  signal CLK_1 : STD_LOGIC;
  signal CLOCK_CDC_c_shift_ram_1_Q : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal CLOCK_c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal CLOCK_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLOCK_xlslice_31to0_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CLOCK_xlslice_63to32_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal reset_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_aclk_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
begin
  CLK_1 <= CLK;
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID <= S_AXI_arvalid;
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID <= S_AXI_awvalid;
  Conn1_BREADY <= S_AXI_bready;
  Conn1_RREADY <= S_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S_AXI_wvalid;
  S_AXI_arready <= Conn1_ARREADY;
  S_AXI_awready <= Conn1_AWREADY;
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid <= Conn1_BVALID;
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid <= Conn1_RVALID;
  S_AXI_wready <= Conn1_WREADY;
  reset_1(0) <= reset(0);
  s_axi_aclk_1 <= s_axi_aclk;
  s_axi_aresetn_1 <= s_axi_aresetn;
CLOCK_CDC_c_shift_ram_0: component msys_c_shift_ram_0_23
     port map (
      CLK => CLK_1,
      D(0) => reset_1(0),
      Q(0) => CLOCK_c_shift_ram_0_Q(0)
    );
CLOCK_CDC_c_shift_ram_1: component msys_c_shift_ram_0_24
     port map (
      CLK => s_axi_aclk_1,
      D(63 downto 0) => CLOCK_c_counter_binary_0_Q(63 downto 0),
      Q(63 downto 0) => CLOCK_CDC_c_shift_ram_1_Q(63 downto 0)
    );
CLOCK_c_counter_binary_0: component msys_c_counter_binary_0_6
     port map (
      CLK => CLK_1,
      Q(63 downto 0) => CLOCK_c_counter_binary_0_Q(63 downto 0),
      SCLR => CLOCK_c_shift_ram_0_Q(0)
    );
CLOCK_xlslice_31to0: component msys_xlslice_0_40
     port map (
      Din(63 downto 0) => CLOCK_CDC_c_shift_ram_1_Q(63 downto 0),
      Dout(31 downto 0) => CLOCK_xlslice_31to0_Dout(31 downto 0)
    );
CLOCK_xlslice_63to32: component msys_xlslice_1_6
     port map (
      Din(63 downto 0) => CLOCK_CDC_c_shift_ram_1_Q(63 downto 0),
      Dout(31 downto 0) => CLOCK_xlslice_63to32_Dout(31 downto 0)
    );
axi_gpio_0: component msys_axi_gpio_0_6
     port map (
      gpio2_io_i(31 downto 0) => CLOCK_xlslice_31to0_Dout(31 downto 0),
      gpio_io_i(31 downto 0) => CLOCK_xlslice_63to32_Dout(31 downto 0),
      s_axi_aclk => s_axi_aclk_1,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID,
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID,
      s_axi_bready => Conn1_BREADY,
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY,
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ETH0_LEDs_imp_437WON is
  port (
    ETH0_DA_G : out STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_DA_Y : out STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_LINK_LED_inv : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_mii_tx_en : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_mii_crs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ETH0_LEDs_imp_437WON;

architecture STRUCTURE of ETH0_LEDs_imp_437WON is
  component msys_util_reduced_logic_0_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Res : out STD_LOGIC
  );
  end component msys_util_reduced_logic_0_1;
  component msys_xlconcat_0_18 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_xlconcat_0_18;
  component msys_c_counter_binary_0_5 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component msys_c_counter_binary_0_5;
  component msys_util_vector_logic_0_8 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_vector_logic_0_8;
  signal ETH0_LEDs_c_counter_binary_0_THRESH0 : STD_LOGIC;
  signal ETH0_LEDs_util_reduced_logic_0_Res : STD_LOGIC;
  signal ETH0_LEDs_util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_LEDs_xlconcat_0_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ETH0_LINK_LED_inv_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_mii_tx_en_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_aclk_1 : STD_LOGIC;
  signal s_mii_crs_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ETH0_LEDs_c_counter_binary_0_Q_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  ETH0_DA_G(0) <= ETH0_LINK_LED_inv_0(0);
  ETH0_DA_Y(0) <= ETH0_LEDs_util_vector_logic_0_Res(0);
  ETH0_LINK_LED_inv_0(0) <= ETH0_LINK_LED_inv(0);
  m_mii_tx_en_1(0) <= m_mii_tx_en(0);
  s_axi_aclk_1 <= s_axi_aclk;
  s_mii_crs_1(0) <= s_mii_crs(0);
ETH0_LEDs_c_counter_binary_0: component msys_c_counter_binary_0_5
     port map (
      CE => ETH0_LEDs_util_vector_logic_0_Res(0),
      CLK => s_axi_aclk_1,
      Q(23 downto 0) => NLW_ETH0_LEDs_c_counter_binary_0_Q_UNCONNECTED(23 downto 0),
      SCLR => ETH0_LEDs_util_reduced_logic_0_Res,
      THRESH0 => ETH0_LEDs_c_counter_binary_0_THRESH0
    );
ETH0_LEDs_util_reduced_logic_0: component msys_util_reduced_logic_0_1
     port map (
      Op1(1 downto 0) => ETH0_LEDs_xlconcat_0_dout(1 downto 0),
      Res => ETH0_LEDs_util_reduced_logic_0_Res
    );
ETH0_LEDs_util_vector_logic_0: component msys_util_vector_logic_0_8
     port map (
      Op1(0) => ETH0_LEDs_c_counter_binary_0_THRESH0,
      Res(0) => ETH0_LEDs_util_vector_logic_0_Res(0)
    );
ETH0_LEDs_xlconcat_0: component msys_xlconcat_0_18
     port map (
      In0(0) => s_mii_crs_1(0),
      In1(0) => m_mii_tx_en_1(0),
      dout(1 downto 0) => ETH0_LEDs_xlconcat_0_dout(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity EUI48_imp_19AI7W9 is
  port (
    EUI48_FSM_run : in STD_LOGIC_VECTOR ( 0 to 0 );
    EUI48_FSM_start : out STD_LOGIC_VECTOR ( 0 to 0 );
    EUI48_data : in STD_LOGIC_VECTOR ( 47 downto 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    microblaze_0_Clk_100MHz_o : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end EUI48_imp_19AI7W9;

architecture STRUCTURE of EUI48_imp_19AI7W9 is
  component msys_axi_pwm_gpio_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_t : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_pwm_gpio_0_1;
  component msys_xlslice_0_34 is
  port (
    Din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_xlslice_0_34;
  component msys_xlslice_0_35 is
  port (
    Din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlslice_0_35;
  component msys_xlconcat_0_10 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_10;
  component msys_xlconstant_0_19 is
  port (
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  end component msys_xlconstant_0_19;
  component msys_xlslice_0_36 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_36;
  component msys_xlconstant_0_20 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_20;
  signal EUI48_FSM_run_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EUI48_data_1 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal EUI48_xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal EUI48_xlconstant_0_len16_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal EUI48_xlconstant_len1_val0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EUI48_xlslice_0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal EUI48_xlslice_1_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal EUI48_xlslice_31to31_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_EUI48_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_Clk_100MHz : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_WVALID : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal NLW_axi_EUI48_gpio_0_gpio_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  EUI48_FSM_run_1(0) <= EUI48_FSM_run(0);
  EUI48_FSM_start(0) <= EUI48_xlslice_31to31_0_Dout(0);
  EUI48_data_1(47 downto 0) <= EUI48_data(47 downto 0);
  S_AXI_arready <= microblaze_0_axi_periph_M10_AXI_ARREADY;
  S_AXI_awready <= microblaze_0_axi_periph_M10_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= microblaze_0_axi_periph_M10_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= microblaze_0_axi_periph_M10_AXI_BVALID;
  S_AXI_rdata(31 downto 0) <= microblaze_0_axi_periph_M10_AXI_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= microblaze_0_axi_periph_M10_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= microblaze_0_axi_periph_M10_AXI_RVALID;
  S_AXI_wready <= microblaze_0_axi_periph_M10_AXI_WREADY;
  microblaze_0_Clk_100MHz <= microblaze_0_Clk_100MHz_o;
  microblaze_0_axi_periph_M10_AXI_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  microblaze_0_axi_periph_M10_AXI_ARVALID <= S_AXI_arvalid;
  microblaze_0_axi_periph_M10_AXI_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  microblaze_0_axi_periph_M10_AXI_AWVALID <= S_AXI_awvalid;
  microblaze_0_axi_periph_M10_AXI_BREADY <= S_AXI_bready;
  microblaze_0_axi_periph_M10_AXI_RREADY <= S_AXI_rready;
  microblaze_0_axi_periph_M10_AXI_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  microblaze_0_axi_periph_M10_AXI_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  microblaze_0_axi_periph_M10_AXI_WVALID <= S_AXI_wvalid;
  s_axi_aresetn_1 <= s_axi_aresetn;
EUI48_xlconcat_0: component msys_xlconcat_0_10
     port map (
      In0(15 downto 0) => EUI48_xlslice_0_Dout(15 downto 0),
      In1(13 downto 0) => EUI48_xlconstant_0_len16_dout(13 downto 0),
      In2(0) => EUI48_FSM_run_1(0),
      In3(0) => EUI48_xlconstant_len1_val0_dout(0),
      dout(31 downto 0) => EUI48_xlconcat_0_dout(31 downto 0)
    );
EUI48_xlconstant_len14_val0: component msys_xlconstant_0_19
     port map (
      dout(13 downto 0) => EUI48_xlconstant_0_len16_dout(13 downto 0)
    );
EUI48_xlconstant_len1_val0: component msys_xlconstant_0_20
     port map (
      dout(0) => EUI48_xlconstant_len1_val0_dout(0)
    );
EUI48_xlslice_31to0_0: component msys_xlslice_0_35
     port map (
      Din(47 downto 0) => EUI48_data_1(47 downto 0),
      Dout(31 downto 0) => EUI48_xlslice_1_Dout(31 downto 0)
    );
EUI48_xlslice_31to31_0: component msys_xlslice_0_36
     port map (
      Din(31 downto 0) => axi_EUI48_gpio_0_gpio_io_o(31 downto 0),
      Dout(0) => EUI48_xlslice_31to31_0_Dout(0)
    );
EUI48_xlslice_47to32_0: component msys_xlslice_0_34
     port map (
      Din(47 downto 0) => EUI48_data_1(47 downto 0),
      Dout(15 downto 0) => EUI48_xlslice_0_Dout(15 downto 0)
    );
axi_EUI48_gpio_0: component msys_axi_pwm_gpio_0_1
     port map (
      gpio2_io_i(31 downto 0) => EUI48_xlslice_1_Dout(31 downto 0),
      gpio_io_i(31 downto 0) => EUI48_xlconcat_0_dout(31 downto 0),
      gpio_io_o(31 downto 0) => axi_EUI48_gpio_0_gpio_io_o(31 downto 0),
      gpio_io_t(31 downto 0) => NLW_axi_EUI48_gpio_0_gpio_io_t_UNCONNECTED(31 downto 0),
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_araddr(8 downto 0) => microblaze_0_axi_periph_M10_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => microblaze_0_axi_periph_M10_AXI_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M10_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => microblaze_0_axi_periph_M10_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M10_AXI_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M10_AXI_AWVALID,
      s_axi_bready => microblaze_0_axi_periph_M10_AXI_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M10_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M10_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M10_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M10_AXI_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M10_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M10_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M10_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M10_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M10_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M10_AXI_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity INT_ctrl_imp_PISLEF is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    PLL_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt_ack : in STD_LOGIC_VECTOR ( 0 to 1 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt_interrupt : out STD_LOGIC;
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    pushdata_rx09_irpt_in : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end INT_ctrl_imp_PISLEF;

architecture STRUCTURE of INT_ctrl_imp_PISLEF is
  component msys_microblaze_0_xlconcat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  end component msys_microblaze_0_xlconcat_0;
  component msys_microblaze_0_axi_intc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    irq : out STD_LOGIC;
    processor_ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_microblaze_0_axi_intc_0;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal Conn2_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_INTERRUPT : STD_LOGIC;
  signal In0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In10_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In3_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In4_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In5_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In6_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In7_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In8_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PLL_int_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_xlconcat_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal processor_clk_1 : STD_LOGIC;
  signal processor_rst_1 : STD_LOGIC;
  signal pushdata_rx09_irpt : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
begin
  Conn1_ARADDR(31 downto 0) <= s_axi_araddr(31 downto 0);
  Conn1_ARVALID(0) <= s_axi_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= s_axi_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= s_axi_awvalid(0);
  Conn1_BREADY(0) <= s_axi_bready(0);
  Conn1_RREADY(0) <= s_axi_rready(0);
  Conn1_WDATA(31 downto 0) <= s_axi_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= s_axi_wstrb(3 downto 0);
  Conn1_WVALID(0) <= s_axi_wvalid(0);
  Conn2_ACK(0 to 1) <= interrupt_ack(0 to 1);
  In0_1(0) <= In0(0);
  In10_1(0) <= In10(0);
  In1_1(0) <= In1(0);
  In2_1(0) <= In2(0);
  In3_1(0) <= In3(0);
  In4_1(0) <= In4(0);
  In5_1(0) <= In5(0);
  In6_1(0) <= In6(0);
  In7_1(0) <= In7(0);
  In8_1(0) <= In8(0);
  PLL_int_1(0) <= PLL_int(0);
  interrupt_address(31 downto 0) <= Conn2_ADDRESS(31 downto 0);
  interrupt_interrupt <= Conn2_INTERRUPT;
  processor_clk_1 <= processor_clk;
  processor_rst_1 <= processor_rst;
  pushdata_rx09_irpt <= pushdata_rx09_irpt_in;
  s_axi_aresetn_1 <= s_axi_aresetn;
  s_axi_arready(0) <= Conn1_ARREADY;
  s_axi_awready(0) <= Conn1_AWREADY;
  s_axi_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  s_axi_bvalid(0) <= Conn1_BVALID;
  s_axi_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  s_axi_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  s_axi_rvalid(0) <= Conn1_RVALID;
  s_axi_wready(0) <= Conn1_WREADY;
microblaze_0_axi_intc: component msys_microblaze_0_axi_intc_0
     port map (
      interrupt_address(31 downto 0) => Conn2_ADDRESS(31 downto 0),
      intr(11 downto 0) => microblaze_0_xlconcat_dout(11 downto 0),
      irq => Conn2_INTERRUPT,
      processor_ack(1) => Conn2_ACK(0),
      processor_ack(0) => Conn2_ACK(1),
      processor_clk => processor_clk_1,
      processor_rst => processor_rst_1,
      s_axi_aclk => processor_clk_1,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID(0),
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID(0),
      s_axi_bready => Conn1_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID(0)
    );
microblaze_0_xlconcat: component msys_microblaze_0_xlconcat_0
     port map (
      In0(0) => In0_1(0),
      In1(0) => In1_1(0),
      In10(0) => In10_1(0),
      In11(0) => pushdata_rx09_irpt,
      In2(0) => In2_1(0),
      In3(0) => In3_1(0),
      In4(0) => In4_1(0),
      In5(0) => In5_1(0),
      In6(0) => In6_1(0),
      In7(0) => In7_1(0),
      In8(0) => In8_1(0),
      In9(0) => PLL_int_1(0),
      dout(11 downto 0) => microblaze_0_xlconcat_dout(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PULLDATA_imp_16K4TB9 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_TX_RF09_PULLDATA_FIFO_empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    encoder_pull_FIFO_dump : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoder_pull_data_len : out STD_LOGIC_VECTOR ( 6 downto 0 );
    encoder_pull_do_start : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_empty : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pulldata_tx09_byteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pulldata_tx09_en : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ui_clk_sync_rst : in STD_LOGIC
  );
end PULLDATA_imp_16K4TB9;

architecture STRUCTURE of PULLDATA_imp_16K4TB9 is
  component msys_pushdata_rx09_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  end component msys_pushdata_rx09_fifo_generator_0_0;
  component msys_xlslice_0_57 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_xlslice_0_57;
  component msys_xlslice_0_58 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_58;
  component msys_pushdata_rx09_c_shift_ram_0_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_pushdata_rx09_c_shift_ram_0_0;
  component msys_pushdata_rx09_util_reduced_logic_0_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Res : out STD_LOGIC
  );
  end component msys_pushdata_rx09_util_reduced_logic_0_0;
  component msys_pushdata_rx09_util_vector_logic_0_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_pushdata_rx09_util_vector_logic_0_0;
  component msys_pushdata_rx09_xlconcat_1_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_pushdata_rx09_xlconcat_1_0;
  component msys_xlslice_0_59 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  end component msys_xlslice_0_59;
  component msys_xlconcat_0_28 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_28;
  component msys_xlslice_0_60 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_60;
  component msys_xlslice_0_61 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_61;
  signal Din_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^trx_tx_rf09_pulldata_fifo_empty\ : STD_LOGIC;
  signal pulldata_tx09_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pulldata_tx09_en_1 : STD_LOGIC;
  signal pulldata_tx09_fifo_generator_0_data_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pulldata_tx09_fifo_generator_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pulldata_tx09_util_reduced_logic_0_Res : STD_LOGIC;
  signal pulldata_tx09_util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pulldata_tx09_xlconcat_1_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_axi_aclk_1 : STD_LOGIC;
  signal ui_clk_sync_rst_1 : STD_LOGIC;
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlslice_15to8_Dout : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal xlslice_28to28_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_29to29_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_30to30_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_7to0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pulldata_tx09_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
begin
  Din_1(31 downto 0) <= Din(31 downto 0);
  TRX_TX_RF09_PULLDATA_FIFO_empty <= \^trx_tx_rf09_pulldata_fifo_empty\;
  data_count(11 downto 0) <= pulldata_tx09_fifo_generator_0_data_count(11 downto 0);
  encoder_pull_FIFO_dump(0) <= xlslice_28to28_Dout(0);
  encoder_pull_data_len(6 downto 0) <= xlslice_15to8_Dout(6 downto 0);
  encoder_pull_do_start(0) <= xlslice_29to29_Dout(0);
  fifo_empty(31 downto 0) <= xlconcat_0_dout(31 downto 0);
  pulldata_tx09_byteData(7 downto 0) <= pulldata_tx09_fifo_generator_0_dout(7 downto 0);
  pulldata_tx09_en_1 <= pulldata_tx09_en;
  s_axi_aclk_1 <= s_axi_aclk;
  ui_clk_sync_rst_1 <= ui_clk_sync_rst;
pulldata_tx09_c_shift_ram_0: component msys_pushdata_rx09_c_shift_ram_0_0
     port map (
      CLK => s_axi_aclk_1,
      D(0) => xlslice_30to30_Dout(0),
      Q(0) => pulldata_tx09_c_shift_ram_0_Q(0),
      SCLR => ui_clk_sync_rst_1
    );
pulldata_tx09_fifo_generator_0: component msys_pushdata_rx09_fifo_generator_0_0
     port map (
      clk => s_axi_aclk_1,
      data_count(11 downto 0) => pulldata_tx09_fifo_generator_0_data_count(11 downto 0),
      din(7 downto 0) => xlslice_7to0_Dout(7 downto 0),
      dout(7 downto 0) => pulldata_tx09_fifo_generator_0_dout(7 downto 0),
      empty => \^trx_tx_rf09_pulldata_fifo_empty\,
      full => NLW_pulldata_tx09_fifo_generator_0_full_UNCONNECTED,
      rd_en => pulldata_tx09_en_1,
      srst => ui_clk_sync_rst_1,
      wr_en => pulldata_tx09_util_reduced_logic_0_Res
    );
pulldata_tx09_util_reduced_logic_0: component msys_pushdata_rx09_util_reduced_logic_0_0
     port map (
      Op1(1 downto 0) => pulldata_tx09_xlconcat_1_dout(1 downto 0),
      Res => pulldata_tx09_util_reduced_logic_0_Res
    );
pulldata_tx09_util_vector_logic_0: component msys_pushdata_rx09_util_vector_logic_0_0
     port map (
      Op1(0) => pulldata_tx09_c_shift_ram_0_Q(0),
      Res(0) => pulldata_tx09_util_vector_logic_0_Res(0)
    );
pulldata_tx09_xlconcat_1: component msys_pushdata_rx09_xlconcat_1_0
     port map (
      In0(0) => xlslice_30to30_Dout(0),
      In1(0) => pulldata_tx09_util_vector_logic_0_Res(0),
      dout(1 downto 0) => pulldata_tx09_xlconcat_1_dout(1 downto 0)
    );
xlconcat_0: component msys_xlconcat_0_28
     port map (
      In0(30 downto 0) => B"0000000000000000000000000000000",
      In1(0) => \^trx_tx_rf09_pulldata_fifo_empty\,
      dout(31 downto 0) => xlconcat_0_dout(31 downto 0)
    );
xlslice_14to8: component msys_xlslice_0_59
     port map (
      Din(31 downto 0) => Din_1(31 downto 0),
      Dout(6 downto 0) => xlslice_15to8_Dout(6 downto 0)
    );
xlslice_28to28: component msys_xlslice_0_61
     port map (
      Din(31 downto 0) => Din_1(31 downto 0),
      Dout(0) => xlslice_28to28_Dout(0)
    );
xlslice_29to29: component msys_xlslice_0_60
     port map (
      Din(31 downto 0) => Din_1(31 downto 0),
      Dout(0) => xlslice_29to29_Dout(0)
    );
xlslice_30to30: component msys_xlslice_0_58
     port map (
      Din(31 downto 0) => Din_1(31 downto 0),
      Dout(0) => xlslice_30to30_Dout(0)
    );
xlslice_7to0: component msys_xlslice_0_57
     port map (
      Din(31 downto 0) => Din_1(31 downto 0),
      Dout(7 downto 0) => xlslice_7to0_Dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PUSHDATA_imp_1IZ4HK6 is
  port (
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_RX_RF09_PUSHDATA_FIFO_empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    decoder_rx09_squelch_lvl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pushdata_rx09_byteData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pushdata_rx09_en : in STD_LOGIC;
    pushdata_rx09_irpt_out : out STD_LOGIC;
    rst_mig_7series_0_100M_peripheral_reset_in : in STD_LOGIC;
    s_axi_aclk_CD100_in : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end PUSHDATA_imp_1IZ4HK6;

architecture STRUCTURE of PUSHDATA_imp_1IZ4HK6 is
  component msys_axi_gpio_0_8 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_gpio_0_8;
  component msys_fifo_generator_0_2 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  end component msys_fifo_generator_0_2;
  component msys_xlconcat_0_25 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_25;
  component msys_xlslice_0_56 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_56;
  component msys_c_shift_ram_0_28 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_28;
  component msys_util_vector_logic_0_11 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_vector_logic_0_11;
  component msys_util_reduced_logic_0_3 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Res : out STD_LOGIC
  );
  end component msys_util_reduced_logic_0_3;
  component msys_xlconcat_0_27 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_xlconcat_0_27;
  component msys_xlslice_0_62 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_xlslice_0_62;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^trx_rx_rf09_pushdata_fifo_empty\ : STD_LOGIC;
  signal pushdata_rx09_axi_gpio_0_gpio2_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pushdata_rx09_axi_gpio_0_ip2intc_irpt : STD_LOGIC;
  signal pushdata_rx09_byteData_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pushdata_rx09_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pushdata_rx09_en_1 : STD_LOGIC;
  signal pushdata_rx09_fifo_generator_0_data_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pushdata_rx09_fifo_generator_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pushdata_rx09_util_reduced_logic_0_Res : STD_LOGIC;
  signal pushdata_rx09_util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pushdata_rx09_xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pushdata_rx09_xlconcat_1_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pushdata_rx09_xlslice_0to0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pushdata_rx09_xlslice_18to0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rst_mig_7series_0_100M_peripheral_reset_0 : STD_LOGIC;
  signal s_axi_aclk_CD100_0 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal NLW_pushdata_rx09_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID(0) <= S_AXI_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= S_AXI_awvalid(0);
  Conn1_BREADY(0) <= S_AXI_bready(0);
  Conn1_RREADY(0) <= S_AXI_rready(0);
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID(0) <= S_AXI_wvalid(0);
  S_AXI_arready(0) <= Conn1_ARREADY;
  S_AXI_awready(0) <= Conn1_AWREADY;
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= Conn1_BVALID;
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= Conn1_RVALID;
  S_AXI_wready(0) <= Conn1_WREADY;
  TRX_RX_RF09_PUSHDATA_FIFO_empty <= \^trx_rx_rf09_pushdata_fifo_empty\;
  data_count(11 downto 0) <= pushdata_rx09_fifo_generator_0_data_count(11 downto 0);
  decoder_rx09_squelch_lvl(15 downto 0) <= pushdata_rx09_xlslice_18to0_Dout(15 downto 0);
  pushdata_rx09_byteData_1(7 downto 0) <= pushdata_rx09_byteData(7 downto 0);
  pushdata_rx09_en_1 <= pushdata_rx09_en;
  pushdata_rx09_irpt_out <= pushdata_rx09_axi_gpio_0_ip2intc_irpt;
  rst_mig_7series_0_100M_peripheral_reset_0 <= rst_mig_7series_0_100M_peripheral_reset_in;
  s_axi_aclk_CD100_0 <= s_axi_aclk_CD100_in;
  s_axi_aresetn_1 <= s_axi_aresetn;
pushdata_rx09_axi_gpio_0: component msys_axi_gpio_0_8
     port map (
      gpio2_io_o(31 downto 0) => pushdata_rx09_axi_gpio_0_gpio2_io_o(31 downto 0),
      gpio_io_i(31 downto 0) => pushdata_rx09_xlconcat_0_dout(31 downto 0),
      ip2intc_irpt => pushdata_rx09_axi_gpio_0_ip2intc_irpt,
      s_axi_aclk => s_axi_aclk_CD100_0,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID(0),
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID(0),
      s_axi_bready => Conn1_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID(0)
    );
pushdata_rx09_c_shift_ram_0: component msys_c_shift_ram_0_28
     port map (
      CLK => s_axi_aclk_CD100_0,
      D(0) => pushdata_rx09_xlslice_0to0_Dout(0),
      Q(0) => pushdata_rx09_c_shift_ram_0_Q(0),
      SCLR => rst_mig_7series_0_100M_peripheral_reset_0
    );
pushdata_rx09_fifo_generator_0: component msys_fifo_generator_0_2
     port map (
      clk => s_axi_aclk_CD100_0,
      data_count(11 downto 0) => pushdata_rx09_fifo_generator_0_data_count(11 downto 0),
      din(7 downto 0) => pushdata_rx09_byteData_1(7 downto 0),
      dout(7 downto 0) => pushdata_rx09_fifo_generator_0_dout(7 downto 0),
      empty => \^trx_rx_rf09_pushdata_fifo_empty\,
      full => NLW_pushdata_rx09_fifo_generator_0_full_UNCONNECTED,
      rd_en => pushdata_rx09_util_reduced_logic_0_Res,
      srst => rst_mig_7series_0_100M_peripheral_reset_0,
      wr_en => pushdata_rx09_en_1
    );
pushdata_rx09_util_reduced_logic_0: component msys_util_reduced_logic_0_3
     port map (
      Op1(1 downto 0) => pushdata_rx09_xlconcat_1_dout(1 downto 0),
      Res => pushdata_rx09_util_reduced_logic_0_Res
    );
pushdata_rx09_util_vector_logic_0: component msys_util_vector_logic_0_11
     port map (
      Op1(0) => pushdata_rx09_c_shift_ram_0_Q(0),
      Res(0) => pushdata_rx09_util_vector_logic_0_Res(0)
    );
pushdata_rx09_xlconcat_0: component msys_xlconcat_0_25
     port map (
      In0(7 downto 0) => pushdata_rx09_fifo_generator_0_dout(7 downto 0),
      In1(22 downto 0) => B"00000000000000000000000",
      In2(0) => \^trx_rx_rf09_pushdata_fifo_empty\,
      dout(31 downto 0) => pushdata_rx09_xlconcat_0_dout(31 downto 0)
    );
pushdata_rx09_xlconcat_1: component msys_xlconcat_0_27
     port map (
      In0(0) => pushdata_rx09_xlslice_0to0_Dout(0),
      In1(0) => pushdata_rx09_util_vector_logic_0_Res(0),
      dout(1 downto 0) => pushdata_rx09_xlconcat_1_dout(1 downto 0)
    );
pushdata_rx09_xlslice_15to0: component msys_xlslice_0_62
     port map (
      Din(31 downto 0) => pushdata_rx09_axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(15 downto 0) => pushdata_rx09_xlslice_18to0_Dout(15 downto 0)
    );
pushdata_rx09_xlslice_31to31: component msys_xlslice_0_56
     port map (
      Din(31 downto 0) => pushdata_rx09_axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(0) => pushdata_rx09_xlslice_0to0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PWM_lights_imp_1HWCS6J is
  port (
    LCD_BL : out STD_LOGIC_VECTOR ( 0 to 0 );
    LCD_rstn : out STD_LOGIC_VECTOR ( 0 to 0 );
    LED_RGB_blue : out STD_LOGIC_VECTOR ( 0 to 0 );
    LED_RGB_green : out STD_LOGIC_VECTOR ( 0 to 0 );
    LED_RGB_red : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    ip2intc_irpt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end PWM_lights_imp_1HWCS6J;

architecture STRUCTURE of PWM_lights_imp_1HWCS6J is
  component msys_c_counter_binary_0_0 is
  port (
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  end component msys_c_counter_binary_0_0;
  component msys_LCD_BL_xlslice_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_LCD_BL_xlslice_0_0;
  component msys_PWM_gpio_xlslice_3_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_PWM_gpio_xlslice_3_2;
  component msys_PWM_ctr_xlslice_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_PWM_ctr_xlslice_0_0;
  component msys_PWM_gpio_xlslice_3_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_PWM_gpio_xlslice_3_1;
  component msys_PWM_gpio_xlslice_3_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_PWM_gpio_xlslice_3_0;
  component msys_RGB_green_c_addsub_0_0 is
  port (
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component msys_RGB_green_c_addsub_0_0;
  component msys_RGB_red_c_addsub_0_0 is
  port (
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component msys_RGB_red_c_addsub_0_0;
  component msys_RGB_blue_compare_0_0 is
  port (
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component msys_RGB_blue_compare_0_0;
  component msys_c_addsub_0_0 is
  port (
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component msys_c_addsub_0_0;
  component msys_RGB_red_xlslice_0_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_RGB_red_xlslice_0_3;
  component msys_RGB_red_xlslice_0_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_RGB_red_xlslice_0_1;
  component msys_RGB_red_xlslice_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_RGB_red_xlslice_0_0;
  component msys_RGB_red_xlslice_0_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_RGB_red_xlslice_0_2;
  component msys_xlslice_0_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_2;
  component msys_xlconcat_1_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_1_2;
  component msys_axi_uart0_gpio_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_t : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_uart0_gpio_0_0;
  component msys_xlconstant_0_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_xlconstant_0_0;
  component msys_xlslice_0_33 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_xlslice_0_33;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal LCD_BL_compare_0_S : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal LCD_BL_xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWM_GPIO2_xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PWM_GPIO2_xlslice_15to0_0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PWM_GPIO_xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWM_counter_binary_0_Q : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal PWM_ctr_xlslice_0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PWM_gpio_xlslice_15to8_0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PWM_gpio_xlslice_21to16_0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PWM_gpio_xlslice_31to24_0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PWM_gpio_xlslice_7to0_0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RGB_blue_compare_0_S : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal RGB_blue_xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RGB_green_compare_0_S : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal RGB_green_xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RGB_red_compare_0_S : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal RGB_red_xlslice_8to8_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_PWM_gpio_0_gpio2_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_PWM_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_PWM_gpio_0_ip2intc_irpt : STD_LOGIC;
  signal s_axi_aclk_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal xlconstant_0_len15_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_axi_PWM_gpio_0_gpio2_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID(0) <= S_AXI_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= S_AXI_awvalid(0);
  Conn1_BREADY(0) <= S_AXI_bready(0);
  Conn1_RREADY(0) <= S_AXI_rready(0);
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID(0) <= S_AXI_wvalid(0);
  LCD_BL(0) <= LCD_BL_xlslice_0_Dout(0);
  LCD_rstn(0) <= PWM_GPIO_xlslice_1_Dout(0);
  LED_RGB_blue(0) <= RGB_blue_xlslice_0_Dout(0);
  LED_RGB_green(0) <= RGB_green_xlslice_0_Dout(0);
  LED_RGB_red(0) <= RGB_red_xlslice_8to8_0_Dout(0);
  S_AXI_arready(0) <= Conn1_ARREADY;
  S_AXI_awready(0) <= Conn1_AWREADY;
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= Conn1_BVALID;
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= Conn1_RVALID;
  S_AXI_wready(0) <= Conn1_WREADY;
  ip2intc_irpt <= axi_PWM_gpio_0_ip2intc_irpt;
  s_axi_aclk_1 <= s_axi_aclk;
  s_axi_aresetn_1 <= s_axi_aresetn;
LCD_BL_compare_0: component msys_RGB_blue_compare_0_0
     port map (
      A(7 downto 0) => PWM_ctr_xlslice_0_Dout(7 downto 0),
      B(7 downto 0) => PWM_gpio_xlslice_31to24_0_Dout(7 downto 0),
      CLK => s_axi_aclk_1,
      S(8 downto 0) => LCD_BL_compare_0_S(8 downto 0)
    );
LCD_BL_xlslice_8to8_0: component msys_RGB_red_xlslice_0_2
     port map (
      Din(8 downto 0) => LCD_BL_compare_0_S(8 downto 0),
      Dout(0) => LCD_BL_xlslice_0_Dout(0)
    );
PWM_GPIO2_xlconcat_0: component msys_xlconcat_1_2
     port map (
      In0(15 downto 0) => PWM_GPIO2_xlslice_15to0_0_Dout(15 downto 0),
      In1(15 downto 0) => xlconstant_0_len15_dout(15 downto 0),
      dout(31 downto 0) => PWM_GPIO2_xlconcat_0_dout(31 downto 0)
    );
PWM_GPIO2_xlslice_15to0_0: component msys_xlslice_0_33
     port map (
      Din(31 downto 0) => axi_PWM_gpio_0_gpio2_io_o(31 downto 0),
      Dout(15 downto 0) => PWM_GPIO2_xlslice_15to0_0_Dout(15 downto 0)
    );
PWM_GPIO_xlslice_0to0_0: component msys_RGB_red_xlslice_0_3
     port map (
      Din(31 downto 0) => axi_PWM_gpio_0_gpio2_io_o(31 downto 0),
      Dout(0) => PWM_GPIO_xlslice_1_Dout(0)
    );
PWM_counter_binary_0: component msys_c_counter_binary_0_0
     port map (
      CLK => s_axi_aclk_1,
      Q(17 downto 0) => PWM_counter_binary_0_Q(17 downto 0)
    );
PWM_ctr_xlslice_17to10_0: component msys_LCD_BL_xlslice_0_0
     port map (
      Din(17 downto 0) => PWM_counter_binary_0_Q(17 downto 0),
      Dout(7 downto 0) => PWM_ctr_xlslice_0_Dout(7 downto 0)
    );
PWM_gpio_xlslice_15to8_0: component msys_PWM_gpio_xlslice_3_1
     port map (
      Din(31 downto 0) => axi_PWM_gpio_0_gpio_io_o(31 downto 0),
      Dout(7 downto 0) => PWM_gpio_xlslice_15to8_0_Dout(7 downto 0)
    );
PWM_gpio_xlslice_23to16_0: component msys_PWM_gpio_xlslice_3_0
     port map (
      Din(31 downto 0) => axi_PWM_gpio_0_gpio_io_o(31 downto 0),
      Dout(7 downto 0) => PWM_gpio_xlslice_21to16_0_Dout(7 downto 0)
    );
PWM_gpio_xlslice_31to24_0: component msys_PWM_ctr_xlslice_0_0
     port map (
      Din(31 downto 0) => axi_PWM_gpio_0_gpio_io_o(31 downto 0),
      Dout(7 downto 0) => PWM_gpio_xlslice_31to24_0_Dout(7 downto 0)
    );
PWM_gpio_xlslice_7to0_0: component msys_PWM_gpio_xlslice_3_2
     port map (
      Din(31 downto 0) => axi_PWM_gpio_0_gpio_io_o(31 downto 0),
      Dout(7 downto 0) => PWM_gpio_xlslice_7to0_0_Dout(7 downto 0)
    );
RGB_blue_compare_0: component msys_RGB_green_c_addsub_0_0
     port map (
      A(7 downto 0) => PWM_ctr_xlslice_0_Dout(7 downto 0),
      B(7 downto 0) => PWM_gpio_xlslice_21to16_0_Dout(7 downto 0),
      CLK => s_axi_aclk_1,
      S(8 downto 0) => RGB_blue_compare_0_S(8 downto 0)
    );
RGB_blue_xlslice_8to8_0: component msys_RGB_red_xlslice_0_1
     port map (
      Din(8 downto 0) => RGB_blue_compare_0_S(8 downto 0),
      Dout(0) => RGB_blue_xlslice_0_Dout(0)
    );
RGB_green_compare_0: component msys_RGB_red_c_addsub_0_0
     port map (
      A(7 downto 0) => PWM_ctr_xlslice_0_Dout(7 downto 0),
      B(7 downto 0) => PWM_gpio_xlslice_15to8_0_Dout(7 downto 0),
      CLK => s_axi_aclk_1,
      S(8 downto 0) => RGB_green_compare_0_S(8 downto 0)
    );
RGB_green_xlslice_8to8_0: component msys_RGB_red_xlslice_0_0
     port map (
      Din(8 downto 0) => RGB_green_compare_0_S(8 downto 0),
      Dout(0) => RGB_green_xlslice_0_Dout(0)
    );
RGB_red_compare_0: component msys_c_addsub_0_0
     port map (
      A(7 downto 0) => PWM_ctr_xlslice_0_Dout(7 downto 0),
      B(7 downto 0) => PWM_gpio_xlslice_7to0_0_Dout(7 downto 0),
      CLK => s_axi_aclk_1,
      S(8 downto 0) => RGB_red_compare_0_S(8 downto 0)
    );
RGB_red_xlslice_8to8_0: component msys_xlslice_0_2
     port map (
      Din(8 downto 0) => RGB_red_compare_0_S(8 downto 0),
      Dout(0) => RGB_red_xlslice_8to8_0_Dout(0)
    );
axi_PWM_gpio_0: component msys_axi_uart0_gpio_0_0
     port map (
      gpio2_io_i(31 downto 0) => PWM_GPIO2_xlconcat_0_dout(31 downto 0),
      gpio2_io_o(31 downto 0) => axi_PWM_gpio_0_gpio2_io_o(31 downto 0),
      gpio2_io_t(31 downto 0) => NLW_axi_PWM_gpio_0_gpio2_io_t_UNCONNECTED(31 downto 0),
      gpio_io_o(31 downto 0) => axi_PWM_gpio_0_gpio_io_o(31 downto 0),
      ip2intc_irpt => axi_PWM_gpio_0_ip2intc_irpt,
      s_axi_aclk => s_axi_aclk_1,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID(0),
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID(0),
      s_axi_bready => Conn1_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID(0)
    );
xlconstant_0_len16: component msys_xlconstant_0_0
     port map (
      dout(15 downto 0) => xlconstant_0_len15_dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROTENC_decoder_imp_9V4OMT is
  port (
    BOARD_ROTENC_PUSH : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SINIT : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    ip2intc_irpt : out STD_LOGIC;
    rotenc_dec_cnt_en : in STD_LOGIC;
    rotenc_dec_cnt_up_dwn : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end ROTENC_decoder_imp_9V4OMT;

architecture STRUCTURE of ROTENC_decoder_imp_9V4OMT is
  component msys_c_counter_binary_0_1 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_c_counter_binary_0_1;
  component msys_axi_pwm_gpio_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_axi_pwm_gpio_0_0;
  signal BOARD_ROTENC_PUSH_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_1 : STD_LOGIC;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ROTENC_counter_32bit_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SINIT_1 : STD_LOGIC;
  signal axi_ROTENC_gpio_0_ip2intc_irpt : STD_LOGIC;
  signal rotenc_dec_cnt_en_1 : STD_LOGIC;
  signal rotenc_dec_cnt_up_dwn_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
begin
  BOARD_ROTENC_PUSH_1(0) <= BOARD_ROTENC_PUSH(0);
  CLK_1 <= CLK;
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID(0) <= S_AXI_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= S_AXI_awvalid(0);
  Conn1_BREADY(0) <= S_AXI_bready(0);
  Conn1_RREADY(0) <= S_AXI_rready(0);
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID(0) <= S_AXI_wvalid(0);
  Q(31 downto 0) <= ROTENC_counter_32bit_0_Q(31 downto 0);
  SINIT_1 <= SINIT;
  S_AXI_arready(0) <= Conn1_ARREADY;
  S_AXI_awready(0) <= Conn1_AWREADY;
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= Conn1_BVALID;
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= Conn1_RVALID;
  S_AXI_wready(0) <= Conn1_WREADY;
  ip2intc_irpt <= axi_ROTENC_gpio_0_ip2intc_irpt;
  rotenc_dec_cnt_en_1 <= rotenc_dec_cnt_en;
  rotenc_dec_cnt_up_dwn_1 <= rotenc_dec_cnt_up_dwn;
  s_axi_aresetn_1 <= s_axi_aresetn;
ROTENC_counter_32bit_0: component msys_c_counter_binary_0_1
     port map (
      CE => rotenc_dec_cnt_en_1,
      CLK => CLK_1,
      Q(31 downto 0) => ROTENC_counter_32bit_0_Q(31 downto 0),
      SINIT => SINIT_1,
      UP => rotenc_dec_cnt_up_dwn_1
    );
axi_ROTENC_gpio_0: component msys_axi_pwm_gpio_0_0
     port map (
      gpio2_io_i(0) => BOARD_ROTENC_PUSH_1(0),
      gpio_io_i(31 downto 0) => ROTENC_counter_32bit_0_Q(31 downto 0),
      ip2intc_irpt => axi_ROTENC_gpio_0_ip2intc_irpt,
      s_axi_aclk => CLK_1,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID(0),
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID(0),
      s_axi_bready => Conn1_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SCOPE_imp_FH2SDI is
  port (
    CLK1B_CW_0_clk_out3_Scope_RefClk : in STD_LOGIC;
    Dbg_RMII_PHY_M_0_crs_dv : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_RMII_PHY_M_0_rxd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ETH0_m_mii_tx_en : in STD_LOGIC;
    ETH0_m_mii_tx_er : in STD_LOGIC;
    ETH0_m_mii_txd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ETH0_s_mii_col : in STD_LOGIC;
    ETH0_s_mii_crs : in STD_LOGIC;
    ETH0_s_mii_rx_clk : in STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_s_mii_rx_dv : in STD_LOGIC;
    ETH0_s_mii_rx_er : in STD_LOGIC;
    ETH0_s_mii_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ETH0_s_mii_tx_clk : in STD_LOGIC_VECTOR ( 0 to 0 );
    SCLR : in STD_LOGIC;
    SCOPE_FSM_FIFO_RdEmpty : out STD_LOGIC;
    SCOPE_FSM_FIFO_RdEn : in STD_LOGIC;
    SCOPE_FSM_FIFO_RdValid : out STD_LOGIC;
    SCOPE_FSM_FIFO_Rst : in STD_LOGIC;
    SCOPE_FSM_FIFO_WrEn : in STD_LOGIC;
    SCOPE_FSM_FIFO_WrFull : out STD_LOGIC;
    SCOPE_FSM_FIFO_rd_rst_busy : out STD_LOGIC;
    SCOPE_FSM_FIFO_wr_rst_busy : out STD_LOGIC;
    SCOPE_FSM_GPIO0_Out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SCOPE_FSM_GPIO1_In : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SCOPE_FSM_Timebase_CE : in STD_LOGIC;
    SCOPE_FSM_TrigSrc : out STD_LOGIC_VECTOR ( 47 downto 0 );
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_arready : out STD_LOGIC;
    S_AXI1_arvalid : in STD_LOGIC;
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_awready : out STD_LOGIC;
    S_AXI1_awvalid : in STD_LOGIC;
    S_AXI1_bready : in STD_LOGIC;
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC;
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_rready : in STD_LOGIC;
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC;
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_wready : out STD_LOGIC;
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end SCOPE_imp_FH2SDI;

architecture STRUCTURE of SCOPE_imp_FH2SDI is
  component msys_axi_gpio_0_3 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_gpio_0_3;
  component msys_c_counter_binary_0_4 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_c_counter_binary_0_4;
  component msys_xlconcat_0_13 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component msys_xlconcat_0_13;
  component msys_c_shift_ram_0_10 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_10;
  component msys_fifo_generator_0_1 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component msys_fifo_generator_0_1;
  component msys_axi_gpio_0_4 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_gpio_0_4;
  component msys_xlslice_0_39 is
  port (
    Din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlslice_0_39;
  component msys_xlslice_1_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlslice_1_5;
  component msys_c_shift_ram_0_11 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_11;
  component msys_c_shift_ram_0_12 is
  port (
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_c_shift_ram_0_12;
  component msys_c_shift_ram_0_13 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_13;
  component msys_c_shift_ram_0_14 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_14;
  component msys_c_shift_ram_0_15 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_15;
  component msys_c_shift_ram_0_16 is
  port (
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component msys_c_shift_ram_0_16;
  component msys_c_shift_ram_0_17 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_17;
  component msys_c_shift_ram_0_18 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_18;
  component msys_c_shift_ram_0_19 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_19;
  component msys_c_shift_ram_0_20 is
  port (
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component msys_c_shift_ram_0_20;
  component msys_c_shift_ram_0_21 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_21;
  component msys_c_shift_ram_0_22 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_22;
  component msys_xlconcat_0_17 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    In11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    In15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In17 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component msys_xlconcat_0_17;
  signal CLK1B_CW_0_clk_out3_Scope_RefClk_0 : STD_LOGIC;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Dbg_RMII_PHY_M_0_crs_dv_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Dbg_RMII_PHY_M_0_rxd_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ETH0_m_mii_tx_en_0 : STD_LOGIC;
  signal ETH0_m_mii_tx_er_0 : STD_LOGIC;
  signal ETH0_m_mii_txd_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_s_mii_col_0 : STD_LOGIC;
  signal ETH0_s_mii_crs_0 : STD_LOGIC;
  signal ETH0_s_mii_rx_clk_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_s_mii_rx_dv_0 : STD_LOGIC;
  signal ETH0_s_mii_rx_er_0 : STD_LOGIC;
  signal ETH0_s_mii_rxd_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_s_mii_tx_clk_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCLR_1 : STD_LOGIC;
  signal SCOPE_FSM_FIFO_RdEn_1 : STD_LOGIC;
  signal SCOPE_FSM_FIFO_Rst_1 : STD_LOGIC;
  signal SCOPE_FSM_FIFO_WrEn_0 : STD_LOGIC;
  signal SCOPE_FSM_GPIO1_In_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SCOPE_FSM_Timebase_CE_1 : STD_LOGIC;
  signal SCOPE_GPIO3_Out_xlslice_63downto32_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SCOPE_GPIO4_Out_xlslice_31downto0_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_10_Q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_11_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_12_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_13_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_14_Q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_15_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_16_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_1_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_2_Q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_7_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_8_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_CDC_c_shift_ram_9_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SCOPE_Signals_xlconcat_0_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal SCOPE_Signals_xlconcat_1_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal SCOPE_Timebase_c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SCOPE_axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SCOPE_fifo_generator_0_almost_full : STD_LOGIC;
  signal SCOPE_fifo_generator_0_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal SCOPE_fifo_generator_0_empty : STD_LOGIC;
  signal SCOPE_fifo_generator_0_rd_rst_busy : STD_LOGIC;
  signal SCOPE_fifo_generator_0_valid : STD_LOGIC;
  signal SCOPE_fifo_generator_0_wr_rst_busy : STD_LOGIC;
  signal microblaze_0_Clk_100MHz_0 : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_0_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_0_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_0_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_0_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_0_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_0_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_0_WVALID : STD_LOGIC;
  signal rst_mig_7series_0_100M_peripheral_aresetn_0 : STD_LOGIC;
  signal NLW_SCOPE_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
begin
  CLK1B_CW_0_clk_out3_Scope_RefClk_0 <= CLK1B_CW_0_clk_out3_Scope_RefClk;
  Conn1_ARADDR(31 downto 0) <= S_AXI1_araddr(31 downto 0);
  Conn1_ARVALID <= S_AXI1_arvalid;
  Conn1_AWADDR(31 downto 0) <= S_AXI1_awaddr(31 downto 0);
  Conn1_AWVALID <= S_AXI1_awvalid;
  Conn1_BREADY <= S_AXI1_bready;
  Conn1_RREADY <= S_AXI1_rready;
  Conn1_WDATA(31 downto 0) <= S_AXI1_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI1_wstrb(3 downto 0);
  Conn1_WVALID <= S_AXI1_wvalid;
  Dbg_RMII_PHY_M_0_crs_dv_1(0) <= Dbg_RMII_PHY_M_0_crs_dv(0);
  Dbg_RMII_PHY_M_0_rxd_1(1 downto 0) <= Dbg_RMII_PHY_M_0_rxd(1 downto 0);
  ETH0_m_mii_tx_en_0 <= ETH0_m_mii_tx_en;
  ETH0_m_mii_tx_er_0 <= ETH0_m_mii_tx_er;
  ETH0_m_mii_txd_1(3 downto 0) <= ETH0_m_mii_txd(3 downto 0);
  ETH0_s_mii_col_0 <= ETH0_s_mii_col;
  ETH0_s_mii_crs_0 <= ETH0_s_mii_crs;
  ETH0_s_mii_rx_clk_0(0) <= ETH0_s_mii_rx_clk(0);
  ETH0_s_mii_rx_dv_0 <= ETH0_s_mii_rx_dv;
  ETH0_s_mii_rx_er_0 <= ETH0_s_mii_rx_er;
  ETH0_s_mii_rxd_1(3 downto 0) <= ETH0_s_mii_rxd(3 downto 0);
  ETH0_s_mii_tx_clk_0(0) <= ETH0_s_mii_tx_clk(0);
  SCLR_1 <= SCLR;
  SCOPE_FSM_FIFO_RdEmpty <= SCOPE_fifo_generator_0_empty;
  SCOPE_FSM_FIFO_RdEn_1 <= SCOPE_FSM_FIFO_RdEn;
  SCOPE_FSM_FIFO_RdValid <= SCOPE_fifo_generator_0_valid;
  SCOPE_FSM_FIFO_Rst_1 <= SCOPE_FSM_FIFO_Rst;
  SCOPE_FSM_FIFO_WrEn_0 <= SCOPE_FSM_FIFO_WrEn;
  SCOPE_FSM_FIFO_WrFull <= SCOPE_fifo_generator_0_almost_full;
  SCOPE_FSM_FIFO_rd_rst_busy <= SCOPE_fifo_generator_0_rd_rst_busy;
  SCOPE_FSM_FIFO_wr_rst_busy <= SCOPE_fifo_generator_0_wr_rst_busy;
  SCOPE_FSM_GPIO0_Out(31 downto 0) <= SCOPE_axi_gpio_0_gpio_io_o(31 downto 0);
  SCOPE_FSM_GPIO1_In_1(31 downto 0) <= SCOPE_FSM_GPIO1_In(31 downto 0);
  SCOPE_FSM_Timebase_CE_1 <= SCOPE_FSM_Timebase_CE;
  SCOPE_FSM_TrigSrc(47 downto 0) <= SCOPE_Signals_xlconcat_1_dout(47 downto 0);
  S_AXI1_arready <= Conn1_ARREADY;
  S_AXI1_awready <= Conn1_AWREADY;
  S_AXI1_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI1_bvalid <= Conn1_BVALID;
  S_AXI1_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI1_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI1_rvalid <= Conn1_RVALID;
  S_AXI1_wready <= Conn1_WREADY;
  S_AXI_arready <= microblaze_0_axi_periph_M15_AXI_0_ARREADY;
  S_AXI_awready <= microblaze_0_axi_periph_M15_AXI_0_AWREADY;
  S_AXI_bresp(1 downto 0) <= microblaze_0_axi_periph_M15_AXI_0_BRESP(1 downto 0);
  S_AXI_bvalid <= microblaze_0_axi_periph_M15_AXI_0_BVALID;
  S_AXI_rdata(31 downto 0) <= microblaze_0_axi_periph_M15_AXI_0_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= microblaze_0_axi_periph_M15_AXI_0_RRESP(1 downto 0);
  S_AXI_rvalid <= microblaze_0_axi_periph_M15_AXI_0_RVALID;
  S_AXI_wready <= microblaze_0_axi_periph_M15_AXI_0_WREADY;
  microblaze_0_Clk_100MHz_0 <= s_axi_aclk;
  microblaze_0_axi_periph_M15_AXI_0_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  microblaze_0_axi_periph_M15_AXI_0_ARVALID <= S_AXI_arvalid;
  microblaze_0_axi_periph_M15_AXI_0_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  microblaze_0_axi_periph_M15_AXI_0_AWVALID <= S_AXI_awvalid;
  microblaze_0_axi_periph_M15_AXI_0_BREADY <= S_AXI_bready;
  microblaze_0_axi_periph_M15_AXI_0_RREADY <= S_AXI_rready;
  microblaze_0_axi_periph_M15_AXI_0_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  microblaze_0_axi_periph_M15_AXI_0_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  microblaze_0_axi_periph_M15_AXI_0_WVALID <= S_AXI_wvalid;
  rst_mig_7series_0_100M_peripheral_aresetn_0 <= s_axi_aresetn;
SCOPE_GPIO3_Out_xlslice_63downto32: component msys_xlslice_0_39
     port map (
      Din(63 downto 0) => SCOPE_fifo_generator_0_dout(63 downto 0),
      Dout(31 downto 0) => SCOPE_GPIO3_Out_xlslice_63downto32_Dout(31 downto 0)
    );
SCOPE_GPIO4_Out_xlslice_31downto0: component msys_xlslice_1_5
     port map (
      Din(63 downto 0) => SCOPE_fifo_generator_0_dout(63 downto 0),
      Dout(31 downto 0) => SCOPE_GPIO4_Out_xlslice_31downto0_Dout(31 downto 0)
    );
SCOPE_Signals_CDC_c_shift_ram_0: component msys_c_shift_ram_0_10
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => CLK1B_CW_0_clk_out3_Scope_RefClk_0,
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_0_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_1: component msys_c_shift_ram_0_11
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => Dbg_RMII_PHY_M_0_crs_dv_1(0),
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_1_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_10: component msys_c_shift_ram_0_16
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(3 downto 0) => ETH0_s_mii_rxd_1(3 downto 0),
      Q(3 downto 0) => SCOPE_Signals_CDC_c_shift_ram_10_Q(3 downto 0)
    );
SCOPE_Signals_CDC_c_shift_ram_11: component msys_c_shift_ram_0_17
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_s_mii_rx_er_0,
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_11_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_12: component msys_c_shift_ram_0_18
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_s_mii_rx_clk_0(0),
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_12_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_13: component msys_c_shift_ram_0_19
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_m_mii_tx_en_0,
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_13_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_14: component msys_c_shift_ram_0_20
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(3 downto 0) => ETH0_m_mii_txd_1(3 downto 0),
      Q(3 downto 0) => SCOPE_Signals_CDC_c_shift_ram_14_Q(3 downto 0)
    );
SCOPE_Signals_CDC_c_shift_ram_15: component msys_c_shift_ram_0_21
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_m_mii_tx_er_0,
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_15_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_16: component msys_c_shift_ram_0_22
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_s_mii_tx_clk_0(0),
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_16_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_2: component msys_c_shift_ram_0_12
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(1 downto 0) => Dbg_RMII_PHY_M_0_rxd_1(1 downto 0),
      Q(1 downto 0) => SCOPE_Signals_CDC_c_shift_ram_2_Q(1 downto 0)
    );
SCOPE_Signals_CDC_c_shift_ram_7: component msys_c_shift_ram_0_13
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_s_mii_col_0,
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_7_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_8: component msys_c_shift_ram_0_14
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_s_mii_crs_0,
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_8_Q(0)
    );
SCOPE_Signals_CDC_c_shift_ram_9: component msys_c_shift_ram_0_15
     port map (
      CLK => microblaze_0_Clk_100MHz_0,
      D(0) => ETH0_s_mii_rx_dv_0,
      Q(0) => SCOPE_Signals_CDC_c_shift_ram_9_Q(0)
    );
SCOPE_Signals_xlconcat_0: component msys_xlconcat_0_13
     port map (
      In0(47 downto 0) => SCOPE_Signals_xlconcat_1_dout(47 downto 0),
      In1(15 downto 0) => SCOPE_Timebase_c_counter_binary_0_Q(15 downto 0),
      dout(63 downto 0) => SCOPE_Signals_xlconcat_0_dout(63 downto 0)
    );
SCOPE_Signals_xlconcat_1: component msys_xlconcat_0_17
     port map (
      In0(0) => SCOPE_Signals_CDC_c_shift_ram_0_Q(0),
      In1(0) => SCOPE_Signals_CDC_c_shift_ram_1_Q(0),
      In10(3 downto 0) => SCOPE_Signals_CDC_c_shift_ram_10_Q(3 downto 0),
      In11(0) => SCOPE_Signals_CDC_c_shift_ram_11_Q(0),
      In12(0) => SCOPE_Signals_CDC_c_shift_ram_12_Q(0),
      In13(0) => SCOPE_Signals_CDC_c_shift_ram_13_Q(0),
      In14(3 downto 0) => SCOPE_Signals_CDC_c_shift_ram_14_Q(3 downto 0),
      In15(0) => SCOPE_Signals_CDC_c_shift_ram_15_Q(0),
      In16(0) => SCOPE_Signals_CDC_c_shift_ram_16_Q(0),
      In17(22 downto 0) => B"00000000000000000000000",
      In2(1 downto 0) => SCOPE_Signals_CDC_c_shift_ram_2_Q(1 downto 0),
      In3(0) => '0',
      In4(1 downto 0) => B"00",
      In5(0) => '0',
      In6(0) => '0',
      In7(0) => SCOPE_Signals_CDC_c_shift_ram_7_Q(0),
      In8(0) => SCOPE_Signals_CDC_c_shift_ram_8_Q(0),
      In9(0) => SCOPE_Signals_CDC_c_shift_ram_9_Q(0),
      dout(47 downto 0) => SCOPE_Signals_xlconcat_1_dout(47 downto 0)
    );
SCOPE_Timebase_c_counter_binary_0: component msys_c_counter_binary_0_4
     port map (
      CE => SCOPE_FSM_Timebase_CE_1,
      CLK => microblaze_0_Clk_100MHz_0,
      Q(15 downto 0) => SCOPE_Timebase_c_counter_binary_0_Q(15 downto 0),
      SCLR => SCLR_1
    );
SCOPE_axi_gpio_0: component msys_axi_gpio_0_3
     port map (
      gpio2_io_i(31 downto 0) => SCOPE_FSM_GPIO1_In_1(31 downto 0),
      gpio_io_o(31 downto 0) => SCOPE_axi_gpio_0_gpio_io_o(31 downto 0),
      s_axi_aclk => microblaze_0_Clk_100MHz_0,
      s_axi_araddr(8 downto 0) => microblaze_0_axi_periph_M15_AXI_0_ARADDR(8 downto 0),
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn_0,
      s_axi_arready => microblaze_0_axi_periph_M15_AXI_0_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M15_AXI_0_ARVALID,
      s_axi_awaddr(8 downto 0) => microblaze_0_axi_periph_M15_AXI_0_AWADDR(8 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M15_AXI_0_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M15_AXI_0_AWVALID,
      s_axi_bready => microblaze_0_axi_periph_M15_AXI_0_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M15_AXI_0_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M15_AXI_0_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M15_AXI_0_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M15_AXI_0_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M15_AXI_0_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M15_AXI_0_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M15_AXI_0_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M15_AXI_0_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M15_AXI_0_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M15_AXI_0_WVALID
    );
SCOPE_axi_gpio_1: component msys_axi_gpio_0_4
     port map (
      gpio2_io_i(31 downto 0) => SCOPE_GPIO4_Out_xlslice_31downto0_Dout(31 downto 0),
      gpio_io_i(31 downto 0) => SCOPE_GPIO3_Out_xlslice_63downto32_Dout(31 downto 0),
      s_axi_aclk => microblaze_0_Clk_100MHz_0,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn_0,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID,
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID,
      s_axi_bready => Conn1_BREADY,
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY,
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID
    );
SCOPE_fifo_generator_0: component msys_fifo_generator_0_1
     port map (
      almost_full => SCOPE_fifo_generator_0_almost_full,
      din(63 downto 0) => SCOPE_Signals_xlconcat_0_dout(63 downto 0),
      dout(63 downto 0) => SCOPE_fifo_generator_0_dout(63 downto 0),
      empty => SCOPE_fifo_generator_0_empty,
      full => NLW_SCOPE_fifo_generator_0_full_UNCONNECTED,
      rd_clk => microblaze_0_Clk_100MHz_0,
      rd_en => SCOPE_FSM_FIFO_RdEn_1,
      rd_rst_busy => SCOPE_fifo_generator_0_rd_rst_busy,
      rst => SCOPE_FSM_FIFO_Rst_1,
      valid => SCOPE_fifo_generator_0_valid,
      wr_clk => microblaze_0_Clk_100MHz_0,
      wr_en => SCOPE_FSM_FIFO_WrEn_0,
      wr_rst_busy => SCOPE_fifo_generator_0_wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_clock_imp_19R9ARK is
  port (
    TRX_PLL_clk_25MHz_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_PLL_clk_25MHz_P : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_clk_26MHz : in STD_LOGIC;
    clk_trx_26MHz_vio : out STD_LOGIC;
    clk_trx_pll_25MHz_vio : out STD_LOGIC;
    locked : out STD_LOGIC
  );
end TRX_clock_imp_19R9ARK;

architecture STRUCTURE of TRX_clock_imp_19R9ARK is
  component msys_BOARD_clk_wiz_0_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clkfb_in : in STD_LOGIC;
    clk_out1_25MHz : out STD_LOGIC;
    clk_trx_26MHz_vio : out STD_LOGIC;
    clk_trx_pll_25MHz_vio : out STD_LOGIC;
    clkfb_out : out STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component msys_BOARD_clk_wiz_0_0;
  component msys_util_ds_buf_0_2 is
  port (
    OBUF_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    OBUF_DS_P : out STD_LOGIC_VECTOR ( 0 to 0 );
    OBUF_DS_N : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_ds_buf_0_2;
  signal TRX_PLL_clk_wiz_0_clk_out1_25MHz : STD_LOGIC;
  signal TRX_PLL_clk_wiz_0_clk_trx_26MHz_vio : STD_LOGIC;
  signal TRX_PLL_clk_wiz_0_clk_trx_pll_25MHz_vio : STD_LOGIC;
  signal TRX_PLL_clk_wiz_0_locked : STD_LOGIC;
  signal TRX_PLL_util_ds_buf_0_OBUF_DS_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_PLL_util_ds_buf_0_OBUF_DS_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_clk_26MHz_1 : STD_LOGIC;
  signal TRX_clk_wiz_0_clkfb_out : STD_LOGIC;
begin
  TRX_PLL_clk_25MHz_N(0) <= TRX_PLL_util_ds_buf_0_OBUF_DS_N(0);
  TRX_PLL_clk_25MHz_P(0) <= TRX_PLL_util_ds_buf_0_OBUF_DS_P(0);
  TRX_clk_26MHz_1 <= TRX_clk_26MHz;
  clk_trx_26MHz_vio <= TRX_PLL_clk_wiz_0_clk_trx_26MHz_vio;
  clk_trx_pll_25MHz_vio <= TRX_PLL_clk_wiz_0_clk_trx_pll_25MHz_vio;
  locked <= TRX_PLL_clk_wiz_0_locked;
TRX_PLL_clk_wiz_0: component msys_BOARD_clk_wiz_0_0
     port map (
      clk_in1 => TRX_clk_26MHz_1,
      clk_out1_25MHz => TRX_PLL_clk_wiz_0_clk_out1_25MHz,
      clk_trx_26MHz_vio => TRX_PLL_clk_wiz_0_clk_trx_26MHz_vio,
      clk_trx_pll_25MHz_vio => TRX_PLL_clk_wiz_0_clk_trx_pll_25MHz_vio,
      clkfb_in => TRX_clk_wiz_0_clkfb_out,
      clkfb_out => TRX_clk_wiz_0_clkfb_out,
      locked => TRX_PLL_clk_wiz_0_locked
    );
TRX_PLL_util_ds_buf_0: component msys_util_ds_buf_0_2
     port map (
      OBUF_DS_N(0) => TRX_PLL_util_ds_buf_0_OBUF_DS_N(0),
      OBUF_DS_P(0) => TRX_PLL_util_ds_buf_0_OBUF_DS_P(0),
      OBUF_IN(0) => TRX_PLL_clk_wiz_0_clk_out1_25MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_config_imp_SLQI5S is
  port (
    LVDS_tx_blank : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_gpio_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_gpio_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_gpio_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_spi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_spi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_spi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Status_LVDS_rx09_synced : in STD_LOGIC_VECTOR ( 0 to 0 );
    Status_LVDS_rx24_synced : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_rfx_mode : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_spi_io0_i : in STD_LOGIC;
    TRX_spi_io0_o : out STD_LOGIC;
    TRX_spi_io0_t : out STD_LOGIC;
    TRX_spi_io1_i : in STD_LOGIC;
    TRX_spi_io1_o : out STD_LOGIC;
    TRX_spi_io1_t : out STD_LOGIC;
    TRX_spi_sck_i : in STD_LOGIC;
    TRX_spi_sck_o : out STD_LOGIC;
    TRX_spi_sck_t : out STD_LOGIC;
    TRX_spi_ss_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_spi_ss_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_spi_ss_t : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    locked : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end TRX_config_imp_SLQI5S;

architecture STRUCTURE of TRX_config_imp_SLQI5S is
  component msys_xlslice_0_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_3;
  component msys_TRX_xlslice_0to0_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_xlslice_0to0_0_0;
  component msys_axi_ROTENC_gpio_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_ROTENC_gpio_0_0;
  component msys_axi_quad_spi_1_0 is
  port (
    ext_spi_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    io0_i : in STD_LOGIC;
    io0_o : out STD_LOGIC;
    io0_t : out STD_LOGIC;
    io1_i : in STD_LOGIC;
    io1_o : out STD_LOGIC;
    io1_t : out STD_LOGIC;
    sck_i : in STD_LOGIC;
    sck_o : out STD_LOGIC;
    sck_t : out STD_LOGIC;
    ss_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    ss_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    ss_t : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component msys_axi_quad_spi_1_0;
  component msys_xlslice_0_42 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_42;
  component msys_xlconcat_0_19 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_19;
  signal Conn2_IO0_I : STD_LOGIC;
  signal Conn2_IO0_O : STD_LOGIC;
  signal Conn2_IO0_T : STD_LOGIC;
  signal Conn2_IO1_I : STD_LOGIC;
  signal Conn2_IO1_O : STD_LOGIC;
  signal Conn2_IO1_T : STD_LOGIC;
  signal Conn2_SCK_I : STD_LOGIC;
  signal Conn2_SCK_O : STD_LOGIC;
  signal Conn2_SCK_T : STD_LOGIC;
  signal Conn2_SS_I : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_SS_O : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_SS_T : STD_LOGIC;
  signal S_AXI_gpio_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_ARREADY : STD_LOGIC;
  signal S_AXI_gpio_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_AWREADY : STD_LOGIC;
  signal S_AXI_gpio_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_gpio_0_BVALID : STD_LOGIC;
  signal S_AXI_gpio_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_gpio_0_RVALID : STD_LOGIC;
  signal S_AXI_gpio_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_WREADY : STD_LOGIC;
  signal S_AXI_gpio_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_gpio_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_ARREADY : STD_LOGIC;
  signal S_AXI_spi_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_AWREADY : STD_LOGIC;
  signal S_AXI_spi_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_spi_0_BVALID : STD_LOGIC;
  signal S_AXI_spi_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_spi_0_RVALID : STD_LOGIC;
  signal S_AXI_spi_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_WREADY : STD_LOGIC;
  signal S_AXI_spi_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_spi_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Status_LVDS_rx09_synced_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Status_LVDS_rx24_synced_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_axi_quad_spi_0_ip2intc_irpt : STD_LOGIC;
  signal TRX_gpio_xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_gpio_xlslice_0to0_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_gpio_xlslice_1downto1_blankTx_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_gpio_xlslice_1to1_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_TRX_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal locked_0 : STD_LOGIC;
  signal rst_mig_7series_0_100M_peripheral_aresetn : STD_LOGIC;
  signal s_axi_aclk_CD100 : STD_LOGIC;
begin
  Conn2_IO0_I <= TRX_spi_io0_i;
  Conn2_IO1_I <= TRX_spi_io1_i;
  Conn2_SCK_I <= TRX_spi_sck_i;
  Conn2_SS_I(0) <= TRX_spi_ss_i(0);
  LVDS_tx_blank(0) <= TRX_gpio_xlslice_1downto1_blankTx_0_Dout(0);
  S_AXI_gpio_0_ARADDR(31 downto 0) <= S_AXI_gpio_araddr(31 downto 0);
  S_AXI_gpio_0_ARVALID(0) <= S_AXI_gpio_arvalid(0);
  S_AXI_gpio_0_AWADDR(31 downto 0) <= S_AXI_gpio_awaddr(31 downto 0);
  S_AXI_gpio_0_AWVALID(0) <= S_AXI_gpio_awvalid(0);
  S_AXI_gpio_0_BREADY(0) <= S_AXI_gpio_bready(0);
  S_AXI_gpio_0_RREADY(0) <= S_AXI_gpio_rready(0);
  S_AXI_gpio_0_WDATA(31 downto 0) <= S_AXI_gpio_wdata(31 downto 0);
  S_AXI_gpio_0_WSTRB(3 downto 0) <= S_AXI_gpio_wstrb(3 downto 0);
  S_AXI_gpio_0_WVALID(0) <= S_AXI_gpio_wvalid(0);
  S_AXI_gpio_arready(0) <= S_AXI_gpio_0_ARREADY;
  S_AXI_gpio_awready(0) <= S_AXI_gpio_0_AWREADY;
  S_AXI_gpio_bresp(1 downto 0) <= S_AXI_gpio_0_BRESP(1 downto 0);
  S_AXI_gpio_bvalid(0) <= S_AXI_gpio_0_BVALID;
  S_AXI_gpio_rdata(31 downto 0) <= S_AXI_gpio_0_RDATA(31 downto 0);
  S_AXI_gpio_rresp(1 downto 0) <= S_AXI_gpio_0_RRESP(1 downto 0);
  S_AXI_gpio_rvalid(0) <= S_AXI_gpio_0_RVALID;
  S_AXI_gpio_wready(0) <= S_AXI_gpio_0_WREADY;
  S_AXI_spi_0_ARADDR(31 downto 0) <= S_AXI_spi_araddr(31 downto 0);
  S_AXI_spi_0_ARVALID(0) <= S_AXI_spi_arvalid(0);
  S_AXI_spi_0_AWADDR(31 downto 0) <= S_AXI_spi_awaddr(31 downto 0);
  S_AXI_spi_0_AWVALID(0) <= S_AXI_spi_awvalid(0);
  S_AXI_spi_0_BREADY(0) <= S_AXI_spi_bready(0);
  S_AXI_spi_0_RREADY(0) <= S_AXI_spi_rready(0);
  S_AXI_spi_0_WDATA(31 downto 0) <= S_AXI_spi_wdata(31 downto 0);
  S_AXI_spi_0_WSTRB(3 downto 0) <= S_AXI_spi_wstrb(3 downto 0);
  S_AXI_spi_0_WVALID(0) <= S_AXI_spi_wvalid(0);
  S_AXI_spi_arready(0) <= S_AXI_spi_0_ARREADY;
  S_AXI_spi_awready(0) <= S_AXI_spi_0_AWREADY;
  S_AXI_spi_bresp(1 downto 0) <= S_AXI_spi_0_BRESP(1 downto 0);
  S_AXI_spi_bvalid(0) <= S_AXI_spi_0_BVALID;
  S_AXI_spi_rdata(31 downto 0) <= S_AXI_spi_0_RDATA(31 downto 0);
  S_AXI_spi_rresp(1 downto 0) <= S_AXI_spi_0_RRESP(1 downto 0);
  S_AXI_spi_rvalid(0) <= S_AXI_spi_0_RVALID;
  S_AXI_spi_wready(0) <= S_AXI_spi_0_WREADY;
  Status_LVDS_rx09_synced_1(0) <= Status_LVDS_rx09_synced(0);
  Status_LVDS_rx24_synced_1(0) <= Status_LVDS_rx24_synced(0);
  TRX_resetn(0) <= TRX_gpio_xlslice_0to0_0_Dout(0);
  TRX_rfx_mode(0) <= TRX_gpio_xlslice_1to1_0_Dout(0);
  TRX_spi_io0_o <= Conn2_IO0_O;
  TRX_spi_io0_t <= Conn2_IO0_T;
  TRX_spi_io1_o <= Conn2_IO1_O;
  TRX_spi_io1_t <= Conn2_IO1_T;
  TRX_spi_sck_o <= Conn2_SCK_O;
  TRX_spi_sck_t <= Conn2_SCK_T;
  TRX_spi_ss_o(0) <= Conn2_SS_O(0);
  TRX_spi_ss_t <= Conn2_SS_T;
  ip2intc_irpt <= TRX_axi_quad_spi_0_ip2intc_irpt;
  locked_0 <= locked;
  rst_mig_7series_0_100M_peripheral_aresetn <= s_axi_aresetn;
  s_axi_aclk_CD100 <= s_axi_aclk;
TRX_axi_quad_spi_0: component msys_axi_quad_spi_1_0
     port map (
      ext_spi_clk => s_axi_aclk_CD100,
      io0_i => Conn2_IO0_I,
      io0_o => Conn2_IO0_O,
      io0_t => Conn2_IO0_T,
      io1_i => Conn2_IO1_I,
      io1_o => Conn2_IO1_O,
      io1_t => Conn2_IO1_T,
      ip2intc_irpt => TRX_axi_quad_spi_0_ip2intc_irpt,
      s_axi_aclk => s_axi_aclk_CD100,
      s_axi_araddr(6 downto 0) => S_AXI_spi_0_ARADDR(6 downto 0),
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn,
      s_axi_arready => S_AXI_spi_0_ARREADY,
      s_axi_arvalid => S_AXI_spi_0_ARVALID(0),
      s_axi_awaddr(6 downto 0) => S_AXI_spi_0_AWADDR(6 downto 0),
      s_axi_awready => S_AXI_spi_0_AWREADY,
      s_axi_awvalid => S_AXI_spi_0_AWVALID(0),
      s_axi_bready => S_AXI_spi_0_BREADY(0),
      s_axi_bresp(1 downto 0) => S_AXI_spi_0_BRESP(1 downto 0),
      s_axi_bvalid => S_AXI_spi_0_BVALID,
      s_axi_rdata(31 downto 0) => S_AXI_spi_0_RDATA(31 downto 0),
      s_axi_rready => S_AXI_spi_0_RREADY(0),
      s_axi_rresp(1 downto 0) => S_AXI_spi_0_RRESP(1 downto 0),
      s_axi_rvalid => S_AXI_spi_0_RVALID,
      s_axi_wdata(31 downto 0) => S_AXI_spi_0_WDATA(31 downto 0),
      s_axi_wready => S_AXI_spi_0_WREADY,
      s_axi_wstrb(3 downto 0) => S_AXI_spi_0_WSTRB(3 downto 0),
      s_axi_wvalid => S_AXI_spi_0_WVALID(0),
      sck_i => Conn2_SCK_I,
      sck_o => Conn2_SCK_O,
      sck_t => Conn2_SCK_T,
      ss_i(0) => Conn2_SS_I(0),
      ss_o(0) => Conn2_SS_O(0),
      ss_t => Conn2_SS_T
    );
TRX_gpio_xlconcat_0: component msys_xlconcat_0_19
     port map (
      In0(0) => locked_0,
      In1(0) => Status_LVDS_rx09_synced_1(0),
      In2(0) => Status_LVDS_rx24_synced_1(0),
      In3(28 downto 0) => B"00000000000000000000000000000",
      dout(31 downto 0) => TRX_gpio_xlconcat_0_dout(31 downto 0)
    );
TRX_gpio_xlslice_0downto0_blankTx_0: component msys_xlslice_0_42
     port map (
      Din(31 downto 0) => axi_TRX_gpio_0_gpio_io_o(31 downto 0),
      Dout(0) => TRX_gpio_xlslice_1downto1_blankTx_0_Dout(0)
    );
TRX_gpio_xlslice_30downto30_rfxmode_0: component msys_TRX_xlslice_0to0_0_0
     port map (
      Din(31 downto 0) => axi_TRX_gpio_0_gpio_io_o(31 downto 0),
      Dout(0) => TRX_gpio_xlslice_1to1_0_Dout(0)
    );
TRX_gpio_xlslice_31downto31_resetn_0: component msys_xlslice_0_3
     port map (
      Din(31 downto 0) => axi_TRX_gpio_0_gpio_io_o(31 downto 0),
      Dout(0) => TRX_gpio_xlslice_0to0_0_Dout(0)
    );
axi_TRX_gpio_0: component msys_axi_ROTENC_gpio_0_0
     port map (
      gpio2_io_i(31 downto 0) => TRX_gpio_xlconcat_0_dout(31 downto 0),
      gpio_io_o(31 downto 0) => axi_TRX_gpio_0_gpio_io_o(31 downto 0),
      s_axi_aclk => s_axi_aclk_CD100,
      s_axi_araddr(8 downto 0) => S_AXI_gpio_0_ARADDR(8 downto 0),
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn,
      s_axi_arready => S_AXI_gpio_0_ARREADY,
      s_axi_arvalid => S_AXI_gpio_0_ARVALID(0),
      s_axi_awaddr(8 downto 0) => S_AXI_gpio_0_AWADDR(8 downto 0),
      s_axi_awready => S_AXI_gpio_0_AWREADY,
      s_axi_awvalid => S_AXI_gpio_0_AWVALID(0),
      s_axi_bready => S_AXI_gpio_0_BREADY(0),
      s_axi_bresp(1 downto 0) => S_AXI_gpio_0_BRESP(1 downto 0),
      s_axi_bvalid => S_AXI_gpio_0_BVALID,
      s_axi_rdata(31 downto 0) => S_AXI_gpio_0_RDATA(31 downto 0),
      s_axi_rready => S_AXI_gpio_0_RREADY(0),
      s_axi_rresp(1 downto 0) => S_AXI_gpio_0_RRESP(1 downto 0),
      s_axi_rvalid => S_AXI_gpio_0_RVALID,
      s_axi_wdata(31 downto 0) => S_AXI_gpio_0_WDATA(31 downto 0),
      s_axi_wready => S_AXI_gpio_0_WREADY,
      s_axi_wstrb(3 downto 0) => S_AXI_gpio_0_WSTRB(3 downto 0),
      s_axi_wvalid => S_AXI_gpio_0_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_rx09_concat_imp_15HUCYS is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx09_o : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end TRX_rx09_concat_imp_15HUCYS;

architecture STRUCTURE of TRX_rx09_concat_imp_15HUCYS is
  component msys_xlconcat_1_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_xlconcat_1_3;
  component msys_TRX_rx_xlslice_15to16_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_15to16_0;
  component msys_TRX_rx_xlslice_13to13_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_13to13_0;
  component msys_TRX_rx_xlslice_13to13_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_13to13_2;
  component msys_TRX_rx_xlslice_10to10_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_1;
  component msys_TRX_rx_xlslice_10to10_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_5;
  component msys_TRX_rx_xlslice_10to10_7 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_7;
  component msys_TRX_rx_xlslice_10to10_9 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_9;
  component msys_TRX_rx_xlslice_10to10_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_3;
  signal Din_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_rx09_8bits : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_rx_xlslice_00to00_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_02to02_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_04to04_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_06to06_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_08to08_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_10to10_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_12to12_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_14to14_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(15 downto 0) <= Din(15 downto 0);
  rx09_o(7 downto 0) <= TRX_rx09_8bits(7 downto 0);
TRX_rx09_xlconcat_0: component msys_xlconcat_1_3
     port map (
      In0(0) => TRX_rx_xlslice_00to00_Dout(0),
      In1(0) => TRX_rx_xlslice_02to02_Dout(0),
      In2(0) => TRX_rx_xlslice_04to04_Dout(0),
      In3(0) => TRX_rx_xlslice_06to06_Dout(0),
      In4(0) => TRX_rx_xlslice_08to08_Dout(0),
      In5(0) => TRX_rx_xlslice_10to10_Dout(0),
      In6(0) => TRX_rx_xlslice_12to12_Dout(0),
      In7(0) => TRX_rx_xlslice_14to14_Dout(0),
      dout(7 downto 0) => TRX_rx09_8bits(7 downto 0)
    );
TRX_rx_xlslice_00to00: component msys_TRX_rx_xlslice_15to16_0
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_14to14_Dout(0)
    );
TRX_rx_xlslice_02to02: component msys_TRX_rx_xlslice_13to13_0
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_12to12_Dout(0)
    );
TRX_rx_xlslice_04to04: component msys_TRX_rx_xlslice_13to13_2
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_10to10_Dout(0)
    );
TRX_rx_xlslice_06to06: component msys_TRX_rx_xlslice_10to10_1
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_08to08_Dout(0)
    );
TRX_rx_xlslice_08to08: component msys_TRX_rx_xlslice_10to10_3
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_06to06_Dout(0)
    );
TRX_rx_xlslice_10to10: component msys_TRX_rx_xlslice_10to10_5
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_04to04_Dout(0)
    );
TRX_rx_xlslice_12to12: component msys_TRX_rx_xlslice_10to10_7
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_02to02_Dout(0)
    );
TRX_rx_xlslice_14to14: component msys_TRX_rx_xlslice_10to10_9
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_00to00_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_rx24_concat_imp_TTPR41 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx24_o : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end TRX_rx24_concat_imp_TTPR41;

architecture STRUCTURE of TRX_rx24_concat_imp_TTPR41 is
  component msys_TRX_rx09_xlconcat_0_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_TRX_rx09_xlconcat_0_0;
  component msys_TRX_rx_xlslice_10to10_8 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_8;
  component msys_TRX_rx_xlslice_10to10_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_6;
  component msys_TRX_rx_xlslice_10to10_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_4;
  component msys_TRX_rx_xlslice_10to10_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_2;
  component msys_TRX_rx_xlslice_10to10_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_10to10_0;
  component msys_TRX_rx_xlslice_13to13_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_13to13_1;
  component msys_TRX_rx_xlslice_15to15_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_TRX_rx_xlslice_15to15_0;
  component msys_xlslice_0_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_4;
  signal Din_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_rx24_8bits : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_rx_xlslice_01to01_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_03to03_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_05to05_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_07to07_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_09to09_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_11to11_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_13to13_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_xlslice_15to15_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(15 downto 0) <= Din(15 downto 0);
  rx24_o(7 downto 0) <= TRX_rx24_8bits(7 downto 0);
TRX_rx24_xlconcat_0: component msys_TRX_rx09_xlconcat_0_0
     port map (
      In0(0) => TRX_rx_xlslice_01to01_Dout(0),
      In1(0) => TRX_rx_xlslice_03to03_Dout(0),
      In2(0) => TRX_rx_xlslice_05to05_Dout(0),
      In3(0) => TRX_rx_xlslice_07to07_Dout(0),
      In4(0) => TRX_rx_xlslice_09to09_Dout(0),
      In5(0) => TRX_rx_xlslice_11to11_Dout(0),
      In6(0) => TRX_rx_xlslice_13to13_Dout(0),
      In7(0) => TRX_rx_xlslice_15to15_Dout(0),
      dout(7 downto 0) => TRX_rx24_8bits(7 downto 0)
    );
TRX_rx_xlslice_01to01: component msys_xlslice_0_4
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_15to15_Dout(0)
    );
TRX_rx_xlslice_03to03: component msys_TRX_rx_xlslice_15to15_0
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_13to13_Dout(0)
    );
TRX_rx_xlslice_05to05: component msys_TRX_rx_xlslice_13to13_1
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_11to11_Dout(0)
    );
TRX_rx_xlslice_07to07: component msys_TRX_rx_xlslice_10to10_0
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_09to09_Dout(0)
    );
TRX_rx_xlslice_09to09: component msys_TRX_rx_xlslice_10to10_2
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_07to07_Dout(0)
    );
TRX_rx_xlslice_11to11: component msys_TRX_rx_xlslice_10to10_4
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_05to05_Dout(0)
    );
TRX_rx_xlslice_13to13: component msys_TRX_rx_xlslice_10to10_6
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_03to03_Dout(0)
    );
TRX_rx_xlslice_15to15: component msys_TRX_rx_xlslice_10to10_8
     port map (
      Din(15 downto 0) => Din_1(15 downto 0),
      Dout(0) => TRX_rx_xlslice_01to01_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_tx_concat_imp_16F62M8 is
  port (
    TRX_config_LVDS_tx_blank_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_tx09_fifo_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_tx09_fifo_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    TRX_tx_PTT_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_tx_data_out_from_device_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    TRX_tx_im_out : in STD_LOGIC_VECTOR ( 20 downto 8 );
    TRX_tx_re_out : in STD_LOGIC_VECTOR ( 20 downto 8 );
    clk_div_out : in STD_LOGIC
  );
end TRX_tx_concat_imp_16F62M8;

architecture STRUCTURE of TRX_tx_concat_imp_16F62M8 is
  component msys_xlconcat_0_6 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_xlconcat_0_6;
  component msys_xlslice_0_26 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_26;
  component msys_xlslice_1_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_1_1;
  component msys_xlslice_2_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_2_0;
  component msys_xlslice_3_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_3_0;
  component msys_xlslice_4_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_4_0;
  component msys_xlslice_5_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_5_0;
  component msys_xlslice_6_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_6_0;
  component msys_xlslice_7_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_7_0;
  component msys_xlconcat_0_7 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_7;
  component msys_xlconstant_0_14 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_14;
  component msys_xlconstant_0_17 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_17;
  component msys_util_vector_logic_0_9 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Res : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_util_vector_logic_0_9;
  component msys_xlconcat_1_4 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_xlconcat_1_4;
  component msys_util_vector_logic_0_10 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_vector_logic_0_10;
  component msys_c_shift_ram_0_25 is
  port (
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_c_shift_ram_0_25;
  signal TRX_blank_tx_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_blank_tx_util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_blank_tx_xlconcat_0_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_config_LVDS_tx_blank_in_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_config_LVDS_tx_blankn_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_tx09_fifo_dout_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_tx_LVDS_interleave_xlconcat_0_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_tx_PTT_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_tx_im_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal TRX_tx_re_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal TRX_tx_word_format_xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal clk_div_out_1 : STD_LOGIC;
  signal xlconstant_val0_len1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_val1_len1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_00to00_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_01to01_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_02to02_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_03to03_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_04to04_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_05to05_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_06to06_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_07to07_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  TRX_config_LVDS_tx_blank_in_1(0) <= TRX_config_LVDS_tx_blank_in(0);
  TRX_tx09_fifo_din(31 downto 0) <= TRX_tx_word_format_xlconcat_0_dout(31 downto 0);
  TRX_tx09_fifo_dout_0(7 downto 0) <= TRX_tx09_fifo_dout(7 downto 0);
  TRX_tx_PTT_in_0(0) <= TRX_tx_PTT_in(0);
  TRX_tx_data_out_from_device_in(15 downto 0) <= TRX_blank_tx_util_vector_logic_0_Res(15 downto 0);
  TRX_tx_im_out_0(20 downto 8) <= TRX_tx_im_out(20 downto 8);
  TRX_tx_re_out_0(20 downto 8) <= TRX_tx_re_out(20 downto 8);
  clk_div_out_1 <= clk_div_out;
TRX_blank_tx_c_shift_ram_0: component msys_c_shift_ram_0_25
     port map (
      CLK => clk_div_out_1,
      D(0) => TRX_config_LVDS_tx_blank_in_1(0),
      Q(0) => TRX_blank_tx_c_shift_ram_0_Q(0)
    );
TRX_blank_tx_util_vector_logic_0: component msys_util_vector_logic_0_9
     port map (
      Op1(15 downto 0) => TRX_tx_LVDS_interleave_xlconcat_0_dout(15 downto 0),
      Op2(15 downto 0) => TRX_blank_tx_xlconcat_0_dout(15 downto 0),
      Res(15 downto 0) => TRX_blank_tx_util_vector_logic_0_Res(15 downto 0)
    );
TRX_blank_tx_util_vector_logic_1: component msys_util_vector_logic_0_10
     port map (
      Op1(0) => TRX_blank_tx_c_shift_ram_0_Q(0),
      Res(0) => TRX_config_LVDS_tx_blankn_0(0)
    );
TRX_blank_tx_xlconcat_0: component msys_xlconcat_1_4
     port map (
      In0(0) => TRX_config_LVDS_tx_blankn_0(0),
      In1(0) => TRX_config_LVDS_tx_blankn_0(0),
      In10(0) => TRX_config_LVDS_tx_blankn_0(0),
      In11(0) => TRX_config_LVDS_tx_blankn_0(0),
      In12(0) => TRX_config_LVDS_tx_blankn_0(0),
      In13(0) => TRX_config_LVDS_tx_blankn_0(0),
      In14(0) => TRX_config_LVDS_tx_blankn_0(0),
      In15(0) => TRX_config_LVDS_tx_blankn_0(0),
      In2(0) => TRX_config_LVDS_tx_blankn_0(0),
      In3(0) => TRX_config_LVDS_tx_blankn_0(0),
      In4(0) => TRX_config_LVDS_tx_blankn_0(0),
      In5(0) => TRX_config_LVDS_tx_blankn_0(0),
      In6(0) => TRX_config_LVDS_tx_blankn_0(0),
      In7(0) => TRX_config_LVDS_tx_blankn_0(0),
      In8(0) => TRX_config_LVDS_tx_blankn_0(0),
      In9(0) => TRX_config_LVDS_tx_blankn_0(0),
      dout(15 downto 0) => TRX_blank_tx_xlconcat_0_dout(15 downto 0)
    );
TRX_tx_LVDS_interleave_xlconcat_0: component msys_xlconcat_0_6
     port map (
      In0(0) => xlslice_07to07_Dout(0),
      In1(0) => xlconstant_val0_len1_dout(0),
      In10(0) => xlslice_02to02_Dout(0),
      In11(0) => xlconstant_val0_len1_dout(0),
      In12(0) => xlslice_01to01_Dout(0),
      In13(0) => xlconstant_val0_len1_dout(0),
      In14(0) => xlslice_00to00_Dout(0),
      In15(0) => xlconstant_val0_len1_dout(0),
      In2(0) => xlslice_06to06_Dout(0),
      In3(0) => xlconstant_val0_len1_dout(0),
      In4(0) => xlslice_05to05_Dout(0),
      In5(0) => xlconstant_val0_len1_dout(0),
      In6(0) => xlslice_04to04_Dout(0),
      In7(0) => xlconstant_val0_len1_dout(0),
      In8(0) => xlslice_03to03_Dout(0),
      In9(0) => xlconstant_val0_len1_dout(0),
      dout(15 downto 0) => TRX_tx_LVDS_interleave_xlconcat_0_dout(15 downto 0)
    );
TRX_tx_word_format_xlconcat_0: component msys_xlconcat_0_7
     port map (
      In0(0) => xlconstant_val0_len1_dout(0),
      In1(12 downto 0) => TRX_tx_im_out_0(20 downto 8),
      In2(0) => xlconstant_val1_len1_dout(0),
      In3(0) => xlconstant_val0_len1_dout(0),
      In4(0) => TRX_tx_PTT_in_0(0),
      In5(12 downto 0) => TRX_tx_re_out_0(20 downto 8),
      In6(0) => xlconstant_val0_len1_dout(0),
      In7(0) => xlconstant_val1_len1_dout(0),
      dout(31 downto 0) => TRX_tx_word_format_xlconcat_0_dout(31 downto 0)
    );
xlconstant_val0_len1: component msys_xlconstant_0_14
     port map (
      dout(0) => xlconstant_val0_len1_dout(0)
    );
xlconstant_val1_len1: component msys_xlconstant_0_17
     port map (
      dout(0) => xlconstant_val1_len1_dout(0)
    );
xlslice_00to00: component msys_xlslice_0_26
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_00to00_Dout(0)
    );
xlslice_01to01: component msys_xlslice_1_1
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_01to01_Dout(0)
    );
xlslice_02to02: component msys_xlslice_2_0
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_02to02_Dout(0)
    );
xlslice_03to03: component msys_xlslice_3_0
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_03to03_Dout(0)
    );
xlslice_04to04: component msys_xlslice_4_0
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_04to04_Dout(0)
    );
xlslice_05to05: component msys_xlslice_5_0
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_05to05_Dout(0)
    );
xlslice_06to06: component msys_xlslice_6_0
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_06to06_Dout(0)
    );
xlslice_07to07: component msys_xlslice_7_0
     port map (
      Din(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      Dout(0) => xlslice_07to07_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity UART0_imp_1B98M7Q is
  port (
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_CTSn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_DCDn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_DSRn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_DTRn : in STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_RIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_RTSn : in STD_LOGIC_VECTOR ( 0 to 0 );
    UART0_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0_rxd : in STD_LOGIC;
    UART0_txd : out STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
end UART0_imp_1B98M7Q;

architecture STRUCTURE of UART0_imp_1B98M7Q is
  component msys_xlslice_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlslice_0_0;
  component msys_uart0_xlslice_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_uart0_xlslice_0_0;
  component msys_uart0_xlslice_1_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_uart0_xlslice_1_0;
  component msys_uart0_xlslice_1_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_uart0_xlslice_1_1;
  component msys_xlconcat_1_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_xlconcat_1_0;
  component msys_rst_mig_7series_0_50M_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_rst_mig_7series_0_50M_1;
  component msys_axi_gpio_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_axi_gpio_0_0;
  component msys_axi_uartlite_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component msys_axi_uartlite_0_0;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_RxD : STD_LOGIC;
  signal Conn3_TxD : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal UART0EXT_DTRn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0EXT_RTSn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_xlconcat_1_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal UART0_xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_xlslice_2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_xlslice_3_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_UART0_gpio_0_ip2intc_irpt : STD_LOGIC;
  signal axi_UART0_uartlite_0_interrupt : STD_LOGIC;
  signal ext_reset_in_1 : STD_LOGIC;
  signal rst_mig_7series_0_12M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_aclk_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal slowest_sync_clk_1 : STD_LOGIC;
  signal NLW_rst_mig_7series_0_12M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_mig_7series_0_12M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_mig_7series_0_12M_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_mig_7series_0_12M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID(0) <= S_AXI_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= S_AXI_awvalid(0);
  Conn1_BREADY(0) <= S_AXI_bready(0);
  Conn1_RREADY(0) <= S_AXI_rready(0);
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID(0) <= S_AXI_wvalid(0);
  Conn2_ARADDR(31 downto 0) <= S_AXI1_araddr(31 downto 0);
  Conn2_ARVALID(0) <= S_AXI1_arvalid(0);
  Conn2_AWADDR(31 downto 0) <= S_AXI1_awaddr(31 downto 0);
  Conn2_AWVALID(0) <= S_AXI1_awvalid(0);
  Conn2_BREADY(0) <= S_AXI1_bready(0);
  Conn2_RREADY(0) <= S_AXI1_rready(0);
  Conn2_WDATA(31 downto 0) <= S_AXI1_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S_AXI1_wstrb(3 downto 0);
  Conn2_WVALID(0) <= S_AXI1_wvalid(0);
  Conn3_RxD <= UART0_rxd;
  S_AXI1_arready(0) <= Conn2_ARREADY;
  S_AXI1_awready(0) <= Conn2_AWREADY;
  S_AXI1_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S_AXI1_bvalid(0) <= Conn2_BVALID;
  S_AXI1_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S_AXI1_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S_AXI1_rvalid(0) <= Conn2_RVALID;
  S_AXI1_wready(0) <= Conn2_WREADY;
  S_AXI_arready(0) <= Conn1_ARREADY;
  S_AXI_awready(0) <= Conn1_AWREADY;
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= Conn1_BVALID;
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= Conn1_RVALID;
  S_AXI_wready(0) <= Conn1_WREADY;
  UART0EXT_CTSn(0) <= UART0_xlslice_0_Dout(0);
  UART0EXT_DCDn(0) <= UART0_xlslice_2_Dout(0);
  UART0EXT_DSRn(0) <= UART0_xlslice_1_Dout(0);
  UART0EXT_DTRn_1(0) <= UART0EXT_DTRn(0);
  UART0EXT_RIn(0) <= UART0_xlslice_3_Dout(0);
  UART0EXT_RTSn_1(0) <= UART0EXT_RTSn(0);
  UART0_rst_n(0) <= rst_mig_7series_0_12M_peripheral_aresetn(0);
  UART0_txd <= Conn3_TxD;
  ext_reset_in_1 <= ext_reset_in;
  interrupt <= axi_UART0_uartlite_0_interrupt;
  ip2intc_irpt <= axi_UART0_gpio_0_ip2intc_irpt;
  s_axi_aclk_1 <= s_axi_aclk;
  s_axi_aresetn_1 <= s_axi_aresetn;
  slowest_sync_clk_1 <= slowest_sync_clk;
UART0_xlconcat_1: component msys_xlconcat_1_0
     port map (
      In0(0) => UART0EXT_RTSn_1(0),
      In1(0) => UART0EXT_DTRn_1(0),
      dout(1 downto 0) => UART0_xlconcat_1_dout(1 downto 0)
    );
UART0_xlslice_0: component msys_xlslice_0_0
     port map (
      Din(3 downto 0) => Din_1(3 downto 0),
      Dout(0) => UART0_xlslice_0_Dout(0)
    );
UART0_xlslice_1: component msys_uart0_xlslice_0_0
     port map (
      Din(3 downto 0) => Din_1(3 downto 0),
      Dout(0) => UART0_xlslice_1_Dout(0)
    );
UART0_xlslice_2: component msys_uart0_xlslice_1_0
     port map (
      Din(3 downto 0) => Din_1(3 downto 0),
      Dout(0) => UART0_xlslice_2_Dout(0)
    );
UART0_xlslice_3: component msys_uart0_xlslice_1_1
     port map (
      Din(3 downto 0) => Din_1(3 downto 0),
      Dout(0) => UART0_xlslice_3_Dout(0)
    );
axi_UART0_gpio_0: component msys_axi_gpio_0_0
     port map (
      gpio2_io_i(1 downto 0) => UART0_xlconcat_1_dout(1 downto 0),
      gpio_io_o(3 downto 0) => Din_1(3 downto 0),
      ip2intc_irpt => axi_UART0_gpio_0_ip2intc_irpt,
      s_axi_aclk => s_axi_aclk_1,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID(0),
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID(0),
      s_axi_bready => Conn1_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID(0)
    );
axi_UART0_uartlite_0: component msys_axi_uartlite_0_0
     port map (
      interrupt => axi_UART0_uartlite_0_interrupt,
      rx => Conn3_RxD,
      s_axi_aclk => s_axi_aclk_1,
      s_axi_araddr(3 downto 0) => Conn2_ARADDR(3 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn2_ARREADY,
      s_axi_arvalid => Conn2_ARVALID(0),
      s_axi_awaddr(3 downto 0) => Conn2_AWADDR(3 downto 0),
      s_axi_awready => Conn2_AWREADY,
      s_axi_awvalid => Conn2_AWVALID(0),
      s_axi_bready => Conn2_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s_axi_bvalid => Conn2_BVALID,
      s_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s_axi_rready => Conn2_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s_axi_rvalid => Conn2_RVALID,
      s_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s_axi_wready => Conn2_WREADY,
      s_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s_axi_wvalid => Conn2_WVALID(0),
      tx => Conn3_TxD
    );
rst_mig_7series_0_12M: component msys_rst_mig_7series_0_50M_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_mig_7series_0_12M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => ext_reset_in_1,
      interconnect_aresetn(0) => NLW_rst_mig_7series_0_12M_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_mig_7series_0_12M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_mig_7series_0_12M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_mig_7series_0_12M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => slowest_sync_clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity USER_dbg_imp_1LGDWY9 is
  port (
    USER_dbg_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    decoder_rx09_active : in STD_LOGIC_VECTOR ( 0 to 0 );
    decoder_rx09_sql_open : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end USER_dbg_imp_1LGDWY9;

architecture STRUCTURE of USER_dbg_imp_1LGDWY9 is
  component msys_xlconcat_0_16 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  end component msys_xlconcat_0_16;
  signal USER_dbg_out_xlconcat_0_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal decoder_rx09_active_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal decoder_rx09_sql_open_1 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  USER_dbg_out(13 downto 0) <= USER_dbg_out_xlconcat_0_dout(13 downto 0);
  decoder_rx09_active_1(0) <= decoder_rx09_active(0);
  decoder_rx09_sql_open_1(0) <= decoder_rx09_sql_open(0);
USER_dbg_out_xlconcat_0: component msys_xlconcat_0_16
     port map (
      In0(0) => decoder_rx09_sql_open_1(0),
      In1(0) => decoder_rx09_active_1(0),
      In2(11 downto 0) => B"000000000000",
      dout(13 downto 0) => USER_dbg_out_xlconcat_0_dout(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity delay_rx09_3459minus1024clk_imp_Y44V7U is
  port (
    RF09_framectr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    RF09_quarterfrm : in STD_LOGIC_VECTOR ( 1 downto 0 );
    premem_rx09_quarterfrm_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_CD100_i : in STD_LOGIC;
    s_axi_aclk_CD100_i : in STD_LOGIC
  );
end delay_rx09_3459minus1024clk_imp_Y44V7U;

architecture STRUCTURE of delay_rx09_3459minus1024clk_imp_Y44V7U is
  component msys_c_shift_ram_dly1024_1_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_c_shift_ram_dly1024_1_0;
  component msys_xlconcat_0_22 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_22;
  component msys_fifo_generator_0_3 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  end component msys_fifo_generator_0_3;
  component msys_xlconstant_0_28 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_28;
  signal RF09_framectr_0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal RF09_quarterfrm_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c_shift_ram_dly126_3_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fifo_generator_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rst_mig_7series_0_100M_peripheral_reset : STD_LOGIC;
  signal s_axi_aclk_CD100 : STD_LOGIC;
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlconstant_val1_len1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_generator_dly2049_0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_dly2049_0_full_UNCONNECTED : STD_LOGIC;
begin
  RF09_framectr_0(29 downto 0) <= RF09_framectr(29 downto 0);
  RF09_quarterfrm_0(1 downto 0) <= RF09_quarterfrm(1 downto 0);
  premem_rx09_quarterfrm_out(31 downto 0) <= c_shift_ram_dly126_3_Q(31 downto 0);
  rst_mig_7series_0_100M_peripheral_reset <= reset_CD100_i;
  s_axi_aclk_CD100 <= s_axi_aclk_CD100_i;
c_shift_ram_dly386_1: component msys_c_shift_ram_dly1024_1_0
     port map (
      CLK => s_axi_aclk_CD100,
      D(31 downto 0) => fifo_generator_0_dout(31 downto 0),
      Q(31 downto 0) => c_shift_ram_dly126_3_Q(31 downto 0),
      SCLR => rst_mig_7series_0_100M_peripheral_reset
    );
fifo_generator_dly2049_0: component msys_fifo_generator_0_3
     port map (
      clk => s_axi_aclk_CD100,
      din(31 downto 0) => xlconcat_0_dout(31 downto 0),
      dout(31 downto 0) => fifo_generator_0_dout(31 downto 0),
      empty => NLW_fifo_generator_dly2049_0_empty_UNCONNECTED,
      full => NLW_fifo_generator_dly2049_0_full_UNCONNECTED,
      rd_en => xlconstant_val1_len1_dout(0),
      rst => rst_mig_7series_0_100M_peripheral_reset,
      wr_en => xlconstant_val1_len1_dout(0)
    );
xlconcat_0: component msys_xlconcat_0_22
     port map (
      In0(1 downto 0) => RF09_quarterfrm_0(1 downto 0),
      In1(29 downto 0) => RF09_framectr_0(29 downto 0),
      dout(31 downto 0) => xlconcat_0_dout(31 downto 0)
    );
xlconstant_val1_len1: component msys_xlconstant_0_28
     port map (
      dout(0) => xlconstant_val1_len1_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i00_couplers_imp_1SR1CTB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i00_couplers_imp_1SR1CTB;

architecture STRUCTURE of i00_couplers_imp_1SR1CTB is
  signal i00_couplers_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i00_couplers_to_i00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i00_couplers_to_i00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i00_couplers_to_i00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i00_couplers_to_i00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i00_couplers_to_i00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i00_couplers_to_i00_couplers_AWVALID(0);
  M_AXI_bready(0) <= i00_couplers_to_i00_couplers_BREADY(0);
  M_AXI_rready(0) <= i00_couplers_to_i00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i00_couplers_to_i00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i00_couplers_to_i00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i00_couplers_to_i00_couplers_WVALID(0);
  S_AXI_arready(0) <= i00_couplers_to_i00_couplers_ARREADY(0);
  S_AXI_awready(0) <= i00_couplers_to_i00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i00_couplers_to_i00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i00_couplers_to_i00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i00_couplers_to_i00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i00_couplers_to_i00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i00_couplers_to_i00_couplers_RVALID(0);
  S_AXI_wready(0) <= i00_couplers_to_i00_couplers_WREADY(0);
  i00_couplers_to_i00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i00_couplers_to_i00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i00_couplers_to_i00_couplers_ARREADY(0) <= M_AXI_arready(0);
  i00_couplers_to_i00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i00_couplers_to_i00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i00_couplers_to_i00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i00_couplers_to_i00_couplers_AWREADY(0) <= M_AXI_awready(0);
  i00_couplers_to_i00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i00_couplers_to_i00_couplers_BREADY(0) <= S_AXI_bready(0);
  i00_couplers_to_i00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i00_couplers_to_i00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i00_couplers_to_i00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i00_couplers_to_i00_couplers_RREADY(0) <= S_AXI_rready(0);
  i00_couplers_to_i00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i00_couplers_to_i00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i00_couplers_to_i00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i00_couplers_to_i00_couplers_WREADY(0) <= M_AXI_wready(0);
  i00_couplers_to_i00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i00_couplers_to_i00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i01_couplers_imp_W9W6SP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i01_couplers_imp_W9W6SP;

architecture STRUCTURE of i01_couplers_imp_W9W6SP is
  signal i01_couplers_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i01_couplers_to_i01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i01_couplers_to_i01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i01_couplers_to_i01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i01_couplers_to_i01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i01_couplers_to_i01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i01_couplers_to_i01_couplers_AWVALID(0);
  M_AXI_bready(0) <= i01_couplers_to_i01_couplers_BREADY(0);
  M_AXI_rready(0) <= i01_couplers_to_i01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i01_couplers_to_i01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i01_couplers_to_i01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i01_couplers_to_i01_couplers_WVALID(0);
  S_AXI_arready(0) <= i01_couplers_to_i01_couplers_ARREADY(0);
  S_AXI_awready(0) <= i01_couplers_to_i01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i01_couplers_to_i01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i01_couplers_to_i01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i01_couplers_to_i01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i01_couplers_to_i01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i01_couplers_to_i01_couplers_RVALID(0);
  S_AXI_wready(0) <= i01_couplers_to_i01_couplers_WREADY(0);
  i01_couplers_to_i01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i01_couplers_to_i01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i01_couplers_to_i01_couplers_ARREADY(0) <= M_AXI_arready(0);
  i01_couplers_to_i01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i01_couplers_to_i01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i01_couplers_to_i01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i01_couplers_to_i01_couplers_AWREADY(0) <= M_AXI_awready(0);
  i01_couplers_to_i01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i01_couplers_to_i01_couplers_BREADY(0) <= S_AXI_bready(0);
  i01_couplers_to_i01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i01_couplers_to_i01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i01_couplers_to_i01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i01_couplers_to_i01_couplers_RREADY(0) <= S_AXI_rready(0);
  i01_couplers_to_i01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i01_couplers_to_i01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i01_couplers_to_i01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i01_couplers_to_i01_couplers_WREADY(0) <= M_AXI_wready(0);
  i01_couplers_to_i01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i01_couplers_to_i01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i02_couplers_imp_29WOTU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i02_couplers_imp_29WOTU;

architecture STRUCTURE of i02_couplers_imp_29WOTU is
  signal i02_couplers_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i02_couplers_to_i02_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i02_couplers_to_i02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i02_couplers_to_i02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i02_couplers_to_i02_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i02_couplers_to_i02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i02_couplers_to_i02_couplers_AWVALID(0);
  M_AXI_bready(0) <= i02_couplers_to_i02_couplers_BREADY(0);
  M_AXI_rready(0) <= i02_couplers_to_i02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i02_couplers_to_i02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i02_couplers_to_i02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i02_couplers_to_i02_couplers_WVALID(0);
  S_AXI_arready(0) <= i02_couplers_to_i02_couplers_ARREADY(0);
  S_AXI_awready(0) <= i02_couplers_to_i02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i02_couplers_to_i02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i02_couplers_to_i02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i02_couplers_to_i02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i02_couplers_to_i02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i02_couplers_to_i02_couplers_RVALID(0);
  S_AXI_wready(0) <= i02_couplers_to_i02_couplers_WREADY(0);
  i02_couplers_to_i02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i02_couplers_to_i02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i02_couplers_to_i02_couplers_ARREADY(0) <= M_AXI_arready(0);
  i02_couplers_to_i02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i02_couplers_to_i02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i02_couplers_to_i02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i02_couplers_to_i02_couplers_AWREADY(0) <= M_AXI_awready(0);
  i02_couplers_to_i02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i02_couplers_to_i02_couplers_BREADY(0) <= S_AXI_bready(0);
  i02_couplers_to_i02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i02_couplers_to_i02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i02_couplers_to_i02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i02_couplers_to_i02_couplers_RREADY(0) <= S_AXI_rready(0);
  i02_couplers_to_i02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i02_couplers_to_i02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i02_couplers_to_i02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i02_couplers_to_i02_couplers_WREADY(0) <= M_AXI_wready(0);
  i02_couplers_to_i02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i02_couplers_to_i02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1AS5XEI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_1AS5XEI;

architecture STRUCTURE of m00_couplers_imp_1AS5XEI is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arburst(1 downto 0) <= m00_couplers_to_m00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= m00_couplers_to_m00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(0) <= m00_couplers_to_m00_couplers_ARID(0);
  M_AXI_arlen(7 downto 0) <= m00_couplers_to_m00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= m00_couplers_to_m00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= m00_couplers_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= m00_couplers_to_m00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= m00_couplers_to_m00_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awburst(1 downto 0) <= m00_couplers_to_m00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= m00_couplers_to_m00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(0) <= m00_couplers_to_m00_couplers_AWID(0);
  M_AXI_awlen(7 downto 0) <= m00_couplers_to_m00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= m00_couplers_to_m00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= m00_couplers_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= m00_couplers_to_m00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= m00_couplers_to_m00_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wlast(0) <= m00_couplers_to_m00_couplers_WLAST(0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bid(0) <= m00_couplers_to_m00_couplers_BID(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rid(0) <= m00_couplers_to_m00_couplers_RID(0);
  S_AXI_rlast(0) <= m00_couplers_to_m00_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_m00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_m00_couplers_ARID(0) <= S_AXI_arid(0);
  m00_couplers_to_m00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_m00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  m00_couplers_to_m00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_m00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_m00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_m00_couplers_AWID(0) <= S_AXI_awid(0);
  m00_couplers_to_m00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_m00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  m00_couplers_to_m00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_m00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BID(0) <= M_AXI_bid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RID(0) <= M_AXI_rid(0);
  m00_couplers_to_m00_couplers_RLAST(0) <= M_AXI_rlast(0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WLAST(0) <= S_AXI_wlast(0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1SMY5QF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_1SMY5QF;

architecture STRUCTURE of m00_couplers_imp_1SMY5QF is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m00_couplers_to_m00_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m00_couplers_to_m00_couplers_AWVALID;
  M_AXI_bready <= m00_couplers_to_m00_couplers_BREADY;
  M_AXI_rready <= m00_couplers_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m00_couplers_to_m00_couplers_WVALID;
  S_AXI_arready <= m00_couplers_to_m00_couplers_ARREADY;
  S_AXI_awready <= m00_couplers_to_m00_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_m00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_m00_couplers_RVALID;
  S_AXI_wready <= m00_couplers_to_m00_couplers_WREADY;
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY <= M_AXI_arready;
  m00_couplers_to_m00_couplers_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY <= M_AXI_awready;
  m00_couplers_to_m00_couplers_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_m00_couplers_BREADY <= S_AXI_bready;
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID <= M_AXI_bvalid;
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY <= S_AXI_rready;
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID <= M_AXI_rvalid;
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_H1JZBS is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_H1JZBS;

architecture STRUCTURE of m00_couplers_imp_H1JZBS is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_18I2MEM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_18I2MEM;

architecture STRUCTURE of m01_couplers_imp_18I2MEM is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_WQGR1T is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_WQGR1T;

architecture STRUCTURE of m01_couplers_imp_WQGR1T is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m01_couplers_to_m01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m01_couplers_to_m01_couplers_AWVALID;
  M_AXI_bready <= m01_couplers_to_m01_couplers_BREADY;
  M_AXI_rready <= m01_couplers_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m01_couplers_to_m01_couplers_WVALID;
  S_AXI_arready <= m01_couplers_to_m01_couplers_ARREADY;
  S_AXI_awready <= m01_couplers_to_m01_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_m01_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_m01_couplers_RVALID;
  S_AXI_wready <= m01_couplers_to_m01_couplers_WREADY;
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY <= M_AXI_arready;
  m01_couplers_to_m01_couplers_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY <= M_AXI_awready;
  m01_couplers_to_m01_couplers_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_m01_couplers_BREADY <= S_AXI_bready;
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID <= M_AXI_bvalid;
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY <= S_AXI_rready;
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID <= M_AXI_rvalid;
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1P1M5H1 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_1P1M5H1;

architecture STRUCTURE of m02_couplers_imp_1P1M5H1 is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_I1SPXF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_I1SPXF;

architecture STRUCTURE of m03_couplers_imp_I1SPXF is
  component msys_auto_cc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component msys_auto_cc_0;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal auto_cc_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal auto_cc_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_cc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(6 downto 0) <= auto_cc_to_m03_couplers_ARADDR(6 downto 0);
  M_AXI_arvalid <= auto_cc_to_m03_couplers_ARVALID;
  M_AXI_awaddr(6 downto 0) <= auto_cc_to_m03_couplers_AWADDR(6 downto 0);
  M_AXI_awvalid <= auto_cc_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_cc_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_cc_WREADY;
  auto_cc_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component msys_auto_cc_0
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(6 downto 0) => auto_cc_to_m03_couplers_ARADDR(6 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => NLW_auto_cc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_cc_to_m03_couplers_ARREADY,
      m_axi_arvalid => auto_cc_to_m03_couplers_ARVALID,
      m_axi_awaddr(6 downto 0) => auto_cc_to_m03_couplers_AWADDR(6 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_cc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_cc_to_m03_couplers_AWREADY,
      m_axi_awvalid => auto_cc_to_m03_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m03_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_cc_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m03_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_cc_to_m03_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m03_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_cc_to_m03_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m03_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(6 downto 0) => m03_couplers_to_auto_cc_ARADDR(6 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m03_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m03_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(6 downto 0) => m03_couplers_to_auto_cc_AWADDR(6 downto 0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m03_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m03_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m03_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m03_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m03_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m03_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m03_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m03_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_A73CLF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_A73CLF;

architecture STRUCTURE of m04_couplers_imp_A73CLF is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m04_couplers_to_m04_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m04_couplers_to_m04_couplers_AWVALID;
  M_AXI_bready <= m04_couplers_to_m04_couplers_BREADY;
  M_AXI_rready <= m04_couplers_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m04_couplers_to_m04_couplers_WVALID;
  S_AXI_arready <= m04_couplers_to_m04_couplers_ARREADY;
  S_AXI_awready <= m04_couplers_to_m04_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_m04_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_m04_couplers_RVALID;
  S_AXI_wready <= m04_couplers_to_m04_couplers_WREADY;
  m04_couplers_to_m04_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m04_couplers_to_m04_couplers_ARREADY <= M_AXI_arready;
  m04_couplers_to_m04_couplers_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_m04_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m04_couplers_to_m04_couplers_AWREADY <= M_AXI_awready;
  m04_couplers_to_m04_couplers_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_m04_couplers_BREADY <= S_AXI_bready;
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID <= M_AXI_bvalid;
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY <= S_AXI_rready;
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID <= M_AXI_rvalid;
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_1FK0SMT is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_1FK0SMT;

architecture STRUCTURE of m05_couplers_imp_1FK0SMT is
  component msys_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component msys_auto_pc_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_pc_to_m05_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m05_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_pc_to_m05_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m05_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_pc_to_m05_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m05_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_pc_to_m05_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m05_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_RLAST : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_WLAST : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m05_couplers_WVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_pc_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_pc_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_pc_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(12 downto 0) <= auto_pc_to_m05_couplers_ARADDR(12 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_pc_to_m05_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_pc_to_m05_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_pc_to_m05_couplers_ARLEN(7 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_pc_to_m05_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m05_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_pc_to_m05_couplers_AWADDR(12 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_pc_to_m05_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_pc_to_m05_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_pc_to_m05_couplers_AWLEN(7 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_pc_to_m05_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m05_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m05_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= auto_pc_to_m05_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m05_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m05_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m05_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m05_couplers_to_auto_pc_WREADY;
  auto_pc_to_m05_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m05_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m05_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m05_couplers_RLAST <= M_AXI_rlast;
  auto_pc_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m05_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_auto_pc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m05_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_auto_pc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m05_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m05_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m05_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component msys_auto_pc_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(12 downto 0) => auto_pc_to_m05_couplers_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_pc_to_m05_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_pc_to_m05_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_pc_to_m05_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => NLW_auto_pc_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_pc_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_pc_to_m05_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_pc_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_pc_to_m05_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_pc_to_m05_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_pc_to_m05_couplers_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_pc_to_m05_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_pc_to_m05_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_pc_to_m05_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => NLW_auto_pc_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_pc_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_pc_to_m05_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_pc_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_pc_to_m05_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_pc_to_m05_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m05_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m05_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rlast => auto_pc_to_m05_couplers_RLAST,
      m_axi_rready => auto_pc_to_m05_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m05_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m05_couplers_WDATA(31 downto 0),
      m_axi_wlast => auto_pc_to_m05_couplers_WLAST,
      m_axi_wready => auto_pc_to_m05_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m05_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m05_couplers_WVALID,
      s_axi_araddr(12 downto 0) => m05_couplers_to_auto_pc_ARADDR(12 downto 0),
      s_axi_arprot(2 downto 0) => m05_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arready => m05_couplers_to_auto_pc_ARREADY,
      s_axi_arvalid => m05_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(12 downto 0) => m05_couplers_to_auto_pc_AWADDR(12 downto 0),
      s_axi_awprot(2 downto 0) => m05_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awready => m05_couplers_to_auto_pc_AWREADY,
      s_axi_awvalid => m05_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m05_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m05_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m05_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m05_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rready => m05_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m05_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m05_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m05_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wready => m05_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m05_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m05_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_1IULRN2 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m06_couplers_imp_1IULRN2;

architecture STRUCTURE of m06_couplers_imp_1IULRN2 is
  signal m06_couplers_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m06_couplers_to_m06_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m06_couplers_to_m06_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m06_couplers_to_m06_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m06_couplers_to_m06_couplers_AWVALID(0);
  M_AXI_bready(0) <= m06_couplers_to_m06_couplers_BREADY(0);
  M_AXI_rready(0) <= m06_couplers_to_m06_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m06_couplers_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m06_couplers_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m06_couplers_to_m06_couplers_WVALID(0);
  S_AXI_arready(0) <= m06_couplers_to_m06_couplers_ARREADY(0);
  S_AXI_awready(0) <= m06_couplers_to_m06_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_m06_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m06_couplers_to_m06_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_m06_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_m06_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m06_couplers_to_m06_couplers_RVALID(0);
  S_AXI_wready(0) <= m06_couplers_to_m06_couplers_WREADY(0);
  m06_couplers_to_m06_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m06_couplers_to_m06_couplers_ARREADY(0) <= M_AXI_arready(0);
  m06_couplers_to_m06_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m06_couplers_to_m06_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m06_couplers_to_m06_couplers_AWREADY(0) <= M_AXI_awready(0);
  m06_couplers_to_m06_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m06_couplers_to_m06_couplers_BREADY(0) <= S_AXI_bready(0);
  m06_couplers_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m06_couplers_to_m06_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m06_couplers_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m06_couplers_to_m06_couplers_RREADY(0) <= S_AXI_rready(0);
  m06_couplers_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m06_couplers_to_m06_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m06_couplers_to_m06_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_m06_couplers_WREADY(0) <= M_AXI_wready(0);
  m06_couplers_to_m06_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_m06_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_OLAJ4O is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m07_couplers_imp_OLAJ4O;

architecture STRUCTURE of m07_couplers_imp_OLAJ4O is
  signal m07_couplers_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m07_couplers_to_m07_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m07_couplers_to_m07_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m07_couplers_to_m07_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m07_couplers_to_m07_couplers_AWVALID(0);
  M_AXI_bready(0) <= m07_couplers_to_m07_couplers_BREADY(0);
  M_AXI_rready(0) <= m07_couplers_to_m07_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m07_couplers_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m07_couplers_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m07_couplers_to_m07_couplers_WVALID(0);
  S_AXI_arready(0) <= m07_couplers_to_m07_couplers_ARREADY(0);
  S_AXI_awready(0) <= m07_couplers_to_m07_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_m07_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m07_couplers_to_m07_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_m07_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_m07_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m07_couplers_to_m07_couplers_RVALID(0);
  S_AXI_wready(0) <= m07_couplers_to_m07_couplers_WREADY(0);
  m07_couplers_to_m07_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m07_couplers_to_m07_couplers_ARREADY(0) <= M_AXI_arready(0);
  m07_couplers_to_m07_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m07_couplers_to_m07_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m07_couplers_to_m07_couplers_AWREADY(0) <= M_AXI_awready(0);
  m07_couplers_to_m07_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m07_couplers_to_m07_couplers_BREADY(0) <= S_AXI_bready(0);
  m07_couplers_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m07_couplers_to_m07_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m07_couplers_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m07_couplers_to_m07_couplers_RREADY(0) <= S_AXI_rready(0);
  m07_couplers_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m07_couplers_to_m07_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m07_couplers_to_m07_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_m07_couplers_WREADY(0) <= M_AXI_wready(0);
  m07_couplers_to_m07_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_m07_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_3XXN72 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m08_couplers_imp_3XXN72;

architecture STRUCTURE of m08_couplers_imp_3XXN72 is
  signal m08_couplers_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m08_couplers_to_m08_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m08_couplers_to_m08_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m08_couplers_to_m08_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m08_couplers_to_m08_couplers_AWVALID(0);
  M_AXI_bready(0) <= m08_couplers_to_m08_couplers_BREADY(0);
  M_AXI_rready(0) <= m08_couplers_to_m08_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m08_couplers_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m08_couplers_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m08_couplers_to_m08_couplers_WVALID(0);
  S_AXI_arready(0) <= m08_couplers_to_m08_couplers_ARREADY(0);
  S_AXI_awready(0) <= m08_couplers_to_m08_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_m08_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m08_couplers_to_m08_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m08_couplers_to_m08_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_m08_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m08_couplers_to_m08_couplers_RVALID(0);
  S_AXI_wready(0) <= m08_couplers_to_m08_couplers_WREADY(0);
  m08_couplers_to_m08_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m08_couplers_to_m08_couplers_ARREADY(0) <= M_AXI_arready(0);
  m08_couplers_to_m08_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m08_couplers_to_m08_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m08_couplers_to_m08_couplers_AWREADY(0) <= M_AXI_awready(0);
  m08_couplers_to_m08_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m08_couplers_to_m08_couplers_BREADY(0) <= S_AXI_bready(0);
  m08_couplers_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m08_couplers_to_m08_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m08_couplers_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m08_couplers_to_m08_couplers_RREADY(0) <= S_AXI_rready(0);
  m08_couplers_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m08_couplers_to_m08_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m08_couplers_to_m08_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m08_couplers_to_m08_couplers_WREADY(0) <= M_AXI_wready(0);
  m08_couplers_to_m08_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m08_couplers_to_m08_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_14UM57C is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m09_couplers_imp_14UM57C;

architecture STRUCTURE of m09_couplers_imp_14UM57C is
  signal m09_couplers_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m09_couplers_to_m09_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m09_couplers_to_m09_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m09_couplers_to_m09_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m09_couplers_to_m09_couplers_AWVALID(0);
  M_AXI_bready(0) <= m09_couplers_to_m09_couplers_BREADY(0);
  M_AXI_rready(0) <= m09_couplers_to_m09_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m09_couplers_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m09_couplers_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m09_couplers_to_m09_couplers_WVALID(0);
  S_AXI_arready(0) <= m09_couplers_to_m09_couplers_ARREADY(0);
  S_AXI_awready(0) <= m09_couplers_to_m09_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_m09_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m09_couplers_to_m09_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m09_couplers_to_m09_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_m09_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m09_couplers_to_m09_couplers_RVALID(0);
  S_AXI_wready(0) <= m09_couplers_to_m09_couplers_WREADY(0);
  m09_couplers_to_m09_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m09_couplers_to_m09_couplers_ARREADY(0) <= M_AXI_arready(0);
  m09_couplers_to_m09_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m09_couplers_to_m09_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m09_couplers_to_m09_couplers_AWREADY(0) <= M_AXI_awready(0);
  m09_couplers_to_m09_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m09_couplers_to_m09_couplers_BREADY(0) <= S_AXI_bready(0);
  m09_couplers_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m09_couplers_to_m09_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m09_couplers_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m09_couplers_to_m09_couplers_RREADY(0) <= S_AXI_rready(0);
  m09_couplers_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m09_couplers_to_m09_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m09_couplers_to_m09_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m09_couplers_to_m09_couplers_WREADY(0) <= M_AXI_wready(0);
  m09_couplers_to_m09_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m09_couplers_to_m09_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_10SF2B4 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m10_couplers_imp_10SF2B4;

architecture STRUCTURE of m10_couplers_imp_10SF2B4 is
  signal m10_couplers_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_ARREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_AWREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_BVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_RREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_RVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_WREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_m10_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m10_couplers_to_m10_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m10_couplers_to_m10_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m10_couplers_to_m10_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m10_couplers_to_m10_couplers_AWVALID;
  M_AXI_bready <= m10_couplers_to_m10_couplers_BREADY;
  M_AXI_rready <= m10_couplers_to_m10_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m10_couplers_to_m10_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m10_couplers_to_m10_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m10_couplers_to_m10_couplers_WVALID;
  S_AXI_arready <= m10_couplers_to_m10_couplers_ARREADY;
  S_AXI_awready <= m10_couplers_to_m10_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m10_couplers_to_m10_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m10_couplers_to_m10_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m10_couplers_to_m10_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m10_couplers_to_m10_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m10_couplers_to_m10_couplers_RVALID;
  S_AXI_wready <= m10_couplers_to_m10_couplers_WREADY;
  m10_couplers_to_m10_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m10_couplers_to_m10_couplers_ARREADY <= M_AXI_arready;
  m10_couplers_to_m10_couplers_ARVALID <= S_AXI_arvalid;
  m10_couplers_to_m10_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m10_couplers_to_m10_couplers_AWREADY <= M_AXI_awready;
  m10_couplers_to_m10_couplers_AWVALID <= S_AXI_awvalid;
  m10_couplers_to_m10_couplers_BREADY <= S_AXI_bready;
  m10_couplers_to_m10_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m10_couplers_to_m10_couplers_BVALID <= M_AXI_bvalid;
  m10_couplers_to_m10_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m10_couplers_to_m10_couplers_RREADY <= S_AXI_rready;
  m10_couplers_to_m10_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m10_couplers_to_m10_couplers_RVALID <= M_AXI_rvalid;
  m10_couplers_to_m10_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m10_couplers_to_m10_couplers_WREADY <= M_AXI_wready;
  m10_couplers_to_m10_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m10_couplers_to_m10_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_73O2YU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m11_couplers_imp_73O2YU;

architecture STRUCTURE of m11_couplers_imp_73O2YU is
  signal m11_couplers_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m11_couplers_to_m11_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m11_couplers_to_m11_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m11_couplers_to_m11_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m11_couplers_to_m11_couplers_AWVALID(0);
  M_AXI_bready(0) <= m11_couplers_to_m11_couplers_BREADY(0);
  M_AXI_rready(0) <= m11_couplers_to_m11_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m11_couplers_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m11_couplers_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m11_couplers_to_m11_couplers_WVALID(0);
  S_AXI_arready(0) <= m11_couplers_to_m11_couplers_ARREADY(0);
  S_AXI_awready(0) <= m11_couplers_to_m11_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_m11_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m11_couplers_to_m11_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m11_couplers_to_m11_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_m11_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m11_couplers_to_m11_couplers_RVALID(0);
  S_AXI_wready(0) <= m11_couplers_to_m11_couplers_WREADY(0);
  m11_couplers_to_m11_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m11_couplers_to_m11_couplers_ARREADY(0) <= M_AXI_arready(0);
  m11_couplers_to_m11_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m11_couplers_to_m11_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m11_couplers_to_m11_couplers_AWREADY(0) <= M_AXI_awready(0);
  m11_couplers_to_m11_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m11_couplers_to_m11_couplers_BREADY(0) <= S_AXI_bready(0);
  m11_couplers_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m11_couplers_to_m11_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m11_couplers_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m11_couplers_to_m11_couplers_RREADY(0) <= S_AXI_rready(0);
  m11_couplers_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m11_couplers_to_m11_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m11_couplers_to_m11_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m11_couplers_to_m11_couplers_WREADY(0) <= M_AXI_wready(0);
  m11_couplers_to_m11_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m11_couplers_to_m11_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_SALN19 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m12_couplers_imp_SALN19;

architecture STRUCTURE of m12_couplers_imp_SALN19 is
  signal m12_couplers_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m12_couplers_to_m12_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m12_couplers_to_m12_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m12_couplers_to_m12_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m12_couplers_to_m12_couplers_AWVALID(0);
  M_AXI_bready(0) <= m12_couplers_to_m12_couplers_BREADY(0);
  M_AXI_rready(0) <= m12_couplers_to_m12_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m12_couplers_to_m12_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m12_couplers_to_m12_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m12_couplers_to_m12_couplers_WVALID(0);
  S_AXI_arready(0) <= m12_couplers_to_m12_couplers_ARREADY(0);
  S_AXI_awready(0) <= m12_couplers_to_m12_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_m12_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m12_couplers_to_m12_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m12_couplers_to_m12_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_m12_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m12_couplers_to_m12_couplers_RVALID(0);
  S_AXI_wready(0) <= m12_couplers_to_m12_couplers_WREADY(0);
  m12_couplers_to_m12_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m12_couplers_to_m12_couplers_ARREADY(0) <= M_AXI_arready(0);
  m12_couplers_to_m12_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m12_couplers_to_m12_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m12_couplers_to_m12_couplers_AWREADY(0) <= M_AXI_awready(0);
  m12_couplers_to_m12_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m12_couplers_to_m12_couplers_BREADY(0) <= S_AXI_bready(0);
  m12_couplers_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m12_couplers_to_m12_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m12_couplers_to_m12_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m12_couplers_to_m12_couplers_RREADY(0) <= S_AXI_rready(0);
  m12_couplers_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m12_couplers_to_m12_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m12_couplers_to_m12_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m12_couplers_to_m12_couplers_WREADY(0) <= M_AXI_wready(0);
  m12_couplers_to_m12_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m12_couplers_to_m12_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_1X2T7E3 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m13_couplers_imp_1X2T7E3;

architecture STRUCTURE of m13_couplers_imp_1X2T7E3 is
  signal m13_couplers_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m13_couplers_to_m13_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m13_couplers_to_m13_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m13_couplers_to_m13_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m13_couplers_to_m13_couplers_AWVALID(0);
  M_AXI_bready(0) <= m13_couplers_to_m13_couplers_BREADY(0);
  M_AXI_rready(0) <= m13_couplers_to_m13_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m13_couplers_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m13_couplers_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m13_couplers_to_m13_couplers_WVALID(0);
  S_AXI_arready(0) <= m13_couplers_to_m13_couplers_ARREADY(0);
  S_AXI_awready(0) <= m13_couplers_to_m13_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_m13_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m13_couplers_to_m13_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m13_couplers_to_m13_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_m13_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m13_couplers_to_m13_couplers_RVALID(0);
  S_AXI_wready(0) <= m13_couplers_to_m13_couplers_WREADY(0);
  m13_couplers_to_m13_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m13_couplers_to_m13_couplers_ARREADY(0) <= M_AXI_arready(0);
  m13_couplers_to_m13_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m13_couplers_to_m13_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m13_couplers_to_m13_couplers_AWREADY(0) <= M_AXI_awready(0);
  m13_couplers_to_m13_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m13_couplers_to_m13_couplers_BREADY(0) <= S_AXI_bready(0);
  m13_couplers_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m13_couplers_to_m13_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m13_couplers_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m13_couplers_to_m13_couplers_RREADY(0) <= S_AXI_rready(0);
  m13_couplers_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m13_couplers_to_m13_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m13_couplers_to_m13_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m13_couplers_to_m13_couplers_WREADY(0) <= M_AXI_wready(0);
  m13_couplers_to_m13_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m13_couplers_to_m13_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_17MKEWB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m14_couplers_imp_17MKEWB;

architecture STRUCTURE of m14_couplers_imp_17MKEWB is
  signal m14_couplers_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_ARREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_ARVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_AWREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_AWVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_BREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_BVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_RREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_RVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_WREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_m14_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m14_couplers_to_m14_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m14_couplers_to_m14_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m14_couplers_to_m14_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m14_couplers_to_m14_couplers_AWVALID;
  M_AXI_bready <= m14_couplers_to_m14_couplers_BREADY;
  M_AXI_rready <= m14_couplers_to_m14_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m14_couplers_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m14_couplers_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m14_couplers_to_m14_couplers_WVALID;
  S_AXI_arready <= m14_couplers_to_m14_couplers_ARREADY;
  S_AXI_awready <= m14_couplers_to_m14_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_m14_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m14_couplers_to_m14_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m14_couplers_to_m14_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_m14_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m14_couplers_to_m14_couplers_RVALID;
  S_AXI_wready <= m14_couplers_to_m14_couplers_WREADY;
  m14_couplers_to_m14_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m14_couplers_to_m14_couplers_ARREADY <= M_AXI_arready;
  m14_couplers_to_m14_couplers_ARVALID <= S_AXI_arvalid;
  m14_couplers_to_m14_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m14_couplers_to_m14_couplers_AWREADY <= M_AXI_awready;
  m14_couplers_to_m14_couplers_AWVALID <= S_AXI_awvalid;
  m14_couplers_to_m14_couplers_BREADY <= S_AXI_bready;
  m14_couplers_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m14_couplers_to_m14_couplers_BVALID <= M_AXI_bvalid;
  m14_couplers_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m14_couplers_to_m14_couplers_RREADY <= S_AXI_rready;
  m14_couplers_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m14_couplers_to_m14_couplers_RVALID <= M_AXI_rvalid;
  m14_couplers_to_m14_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m14_couplers_to_m14_couplers_WREADY <= M_AXI_wready;
  m14_couplers_to_m14_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m14_couplers_to_m14_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m15_couplers_imp_213Q5 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m15_couplers_imp_213Q5;

architecture STRUCTURE of m15_couplers_imp_213Q5 is
  signal m15_couplers_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_ARREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_AWREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_BREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_BVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_RREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_RVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_WREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_m15_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m15_couplers_to_m15_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m15_couplers_to_m15_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m15_couplers_to_m15_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m15_couplers_to_m15_couplers_AWVALID;
  M_AXI_bready <= m15_couplers_to_m15_couplers_BREADY;
  M_AXI_rready <= m15_couplers_to_m15_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m15_couplers_to_m15_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m15_couplers_to_m15_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m15_couplers_to_m15_couplers_WVALID;
  S_AXI_arready <= m15_couplers_to_m15_couplers_ARREADY;
  S_AXI_awready <= m15_couplers_to_m15_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m15_couplers_to_m15_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m15_couplers_to_m15_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m15_couplers_to_m15_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m15_couplers_to_m15_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m15_couplers_to_m15_couplers_RVALID;
  S_AXI_wready <= m15_couplers_to_m15_couplers_WREADY;
  m15_couplers_to_m15_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m15_couplers_to_m15_couplers_ARREADY <= M_AXI_arready;
  m15_couplers_to_m15_couplers_ARVALID <= S_AXI_arvalid;
  m15_couplers_to_m15_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m15_couplers_to_m15_couplers_AWREADY <= M_AXI_awready;
  m15_couplers_to_m15_couplers_AWVALID <= S_AXI_awvalid;
  m15_couplers_to_m15_couplers_BREADY <= S_AXI_bready;
  m15_couplers_to_m15_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m15_couplers_to_m15_couplers_BVALID <= M_AXI_bvalid;
  m15_couplers_to_m15_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m15_couplers_to_m15_couplers_RREADY <= S_AXI_rready;
  m15_couplers_to_m15_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m15_couplers_to_m15_couplers_RVALID <= M_AXI_rvalid;
  m15_couplers_to_m15_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m15_couplers_to_m15_couplers_WREADY <= M_AXI_wready;
  m15_couplers_to_m15_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m15_couplers_to_m15_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m16_couplers_imp_YHXAYU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m16_couplers_imp_YHXAYU;

architecture STRUCTURE of m16_couplers_imp_YHXAYU is
  signal m16_couplers_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_ARREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_ARVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_AWREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_AWVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_BREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_BVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_RREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_RVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_WREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_m16_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m16_couplers_to_m16_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m16_couplers_to_m16_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m16_couplers_to_m16_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m16_couplers_to_m16_couplers_AWVALID;
  M_AXI_bready <= m16_couplers_to_m16_couplers_BREADY;
  M_AXI_rready <= m16_couplers_to_m16_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m16_couplers_to_m16_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m16_couplers_to_m16_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m16_couplers_to_m16_couplers_WVALID;
  S_AXI_arready <= m16_couplers_to_m16_couplers_ARREADY;
  S_AXI_awready <= m16_couplers_to_m16_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m16_couplers_to_m16_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m16_couplers_to_m16_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m16_couplers_to_m16_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m16_couplers_to_m16_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m16_couplers_to_m16_couplers_RVALID;
  S_AXI_wready <= m16_couplers_to_m16_couplers_WREADY;
  m16_couplers_to_m16_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m16_couplers_to_m16_couplers_ARREADY <= M_AXI_arready;
  m16_couplers_to_m16_couplers_ARVALID <= S_AXI_arvalid;
  m16_couplers_to_m16_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m16_couplers_to_m16_couplers_AWREADY <= M_AXI_awready;
  m16_couplers_to_m16_couplers_AWVALID <= S_AXI_awvalid;
  m16_couplers_to_m16_couplers_BREADY <= S_AXI_bready;
  m16_couplers_to_m16_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m16_couplers_to_m16_couplers_BVALID <= M_AXI_bvalid;
  m16_couplers_to_m16_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m16_couplers_to_m16_couplers_RREADY <= S_AXI_rready;
  m16_couplers_to_m16_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m16_couplers_to_m16_couplers_RVALID <= M_AXI_rvalid;
  m16_couplers_to_m16_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m16_couplers_to_m16_couplers_WREADY <= M_AXI_wready;
  m16_couplers_to_m16_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m16_couplers_to_m16_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m17_couplers_imp_1QJ078W is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m17_couplers_imp_1QJ078W;

architecture STRUCTURE of m17_couplers_imp_1QJ078W is
  signal m17_couplers_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_ARREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_ARVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_AWREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_AWVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_BREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_BVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_RREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_RVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_WREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_m17_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m17_couplers_to_m17_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m17_couplers_to_m17_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m17_couplers_to_m17_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m17_couplers_to_m17_couplers_AWVALID;
  M_AXI_bready <= m17_couplers_to_m17_couplers_BREADY;
  M_AXI_rready <= m17_couplers_to_m17_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m17_couplers_to_m17_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m17_couplers_to_m17_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m17_couplers_to_m17_couplers_WVALID;
  S_AXI_arready <= m17_couplers_to_m17_couplers_ARREADY;
  S_AXI_awready <= m17_couplers_to_m17_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m17_couplers_to_m17_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m17_couplers_to_m17_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m17_couplers_to_m17_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m17_couplers_to_m17_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m17_couplers_to_m17_couplers_RVALID;
  S_AXI_wready <= m17_couplers_to_m17_couplers_WREADY;
  m17_couplers_to_m17_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m17_couplers_to_m17_couplers_ARREADY <= M_AXI_arready;
  m17_couplers_to_m17_couplers_ARVALID <= S_AXI_arvalid;
  m17_couplers_to_m17_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m17_couplers_to_m17_couplers_AWREADY <= M_AXI_awready;
  m17_couplers_to_m17_couplers_AWVALID <= S_AXI_awvalid;
  m17_couplers_to_m17_couplers_BREADY <= S_AXI_bready;
  m17_couplers_to_m17_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m17_couplers_to_m17_couplers_BVALID <= M_AXI_bvalid;
  m17_couplers_to_m17_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m17_couplers_to_m17_couplers_RREADY <= S_AXI_rready;
  m17_couplers_to_m17_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m17_couplers_to_m17_couplers_RVALID <= M_AXI_rvalid;
  m17_couplers_to_m17_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m17_couplers_to_m17_couplers_WREADY <= M_AXI_wready;
  m17_couplers_to_m17_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m17_couplers_to_m17_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m18_couplers_imp_1EZZQDI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m18_couplers_imp_1EZZQDI;

architecture STRUCTURE of m18_couplers_imp_1EZZQDI is
  component msys_auto_cc_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component msys_auto_cc_1;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m18_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m18_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m18_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m18_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m18_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m18_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m18_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m18_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m18_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m18_couplers_WVALID : STD_LOGIC;
  signal m18_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m18_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m18_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m18_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m18_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m18_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m18_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m18_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m18_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m18_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(31 downto 0) <= auto_cc_to_m18_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m18_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= auto_cc_to_m18_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_cc_to_m18_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m18_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= auto_cc_to_m18_couplers_AWVALID;
  M_AXI_bready(0) <= auto_cc_to_m18_couplers_BREADY;
  M_AXI_rready(0) <= auto_cc_to_m18_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_cc_to_m18_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_cc_to_m18_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= auto_cc_to_m18_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m18_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m18_couplers_to_auto_cc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m18_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m18_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(31 downto 0) <= m18_couplers_to_auto_cc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m18_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m18_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m18_couplers_to_auto_cc_WREADY;
  auto_cc_to_m18_couplers_ARREADY(0) <= M_AXI_arready(0);
  auto_cc_to_m18_couplers_AWREADY(0) <= M_AXI_awready(0);
  auto_cc_to_m18_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m18_couplers_BVALID(0) <= M_AXI_bvalid(0);
  auto_cc_to_m18_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_cc_to_m18_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m18_couplers_RVALID(0) <= M_AXI_rvalid(0);
  auto_cc_to_m18_couplers_WREADY(0) <= M_AXI_wready(0);
  m18_couplers_to_auto_cc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m18_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m18_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m18_couplers_to_auto_cc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m18_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m18_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m18_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m18_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m18_couplers_to_auto_cc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m18_couplers_to_auto_cc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m18_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component msys_auto_cc_1
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(31 downto 0) => auto_cc_to_m18_couplers_ARADDR(31 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arprot(2 downto 0) => auto_cc_to_m18_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_cc_to_m18_couplers_ARREADY(0),
      m_axi_arvalid => auto_cc_to_m18_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_cc_to_m18_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m18_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_cc_to_m18_couplers_AWREADY(0),
      m_axi_awvalid => auto_cc_to_m18_couplers_AWVALID,
      m_axi_bready => auto_cc_to_m18_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m18_couplers_BVALID(0),
      m_axi_rdata(31 downto 0) => auto_cc_to_m18_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_cc_to_m18_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m18_couplers_RVALID(0),
      m_axi_wdata(31 downto 0) => auto_cc_to_m18_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_cc_to_m18_couplers_WREADY(0),
      m_axi_wstrb(3 downto 0) => auto_cc_to_m18_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_cc_to_m18_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => m18_couplers_to_auto_cc_ARADDR(31 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arprot(2 downto 0) => m18_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arready => m18_couplers_to_auto_cc_ARREADY,
      s_axi_arvalid => m18_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(31 downto 0) => m18_couplers_to_auto_cc_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => m18_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awready => m18_couplers_to_auto_cc_AWREADY,
      s_axi_awvalid => m18_couplers_to_auto_cc_AWVALID,
      s_axi_bready => m18_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m18_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m18_couplers_to_auto_cc_BVALID,
      s_axi_rdata(31 downto 0) => m18_couplers_to_auto_cc_RDATA(31 downto 0),
      s_axi_rready => m18_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m18_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m18_couplers_to_auto_cc_RVALID,
      s_axi_wdata(31 downto 0) => m18_couplers_to_auto_cc_WDATA(31 downto 0),
      s_axi_wready => m18_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(3 downto 0) => m18_couplers_to_auto_cc_WSTRB(3 downto 0),
      s_axi_wvalid => m18_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m19_couplers_imp_BV2W4W is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m19_couplers_imp_BV2W4W;

architecture STRUCTURE of m19_couplers_imp_BV2W4W is
  signal m19_couplers_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m19_couplers_to_m19_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m19_couplers_to_m19_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m19_couplers_to_m19_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m19_couplers_to_m19_couplers_AWVALID(0);
  M_AXI_bready(0) <= m19_couplers_to_m19_couplers_BREADY(0);
  M_AXI_rready(0) <= m19_couplers_to_m19_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m19_couplers_to_m19_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m19_couplers_to_m19_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m19_couplers_to_m19_couplers_WVALID(0);
  S_AXI_arready(0) <= m19_couplers_to_m19_couplers_ARREADY(0);
  S_AXI_awready(0) <= m19_couplers_to_m19_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m19_couplers_to_m19_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m19_couplers_to_m19_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m19_couplers_to_m19_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m19_couplers_to_m19_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m19_couplers_to_m19_couplers_RVALID(0);
  S_AXI_wready(0) <= m19_couplers_to_m19_couplers_WREADY(0);
  m19_couplers_to_m19_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m19_couplers_to_m19_couplers_ARREADY(0) <= M_AXI_arready(0);
  m19_couplers_to_m19_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m19_couplers_to_m19_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m19_couplers_to_m19_couplers_AWREADY(0) <= M_AXI_awready(0);
  m19_couplers_to_m19_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m19_couplers_to_m19_couplers_BREADY(0) <= S_AXI_bready(0);
  m19_couplers_to_m19_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m19_couplers_to_m19_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m19_couplers_to_m19_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m19_couplers_to_m19_couplers_RREADY(0) <= S_AXI_rready(0);
  m19_couplers_to_m19_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m19_couplers_to_m19_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m19_couplers_to_m19_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m19_couplers_to_m19_couplers_WREADY(0) <= M_AXI_wready(0);
  m19_couplers_to_m19_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m19_couplers_to_m19_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m20_couplers_imp_15LG9VT is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m20_couplers_imp_15LG9VT;

architecture STRUCTURE of m20_couplers_imp_15LG9VT is
  signal m20_couplers_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m20_couplers_to_m20_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m20_couplers_to_m20_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m20_couplers_to_m20_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m20_couplers_to_m20_couplers_AWVALID(0);
  M_AXI_bready(0) <= m20_couplers_to_m20_couplers_BREADY(0);
  M_AXI_rready(0) <= m20_couplers_to_m20_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m20_couplers_to_m20_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m20_couplers_to_m20_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m20_couplers_to_m20_couplers_WVALID(0);
  S_AXI_arready(0) <= m20_couplers_to_m20_couplers_ARREADY(0);
  S_AXI_awready(0) <= m20_couplers_to_m20_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m20_couplers_to_m20_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m20_couplers_to_m20_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m20_couplers_to_m20_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m20_couplers_to_m20_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m20_couplers_to_m20_couplers_RVALID(0);
  S_AXI_wready(0) <= m20_couplers_to_m20_couplers_WREADY(0);
  m20_couplers_to_m20_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m20_couplers_to_m20_couplers_ARREADY(0) <= M_AXI_arready(0);
  m20_couplers_to_m20_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m20_couplers_to_m20_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m20_couplers_to_m20_couplers_AWREADY(0) <= M_AXI_awready(0);
  m20_couplers_to_m20_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m20_couplers_to_m20_couplers_BREADY(0) <= S_AXI_bready(0);
  m20_couplers_to_m20_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m20_couplers_to_m20_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m20_couplers_to_m20_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m20_couplers_to_m20_couplers_RREADY(0) <= S_AXI_rready(0);
  m20_couplers_to_m20_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m20_couplers_to_m20_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m20_couplers_to_m20_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m20_couplers_to_m20_couplers_WREADY(0) <= M_AXI_wready(0);
  m20_couplers_to_m20_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m20_couplers_to_m20_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_0_local_memory_imp_17WFGJG is
  port (
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_ce : out STD_LOGIC;
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_ready : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_writestrobe : in STD_LOGIC;
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_addrstrobe : in STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_ready : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    mdm_USER2_0_microblaze_LMB_1_in_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_microblaze_LMB_1_in_addrstrobe : in STD_LOGIC;
    mdm_USER2_0_microblaze_LMB_1_in_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    mdm_USER2_0_microblaze_LMB_1_in_ce : out STD_LOGIC;
    mdm_USER2_0_microblaze_LMB_1_in_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_microblaze_LMB_1_in_readstrobe : in STD_LOGIC;
    mdm_USER2_0_microblaze_LMB_1_in_ready : out STD_LOGIC;
    mdm_USER2_0_microblaze_LMB_1_in_ue : out STD_LOGIC;
    mdm_USER2_0_microblaze_LMB_1_in_wait : out STD_LOGIC;
    mdm_USER2_0_microblaze_LMB_1_in_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_microblaze_LMB_1_in_writestrobe : in STD_LOGIC
  );
end microblaze_0_local_memory_imp_17WFGJG;

architecture STRUCTURE of microblaze_0_local_memory_imp_17WFGJG is
  component msys_lmb_bram_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component msys_lmb_bram_0;
  component msys_dlmb_bram_if_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    LMB1_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB1_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB1_AddrStrobe : in STD_LOGIC;
    LMB1_ReadStrobe : in STD_LOGIC;
    LMB1_WriteStrobe : in STD_LOGIC;
    LMB1_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl1_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl1_Ready : out STD_LOGIC;
    Sl1_Wait : out STD_LOGIC;
    Sl1_UE : out STD_LOGIC;
    Sl1_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  end component msys_dlmb_bram_if_cntlr_0;
  component msys_dlmb_v10_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component msys_dlmb_v10_0;
  component msys_ilmb_bram_if_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  end component msys_ilmb_bram_if_cntlr_0;
  component msys_ilmb_v10_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component msys_ilmb_v10_0;
  signal SYS_Rst_1 : STD_LOGIC;
  signal dlmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal dlmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal dlmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dlmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal dlmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal dlmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mdm_USER2_0_microblaze_LMB_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_microblaze_LMB_1_ADDRSTROBE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mdm_USER2_0_microblaze_LMB_1_CE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_microblaze_LMB_1_READSTROBE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_READY : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_UE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_WAIT : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_microblaze_LMB_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_Clk : STD_LOGIC;
  signal microblaze_0_dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_CE : STD_LOGIC;
  signal microblaze_0_dlmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_READY : STD_LOGIC;
  signal microblaze_0_dlmb_UE : STD_LOGIC;
  signal microblaze_0_dlmb_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_0_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_CE : STD_LOGIC;
  signal microblaze_0_ilmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_READY : STD_LOGIC;
  signal microblaze_0_ilmb_UE : STD_LOGIC;
  signal microblaze_0_ilmb_WAIT : STD_LOGIC;
  signal microblaze_0_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_0_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_0_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_lmb_bram_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_lmb_bram_rstb_busy_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr : label is "byte  0x00010000 32 > msys microblaze_0_local_memory/lmb_bram";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr : label is "yes";
begin
  DLMB_ce <= microblaze_0_dlmb_CE;
  DLMB_readdbus(0 to 31) <= microblaze_0_dlmb_READDBUS(0 to 31);
  DLMB_ready <= microblaze_0_dlmb_READY;
  DLMB_ue <= microblaze_0_dlmb_UE;
  DLMB_wait <= microblaze_0_dlmb_WAIT;
  ILMB_ce <= microblaze_0_ilmb_CE;
  ILMB_readdbus(0 to 31) <= microblaze_0_ilmb_READDBUS(0 to 31);
  ILMB_ready <= microblaze_0_ilmb_READY;
  ILMB_ue <= microblaze_0_ilmb_UE;
  ILMB_wait <= microblaze_0_ilmb_WAIT;
  SYS_Rst_1 <= SYS_Rst;
  mdm_USER2_0_microblaze_LMB_1_ABUS(0 to 31) <= mdm_USER2_0_microblaze_LMB_1_in_abus(0 to 31);
  mdm_USER2_0_microblaze_LMB_1_ADDRSTROBE <= mdm_USER2_0_microblaze_LMB_1_in_addrstrobe;
  mdm_USER2_0_microblaze_LMB_1_BE(0 to 3) <= mdm_USER2_0_microblaze_LMB_1_in_be(0 to 3);
  mdm_USER2_0_microblaze_LMB_1_READSTROBE <= mdm_USER2_0_microblaze_LMB_1_in_readstrobe;
  mdm_USER2_0_microblaze_LMB_1_WRITEDBUS(0 to 31) <= mdm_USER2_0_microblaze_LMB_1_in_writedbus(0 to 31);
  mdm_USER2_0_microblaze_LMB_1_WRITESTROBE <= mdm_USER2_0_microblaze_LMB_1_in_writestrobe;
  mdm_USER2_0_microblaze_LMB_1_in_ce <= mdm_USER2_0_microblaze_LMB_1_CE;
  mdm_USER2_0_microblaze_LMB_1_in_readdbus(0 to 31) <= mdm_USER2_0_microblaze_LMB_1_READDBUS(0 to 31);
  mdm_USER2_0_microblaze_LMB_1_in_ready <= mdm_USER2_0_microblaze_LMB_1_READY;
  mdm_USER2_0_microblaze_LMB_1_in_ue <= mdm_USER2_0_microblaze_LMB_1_UE;
  mdm_USER2_0_microblaze_LMB_1_in_wait <= mdm_USER2_0_microblaze_LMB_1_WAIT;
  microblaze_0_Clk <= LMB_Clk;
  microblaze_0_dlmb_ABUS(0 to 31) <= DLMB_abus(0 to 31);
  microblaze_0_dlmb_ADDRSTROBE <= DLMB_addrstrobe;
  microblaze_0_dlmb_BE(0 to 3) <= DLMB_be(0 to 3);
  microblaze_0_dlmb_READSTROBE <= DLMB_readstrobe;
  microblaze_0_dlmb_WRITEDBUS(0 to 31) <= DLMB_writedbus(0 to 31);
  microblaze_0_dlmb_WRITESTROBE <= DLMB_writestrobe;
  microblaze_0_ilmb_ABUS(0 to 31) <= ILMB_abus(0 to 31);
  microblaze_0_ilmb_ADDRSTROBE <= ILMB_addrstrobe;
  microblaze_0_ilmb_READSTROBE <= ILMB_readstrobe;
dlmb_bram_if_cntlr: component msys_dlmb_bram_if_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => dlmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(1) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(2) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(3) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(4) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(5) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(6) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(7) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(8) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(9) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(10) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(11) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(12) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(13) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(14) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(15) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(16) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(17) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(18) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(19) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(20) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(21) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(22) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(23) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(24) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(25) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(26) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(27) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(28) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(29) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(30) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(31) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 31) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 31),
      BRAM_EN_A => dlmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => dlmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 3) => dlmb_bram_if_cntlr_BRAM_PORT_WE(0 to 3),
      LMB1_ABus(0 to 31) => mdm_USER2_0_microblaze_LMB_1_ABUS(0 to 31),
      LMB1_AddrStrobe => mdm_USER2_0_microblaze_LMB_1_ADDRSTROBE,
      LMB1_BE(0 to 3) => mdm_USER2_0_microblaze_LMB_1_BE(0 to 3),
      LMB1_ReadStrobe => mdm_USER2_0_microblaze_LMB_1_READSTROBE,
      LMB1_WriteDBus(0 to 31) => mdm_USER2_0_microblaze_LMB_1_WRITEDBUS(0 to 31),
      LMB1_WriteStrobe => mdm_USER2_0_microblaze_LMB_1_WRITESTROBE,
      LMB_ABus(0 to 31) => microblaze_0_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_dlmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadStrobe => microblaze_0_dlmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1,
      LMB_WriteDBus(0 to 31) => microblaze_0_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_dlmb_bus_WRITESTROBE,
      Sl1_CE => mdm_USER2_0_microblaze_LMB_1_CE,
      Sl1_DBus(0 to 31) => mdm_USER2_0_microblaze_LMB_1_READDBUS(0 to 31),
      Sl1_Ready => mdm_USER2_0_microblaze_LMB_1_READY,
      Sl1_UE => mdm_USER2_0_microblaze_LMB_1_UE,
      Sl1_Wait => mdm_USER2_0_microblaze_LMB_1_WAIT,
      Sl_CE => microblaze_0_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_0_dlmb_bus_READY,
      Sl_UE => microblaze_0_dlmb_bus_UE,
      Sl_Wait => microblaze_0_dlmb_bus_WAIT
    );
dlmb_v10: component msys_dlmb_v10_0
     port map (
      LMB_ABus(0 to 31) => microblaze_0_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_dlmb_bus_BE(0 to 3),
      LMB_CE => microblaze_0_dlmb_CE,
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_0_dlmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_0_dlmb_bus_READSTROBE,
      LMB_Ready => microblaze_0_dlmb_READY,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_0_dlmb_UE,
      LMB_Wait => microblaze_0_dlmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_0_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_0_dlmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_0_dlmb_ADDRSTROBE,
      M_BE(0 to 3) => microblaze_0_dlmb_BE(0 to 3),
      M_DBus(0 to 31) => microblaze_0_dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => microblaze_0_dlmb_READSTROBE,
      M_WriteStrobe => microblaze_0_dlmb_WRITESTROBE,
      SYS_Rst => SYS_Rst_1,
      Sl_CE(0) => microblaze_0_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_0_dlmb_bus_READY,
      Sl_UE(0) => microblaze_0_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_0_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: component msys_ilmb_bram_if_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 31),
      BRAM_EN_A => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0 to 3),
      LMB_ABus(0 to 31) => microblaze_0_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_ilmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadStrobe => microblaze_0_ilmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1,
      LMB_WriteDBus(0 to 31) => microblaze_0_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_ilmb_bus_WRITESTROBE,
      Sl_CE => microblaze_0_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_0_ilmb_bus_READY,
      Sl_UE => microblaze_0_ilmb_bus_UE,
      Sl_Wait => microblaze_0_ilmb_bus_WAIT
    );
ilmb_v10: component msys_ilmb_v10_0
     port map (
      LMB_ABus(0 to 31) => microblaze_0_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_ilmb_bus_BE(0 to 3),
      LMB_CE => microblaze_0_ilmb_CE,
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_0_ilmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_0_ilmb_bus_READSTROBE,
      LMB_Ready => microblaze_0_ilmb_READY,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_0_ilmb_UE,
      LMB_Wait => microblaze_0_ilmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_0_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_0_ilmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_0_ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => microblaze_0_ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1,
      Sl_CE(0) => microblaze_0_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_0_ilmb_bus_READY,
      Sl_UE(0) => microblaze_0_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_0_ilmb_bus_WAIT
    );
lmb_bram: component msys_lmb_bram_0
     port map (
      addra(31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addra(30) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addra(29) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addra(28) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addra(27) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addra(26) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addra(25) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addra(24) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addra(23) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addra(22) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addra(21) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addra(20) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addra(19) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addra(18) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addra(17) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addra(16) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addra(15) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addra(14) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addra(13) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addra(12) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addra(11) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addra(10) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addra(9) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addra(8) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addra(7) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addra(6) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addra(5) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addra(4) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addra(3) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addra(2) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addra(1) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addra(0) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      addrb(31) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addrb(30) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addrb(29) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addrb(28) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addrb(27) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addrb(26) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addrb(25) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addrb(24) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addrb(23) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addrb(22) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addrb(21) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addrb(20) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addrb(19) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addrb(18) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addrb(17) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addrb(16) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addrb(15) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addrb(14) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addrb(13) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addrb(12) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addrb(11) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addrb(10) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addrb(9) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addrb(8) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addrb(7) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addrb(6) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addrb(5) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addrb(4) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addrb(3) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addrb(2) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addrb(1) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addrb(0) => dlmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      clka => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      clkb => dlmb_bram_if_cntlr_BRAM_PORT_CLK,
      dina(31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dina(30) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dina(29) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dina(28) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dina(27) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dina(26) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dina(25) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dina(24) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dina(23) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dina(22) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dina(21) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dina(20) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dina(19) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dina(18) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dina(17) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dina(16) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dina(15) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dina(14) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dina(13) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dina(12) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dina(11) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dina(10) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dina(9) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dina(8) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dina(7) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dina(6) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dina(5) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dina(4) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dina(3) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dina(2) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dina(1) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dina(0) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      dinb(31) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dinb(30) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dinb(29) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dinb(28) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dinb(27) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dinb(26) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dinb(25) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dinb(24) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dinb(23) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dinb(22) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dinb(21) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dinb(20) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dinb(19) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dinb(18) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dinb(17) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dinb(16) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dinb(15) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dinb(14) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dinb(13) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dinb(12) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dinb(11) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dinb(10) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dinb(9) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dinb(8) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dinb(7) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dinb(6) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dinb(5) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dinb(4) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dinb(3) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dinb(2) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dinb(1) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dinb(0) => dlmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      douta(31 downto 0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31 downto 0),
      doutb(31 downto 0) => dlmb_bram_if_cntlr_BRAM_PORT_DOUT(31 downto 0),
      ena => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      enb => dlmb_bram_if_cntlr_BRAM_PORT_EN,
      rsta => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      rsta_busy => NLW_lmb_bram_rsta_busy_UNCONNECTED,
      rstb => dlmb_bram_if_cntlr_BRAM_PORT_RST,
      rstb_busy => NLW_lmb_bram_rstb_busy_UNCONNECTED,
      wea(3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0),
      wea(2) => ilmb_bram_if_cntlr_BRAM_PORT_WE(1),
      wea(1) => ilmb_bram_if_cntlr_BRAM_PORT_WE(2),
      wea(0) => ilmb_bram_if_cntlr_BRAM_PORT_WE(3),
      web(3) => dlmb_bram_if_cntlr_BRAM_PORT_WE(0),
      web(2) => dlmb_bram_if_cntlr_BRAM_PORT_WE(1),
      web(1) => dlmb_bram_if_cntlr_BRAM_PORT_WE(2),
      web(0) => dlmb_bram_if_cntlr_BRAM_PORT_WE(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1XV12NH is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_1XV12NH;

architecture STRUCTURE of s00_couplers_imp_1XV12NH is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_CUN0DU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_CUN0DU;

architecture STRUCTURE of s00_couplers_imp_CUN0DU is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_UL75GV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_UL75GV;

architecture STRUCTURE of s00_couplers_imp_UL75GV is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLOCK : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLOCK : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arburst(1 downto 0) <= s00_couplers_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s00_couplers_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(0) <= s00_couplers_to_s00_couplers_ARID(0);
  M_AXI_arlen(7 downto 0) <= s00_couplers_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= s00_couplers_to_s00_couplers_ARLOCK;
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s00_couplers_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s00_couplers_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= s00_couplers_to_s00_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awburst(1 downto 0) <= s00_couplers_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s00_couplers_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(0) <= s00_couplers_to_s00_couplers_AWID(0);
  M_AXI_awlen(7 downto 0) <= s00_couplers_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= s00_couplers_to_s00_couplers_AWLOCK;
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s00_couplers_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s00_couplers_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= s00_couplers_to_s00_couplers_AWVALID;
  M_AXI_bready <= s00_couplers_to_s00_couplers_BREADY;
  M_AXI_rready <= s00_couplers_to_s00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= s00_couplers_to_s00_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= s00_couplers_to_s00_couplers_WVALID;
  S_AXI_arready <= s00_couplers_to_s00_couplers_ARREADY;
  S_AXI_awready <= s00_couplers_to_s00_couplers_AWREADY;
  S_AXI_bid(0) <= s00_couplers_to_s00_couplers_BID(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_s00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rid(0) <= s00_couplers_to_s00_couplers_RID(0);
  S_AXI_rlast <= s00_couplers_to_s00_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_s00_couplers_RVALID;
  S_AXI_wready <= s00_couplers_to_s00_couplers_WREADY;
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_s00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_s00_couplers_ARID(0) <= S_AXI_arid(0);
  s00_couplers_to_s00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_s00_couplers_ARLOCK <= S_AXI_arlock;
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_s00_couplers_ARREADY <= M_AXI_arready;
  s00_couplers_to_s00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_s00_couplers_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_s00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_s00_couplers_AWID(0) <= S_AXI_awid(0);
  s00_couplers_to_s00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_s00_couplers_AWLOCK <= S_AXI_awlock;
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_s00_couplers_AWREADY <= M_AXI_awready;
  s00_couplers_to_s00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_s00_couplers_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_s00_couplers_BID(0) <= M_AXI_bid(0);
  s00_couplers_to_s00_couplers_BREADY <= S_AXI_bready;
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID <= M_AXI_bvalid;
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RID(0) <= M_AXI_rid(0);
  s00_couplers_to_s00_couplers_RLAST <= M_AXI_rlast;
  s00_couplers_to_s00_couplers_RREADY <= S_AXI_rready;
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID <= M_AXI_rvalid;
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WLAST <= S_AXI_wlast;
  s00_couplers_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s01_couplers_imp_1DROUDG is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s01_couplers_imp_1DROUDG;

architecture STRUCTURE of s01_couplers_imp_1DROUDG is
  component msys_auto_pc_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component msys_auto_pc_1;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s01_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s01_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s01_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s01_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s01_couplers_WVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal s01_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal s01_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_s01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_s01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_s01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_s01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_s01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_s01_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_s01_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_s01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_s01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_s01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_s01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s01_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= s01_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= s01_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= s01_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= s01_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= s01_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= s01_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= s01_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= s01_couplers_to_auto_pc_WREADY;
  auto_pc_to_s01_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_s01_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_s01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_s01_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_s01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_s01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_s01_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_s01_couplers_WREADY <= M_AXI_wready;
  s01_couplers_to_auto_pc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s01_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s01_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s01_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s01_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  s01_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s01_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s01_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s01_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  s01_couplers_to_auto_pc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s01_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s01_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s01_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s01_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  s01_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s01_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s01_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s01_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  s01_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  s01_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  s01_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s01_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  s01_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s01_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component msys_auto_pc_1
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_s01_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_s01_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_s01_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_s01_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_s01_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_s01_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_s01_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_s01_couplers_AWVALID,
      m_axi_bready => auto_pc_to_s01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_s01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_s01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_s01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_s01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_s01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_s01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_s01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_s01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_s01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_s01_couplers_WVALID,
      s_axi_araddr(31 downto 0) => s01_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => s01_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s01_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => s01_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => s01_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s01_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s01_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => s01_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => s01_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => s01_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => s01_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => s01_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s01_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => s01_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => s01_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s01_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s01_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => s01_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => s01_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => s01_couplers_to_auto_pc_AWVALID,
      s_axi_bready => s01_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => s01_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => s01_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => s01_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => s01_couplers_to_auto_pc_RLAST,
      s_axi_rready => s01_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => s01_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => s01_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => s01_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => s01_couplers_to_auto_pc_WLAST,
      s_axi_wready => s01_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => s01_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => s01_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s01_couplers_imp_1VH6PSP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s01_couplers_imp_1VH6PSP;

architecture STRUCTURE of s01_couplers_imp_1VH6PSP is
  signal s01_couplers_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_s01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_s01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_s01_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_s01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_s01_couplers_ARLOCK : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_s01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_s01_couplers_ARREADY : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_s01_couplers_ARVALID : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_s01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_s01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_s01_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_s01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_s01_couplers_AWLOCK : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_s01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_s01_couplers_AWREADY : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_s01_couplers_AWVALID : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_s01_couplers_BREADY : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_s01_couplers_BVALID : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_s01_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_s01_couplers_RLAST : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_RREADY : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_s01_couplers_RVALID : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_s01_couplers_WLAST : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_WREADY : STD_LOGIC;
  signal s01_couplers_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_s01_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= s01_couplers_to_s01_couplers_ARADDR(31 downto 0);
  M_AXI_arburst(1 downto 0) <= s01_couplers_to_s01_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s01_couplers_to_s01_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(0) <= s01_couplers_to_s01_couplers_ARID(0);
  M_AXI_arlen(7 downto 0) <= s01_couplers_to_s01_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= s01_couplers_to_s01_couplers_ARLOCK;
  M_AXI_arprot(2 downto 0) <= s01_couplers_to_s01_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s01_couplers_to_s01_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s01_couplers_to_s01_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= s01_couplers_to_s01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= s01_couplers_to_s01_couplers_AWADDR(31 downto 0);
  M_AXI_awburst(1 downto 0) <= s01_couplers_to_s01_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s01_couplers_to_s01_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(0) <= s01_couplers_to_s01_couplers_AWID(0);
  M_AXI_awlen(7 downto 0) <= s01_couplers_to_s01_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= s01_couplers_to_s01_couplers_AWLOCK;
  M_AXI_awprot(2 downto 0) <= s01_couplers_to_s01_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s01_couplers_to_s01_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s01_couplers_to_s01_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= s01_couplers_to_s01_couplers_AWVALID;
  M_AXI_bready <= s01_couplers_to_s01_couplers_BREADY;
  M_AXI_rready <= s01_couplers_to_s01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= s01_couplers_to_s01_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= s01_couplers_to_s01_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= s01_couplers_to_s01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= s01_couplers_to_s01_couplers_WVALID;
  S_AXI_arready <= s01_couplers_to_s01_couplers_ARREADY;
  S_AXI_awready <= s01_couplers_to_s01_couplers_AWREADY;
  S_AXI_bid(0) <= s01_couplers_to_s01_couplers_BID(0);
  S_AXI_bresp(1 downto 0) <= s01_couplers_to_s01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= s01_couplers_to_s01_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= s01_couplers_to_s01_couplers_RDATA(31 downto 0);
  S_AXI_rid(0) <= s01_couplers_to_s01_couplers_RID(0);
  S_AXI_rlast <= s01_couplers_to_s01_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= s01_couplers_to_s01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= s01_couplers_to_s01_couplers_RVALID;
  S_AXI_wready <= s01_couplers_to_s01_couplers_WREADY;
  s01_couplers_to_s01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s01_couplers_to_s01_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s01_couplers_to_s01_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s01_couplers_to_s01_couplers_ARID(0) <= S_AXI_arid(0);
  s01_couplers_to_s01_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s01_couplers_to_s01_couplers_ARLOCK <= S_AXI_arlock;
  s01_couplers_to_s01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s01_couplers_to_s01_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s01_couplers_to_s01_couplers_ARREADY <= M_AXI_arready;
  s01_couplers_to_s01_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s01_couplers_to_s01_couplers_ARVALID <= S_AXI_arvalid;
  s01_couplers_to_s01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s01_couplers_to_s01_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s01_couplers_to_s01_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s01_couplers_to_s01_couplers_AWID(0) <= S_AXI_awid(0);
  s01_couplers_to_s01_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s01_couplers_to_s01_couplers_AWLOCK <= S_AXI_awlock;
  s01_couplers_to_s01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s01_couplers_to_s01_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s01_couplers_to_s01_couplers_AWREADY <= M_AXI_awready;
  s01_couplers_to_s01_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s01_couplers_to_s01_couplers_AWVALID <= S_AXI_awvalid;
  s01_couplers_to_s01_couplers_BID(0) <= M_AXI_bid(0);
  s01_couplers_to_s01_couplers_BREADY <= S_AXI_bready;
  s01_couplers_to_s01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s01_couplers_to_s01_couplers_BVALID <= M_AXI_bvalid;
  s01_couplers_to_s01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s01_couplers_to_s01_couplers_RID(0) <= M_AXI_rid(0);
  s01_couplers_to_s01_couplers_RLAST <= M_AXI_rlast;
  s01_couplers_to_s01_couplers_RREADY <= S_AXI_rready;
  s01_couplers_to_s01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s01_couplers_to_s01_couplers_RVALID <= M_AXI_rvalid;
  s01_couplers_to_s01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s01_couplers_to_s01_couplers_WLAST <= S_AXI_wlast;
  s01_couplers_to_s01_couplers_WREADY <= M_AXI_wready;
  s01_couplers_to_s01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s01_couplers_to_s01_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s02_couplers_imp_1LI39Y7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s02_couplers_imp_1LI39Y7;

architecture STRUCTURE of s02_couplers_imp_1LI39Y7 is
  signal s02_couplers_to_s02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s02_couplers_to_s02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_s02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s02_couplers_to_s02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_s02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s02_couplers_to_s02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s02_couplers_to_s02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s02_couplers_to_s02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s02_couplers_to_s02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_s02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_couplers_to_s02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s02_couplers_to_s02_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s02_couplers_to_s02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s02_couplers_to_s02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s02_couplers_to_s02_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s02_couplers_to_s02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s02_couplers_to_s02_couplers_AWVALID(0);
  M_AXI_bready(0) <= s02_couplers_to_s02_couplers_BREADY(0);
  M_AXI_rready(0) <= s02_couplers_to_s02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s02_couplers_to_s02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s02_couplers_to_s02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s02_couplers_to_s02_couplers_WVALID(0);
  S_AXI_arready(0) <= s02_couplers_to_s02_couplers_ARREADY(0);
  S_AXI_awready(0) <= s02_couplers_to_s02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s02_couplers_to_s02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s02_couplers_to_s02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s02_couplers_to_s02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s02_couplers_to_s02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s02_couplers_to_s02_couplers_RVALID(0);
  S_AXI_wready(0) <= s02_couplers_to_s02_couplers_WREADY(0);
  s02_couplers_to_s02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s02_couplers_to_s02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s02_couplers_to_s02_couplers_ARREADY(0) <= M_AXI_arready(0);
  s02_couplers_to_s02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s02_couplers_to_s02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s02_couplers_to_s02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s02_couplers_to_s02_couplers_AWREADY(0) <= M_AXI_awready(0);
  s02_couplers_to_s02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s02_couplers_to_s02_couplers_BREADY(0) <= S_AXI_bready(0);
  s02_couplers_to_s02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s02_couplers_to_s02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s02_couplers_to_s02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s02_couplers_to_s02_couplers_RREADY(0) <= S_AXI_rready(0);
  s02_couplers_to_s02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s02_couplers_to_s02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s02_couplers_to_s02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s02_couplers_to_s02_couplers_WREADY(0) <= M_AXI_wready(0);
  s02_couplers_to_s02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s02_couplers_to_s02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ETH0_imp_1S8N2C8 is
  port (
    CLK1B_50MHz_phy_clk_in : in STD_LOGIC;
    ETH0_DA_G_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_DA_Y_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_LINK_LED_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_MDIO_MDC_mdc : out STD_LOGIC;
    ETH0_MDIO_MDC_mdio_i : in STD_LOGIC;
    ETH0_MDIO_MDC_mdio_o : out STD_LOGIC;
    ETH0_MDIO_MDC_mdio_t : out STD_LOGIC;
    ETH0_MIIstatus_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ETH0_status_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RMII_PHY_M_0_crs_dv : in STD_LOGIC;
    RMII_PHY_M_0_rxd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RMII_PHY_M_0_tx_en : out STD_LOGIC;
    RMII_PHY_M_0_txd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    cfgmclk_pll_50MHz_in : in STD_LOGIC;
    dcm_locked_in : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    ip2intc_irpt_out : out STD_LOGIC;
    m_mii_tx_en_out : out STD_LOGIC;
    m_mii_tx_er_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_mii_txd1_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_mii_txd_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mb_debug_sys_rst_in : in STD_LOGIC;
    phy_rst_n_out : out STD_LOGIC;
    s_axi_aclk_in : in STD_LOGIC;
    s_axi_aresetn_in : in STD_LOGIC;
    s_mii_col_out : out STD_LOGIC;
    s_mii_crs_out : out STD_LOGIC;
    s_mii_rx_clk_out : out STD_LOGIC;
    s_mii_rx_dv_out : out STD_LOGIC;
    s_mii_rx_er_out : out STD_LOGIC;
    s_mii_rxd1_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_mii_rxd_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_mii_tx_clk_out : out STD_LOGIC
  );
end ETH0_imp_1S8N2C8;

architecture STRUCTURE of ETH0_imp_1S8N2C8 is
  component msys_mii_to_rmii_0_0 is
  port (
    rst_n : in STD_LOGIC;
    ref_clk : in STD_LOGIC;
    mac2rmii_tx_en : in STD_LOGIC;
    mac2rmii_txd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mac2rmii_tx_er : in STD_LOGIC;
    rmii2mac_tx_clk : out STD_LOGIC;
    rmii2mac_rx_clk : out STD_LOGIC;
    rmii2mac_col : out STD_LOGIC;
    rmii2mac_crs : out STD_LOGIC;
    rmii2mac_rx_dv : out STD_LOGIC;
    rmii2mac_rx_er : out STD_LOGIC;
    rmii2mac_rxd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy2rmii_crs_dv : in STD_LOGIC;
    phy2rmii_rx_er : in STD_LOGIC;
    phy2rmii_rxd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rmii2phy_txd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rmii2phy_tx_en : out STD_LOGIC
  );
  end component msys_mii_to_rmii_0_0;
  component msys_proc_sys_reset_eth_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_proc_sys_reset_eth_0;
  component msys_util_vector_logic_0_5 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_vector_logic_0_5;
  component msys_c_shift_ram_0_5 is
  port (
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component msys_c_shift_ram_0_5;
  component msys_xlconcat_1_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component msys_xlconcat_1_1;
  component msys_c_shift_ram_0_6 is
  port (
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component msys_c_shift_ram_0_6;
  component msys_c_shift_ram_0_7 is
  port (
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component msys_c_shift_ram_0_7;
  component msys_xlconcat_0_11 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component msys_xlconcat_0_11;
  component msys_c_shift_ram_0_8 is
  port (
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component msys_c_shift_ram_0_8;
  component msys_axi_ethernetlite_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    phy_tx_clk : in STD_LOGIC;
    phy_rx_clk : in STD_LOGIC;
    phy_crs : in STD_LOGIC;
    phy_dv : in STD_LOGIC;
    phy_rx_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_col : in STD_LOGIC;
    phy_rx_er : in STD_LOGIC;
    phy_rst_n : out STD_LOGIC;
    phy_tx_en : out STD_LOGIC;
    phy_tx_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_mdio_i : in STD_LOGIC;
    phy_mdio_o : out STD_LOGIC;
    phy_mdio_t : out STD_LOGIC;
    phy_mdc : out STD_LOGIC
  );
  end component msys_axi_ethernetlite_0_1;
  component msys_xlconstant_0_26 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_26;
  signal CLK1B_50MHz_phy_clk_0 : STD_LOGIC;
  signal Conn2_CRS_DV : STD_LOGIC;
  signal Conn2_RXD : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_TXD : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_TX_EN : STD_LOGIC;
  signal ETH0_LEDs_ETH0_DA_G : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_LEDs_ETH0_DA_Y : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_LEDs_xlconcat_0_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_LEDstatus_CDC_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_LINK_LED_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_LINK_LED_inv_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_MIIstatus_CDC_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ETH0_MIIstatus_xlconcat_0_dout : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ETH0_axi_ethernetlite_0_MDIO_MDC : STD_LOGIC;
  signal ETH0_axi_ethernetlite_0_MDIO_MDIO_I : STD_LOGIC;
  signal ETH0_axi_ethernetlite_0_MDIO_MDIO_O : STD_LOGIC;
  signal ETH0_axi_ethernetlite_0_MDIO_MDIO_T : STD_LOGIC;
  signal ETH0_axi_ethernetlite_0_ip2intc_irpt : STD_LOGIC;
  signal ETH0_axi_ethernetlite_0_phy_rst_n : STD_LOGIC;
  signal ETH0_mii_y_adapater_0_m_mii_tx_er : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_mii_y_adapater_0_m_mii_txd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_mii_y_adapater_0_s_mii_col : STD_LOGIC;
  signal ETH0_mii_y_adapater_0_s_mii_crs : STD_LOGIC;
  signal ETH0_mii_y_adapater_0_s_mii_rx_er : STD_LOGIC;
  signal ETH0_mii_y_adapater_0_s_mii_rxd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_rxd_CDC_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_txd_CDC_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal S_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S_AXI_1_ARREADY : STD_LOGIC;
  signal S_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S_AXI_1_ARVALID : STD_LOGIC;
  signal S_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal S_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S_AXI_1_AWREADY : STD_LOGIC;
  signal S_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S_AXI_1_AWVALID : STD_LOGIC;
  signal S_AXI_1_BREADY : STD_LOGIC;
  signal S_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_1_BVALID : STD_LOGIC;
  signal S_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_1_RLAST : STD_LOGIC;
  signal S_AXI_1_RREADY : STD_LOGIC;
  signal S_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_1_RVALID : STD_LOGIC;
  signal S_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_1_WLAST : STD_LOGIC;
  signal S_AXI_1_WREADY : STD_LOGIC;
  signal S_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_1_WVALID : STD_LOGIC;
  signal axi_ethernetlite_0_phy_tx_en : STD_LOGIC;
  signal cfgmclk_pll_50MHz : STD_LOGIC;
  signal dcm_locked_1 : STD_LOGIC;
  signal ext_reset_in_0 : STD_LOGIC;
  signal mb_debug_sys_rst_1 : STD_LOGIC;
  signal mii_y_adapater_0_s_mii_rx_clk : STD_LOGIC;
  signal mii_y_adapater_0_s_mii_rx_dv : STD_LOGIC;
  signal mii_y_adapater_0_s_mii_tx_clk : STD_LOGIC;
  signal rst_n_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_aclk_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal NLW_ETH0_LEDs_proc_sys_reset_0_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_ETH0_LEDs_proc_sys_reset_0_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ETH0_LEDs_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ETH0_LEDs_proc_sys_reset_0_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  CLK1B_50MHz_phy_clk_0 <= CLK1B_50MHz_phy_clk_in;
  Conn2_CRS_DV <= RMII_PHY_M_0_crs_dv;
  Conn2_RXD(1 downto 0) <= RMII_PHY_M_0_rxd(1 downto 0);
  ETH0_DA_G_out(0) <= ETH0_LEDs_ETH0_DA_G(0);
  ETH0_DA_Y_out(0) <= ETH0_LEDs_ETH0_DA_Y(0);
  ETH0_LINK_LED_0(0) <= ETH0_LINK_LED_in(0);
  ETH0_MDIO_MDC_mdc <= ETH0_axi_ethernetlite_0_MDIO_MDC;
  ETH0_MDIO_MDC_mdio_o <= ETH0_axi_ethernetlite_0_MDIO_MDIO_O;
  ETH0_MDIO_MDC_mdio_t <= ETH0_axi_ethernetlite_0_MDIO_MDIO_T;
  ETH0_MIIstatus_out(4 downto 0) <= ETH0_MIIstatus_CDC_c_shift_ram_0_Q(4 downto 0);
  ETH0_axi_ethernetlite_0_MDIO_MDIO_I <= ETH0_MDIO_MDC_mdio_i;
  ETH0_status_out(3 downto 0) <= ETH0_LEDstatus_CDC_c_shift_ram_0_Q(3 downto 0);
  RMII_PHY_M_0_tx_en <= Conn2_TX_EN;
  RMII_PHY_M_0_txd(1 downto 0) <= Conn2_TXD(1 downto 0);
  S_AXI_1_ARADDR(12 downto 0) <= S_AXI_araddr(12 downto 0);
  S_AXI_1_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  S_AXI_1_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  S_AXI_1_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  S_AXI_1_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  S_AXI_1_ARVALID <= S_AXI_arvalid;
  S_AXI_1_AWADDR(12 downto 0) <= S_AXI_awaddr(12 downto 0);
  S_AXI_1_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  S_AXI_1_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  S_AXI_1_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  S_AXI_1_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  S_AXI_1_AWVALID <= S_AXI_awvalid;
  S_AXI_1_BREADY <= S_AXI_bready;
  S_AXI_1_RREADY <= S_AXI_rready;
  S_AXI_1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  S_AXI_1_WLAST <= S_AXI_wlast;
  S_AXI_1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  S_AXI_1_WVALID <= S_AXI_wvalid;
  S_AXI_arready <= S_AXI_1_ARREADY;
  S_AXI_awready <= S_AXI_1_AWREADY;
  S_AXI_bresp(1 downto 0) <= S_AXI_1_BRESP(1 downto 0);
  S_AXI_bvalid <= S_AXI_1_BVALID;
  S_AXI_rdata(31 downto 0) <= S_AXI_1_RDATA(31 downto 0);
  S_AXI_rlast <= S_AXI_1_RLAST;
  S_AXI_rresp(1 downto 0) <= S_AXI_1_RRESP(1 downto 0);
  S_AXI_rvalid <= S_AXI_1_RVALID;
  S_AXI_wready <= S_AXI_1_WREADY;
  cfgmclk_pll_50MHz <= cfgmclk_pll_50MHz_in;
  dcm_locked_1 <= dcm_locked_in;
  ext_reset_in_0 <= ext_reset_in;
  ip2intc_irpt_out <= ETH0_axi_ethernetlite_0_ip2intc_irpt;
  m_mii_tx_en_out <= axi_ethernetlite_0_phy_tx_en;
  m_mii_tx_er_out(0) <= ETH0_mii_y_adapater_0_m_mii_tx_er(0);
  m_mii_txd1_out(3 downto 0) <= ETH0_mii_y_adapater_0_m_mii_txd(3 downto 0);
  m_mii_txd_out(3 downto 0) <= ETH0_txd_CDC_c_shift_ram_0_Q(3 downto 0);
  mb_debug_sys_rst_1 <= mb_debug_sys_rst_in;
  phy_rst_n_out <= ETH0_axi_ethernetlite_0_phy_rst_n;
  s_axi_aclk_1 <= s_axi_aclk_in;
  s_axi_aresetn_1 <= s_axi_aresetn_in;
  s_mii_col_out <= ETH0_mii_y_adapater_0_s_mii_col;
  s_mii_crs_out <= ETH0_mii_y_adapater_0_s_mii_crs;
  s_mii_rx_clk_out <= mii_y_adapater_0_s_mii_rx_clk;
  s_mii_rx_dv_out <= mii_y_adapater_0_s_mii_rx_dv;
  s_mii_rx_er_out <= ETH0_mii_y_adapater_0_s_mii_rx_er;
  s_mii_rxd1_out(3 downto 0) <= ETH0_mii_y_adapater_0_s_mii_rxd(3 downto 0);
  s_mii_rxd_out(3 downto 0) <= ETH0_rxd_CDC_c_shift_ram_0_Q(3 downto 0);
  s_mii_tx_clk_out <= mii_y_adapater_0_s_mii_tx_clk;
ETH0_LEDs: entity work.ETH0_LEDs_imp_437WON
     port map (
      ETH0_DA_G(0) => ETH0_LEDs_ETH0_DA_G(0),
      ETH0_DA_Y(0) => ETH0_LEDs_ETH0_DA_Y(0),
      ETH0_LINK_LED_inv(0) => ETH0_LINK_LED_inv_0(0),
      m_mii_tx_en(0) => axi_ethernetlite_0_phy_tx_en,
      s_axi_aclk => s_axi_aclk_1,
      s_mii_crs(0) => ETH0_mii_y_adapater_0_s_mii_crs
    );
ETH0_LEDs_proc_sys_reset_0: component msys_proc_sys_reset_eth_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_ETH0_LEDs_proc_sys_reset_0_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => dcm_locked_1,
      ext_reset_in => ext_reset_in_0,
      interconnect_aresetn(0) => NLW_ETH0_LEDs_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => mb_debug_sys_rst_1,
      mb_reset => NLW_ETH0_LEDs_proc_sys_reset_0_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_n_0(0),
      peripheral_reset(0) => NLW_ETH0_LEDs_proc_sys_reset_0_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => CLK1B_50MHz_phy_clk_0
    );
ETH0_LEDs_xlconcat_0: component msys_xlconcat_1_1
     port map (
      In0(0) => ETH0_LINK_LED_inv_0(0),
      In1(0) => mii_y_adapater_0_s_mii_rx_dv,
      In2(0) => axi_ethernetlite_0_phy_tx_en,
      In3(0) => ETH0_axi_ethernetlite_0_phy_rst_n,
      dout(3 downto 0) => ETH0_LEDs_xlconcat_0_dout(3 downto 0)
    );
ETH0_LEDstatus_CDC_c_shift_ram_0: component msys_c_shift_ram_0_5
     port map (
      CLK => cfgmclk_pll_50MHz,
      D(3 downto 0) => ETH0_LEDs_xlconcat_0_dout(3 downto 0),
      Q(3 downto 0) => ETH0_LEDstatus_CDC_c_shift_ram_0_Q(3 downto 0)
    );
ETH0_MIIstatus_CDC_c_shift_ram_0: component msys_c_shift_ram_0_8
     port map (
      CLK => cfgmclk_pll_50MHz,
      D(4 downto 0) => ETH0_MIIstatus_xlconcat_0_dout(4 downto 0),
      Q(4 downto 0) => ETH0_MIIstatus_CDC_c_shift_ram_0_Q(4 downto 0)
    );
ETH0_MIIstatus_xlconcat_0: component msys_xlconcat_0_11
     port map (
      In0(0) => mii_y_adapater_0_s_mii_rx_dv,
      In1(0) => ETH0_mii_y_adapater_0_s_mii_crs,
      In2(0) => ETH0_mii_y_adapater_0_s_mii_col,
      In3(0) => ETH0_mii_y_adapater_0_s_mii_rx_er,
      In4(0) => ETH0_mii_y_adapater_0_m_mii_tx_er(0),
      dout(4 downto 0) => ETH0_MIIstatus_xlconcat_0_dout(4 downto 0)
    );
ETH0_axi_ethernetlite_0: component msys_axi_ethernetlite_0_1
     port map (
      ip2intc_irpt => ETH0_axi_ethernetlite_0_ip2intc_irpt,
      phy_col => ETH0_mii_y_adapater_0_s_mii_col,
      phy_crs => ETH0_mii_y_adapater_0_s_mii_crs,
      phy_dv => mii_y_adapater_0_s_mii_rx_dv,
      phy_mdc => ETH0_axi_ethernetlite_0_MDIO_MDC,
      phy_mdio_i => ETH0_axi_ethernetlite_0_MDIO_MDIO_I,
      phy_mdio_o => ETH0_axi_ethernetlite_0_MDIO_MDIO_O,
      phy_mdio_t => ETH0_axi_ethernetlite_0_MDIO_MDIO_T,
      phy_rst_n => ETH0_axi_ethernetlite_0_phy_rst_n,
      phy_rx_clk => mii_y_adapater_0_s_mii_rx_clk,
      phy_rx_data(3 downto 0) => ETH0_mii_y_adapater_0_s_mii_rxd(3 downto 0),
      phy_rx_er => ETH0_mii_y_adapater_0_s_mii_rx_er,
      phy_tx_clk => mii_y_adapater_0_s_mii_tx_clk,
      phy_tx_data(3 downto 0) => ETH0_mii_y_adapater_0_m_mii_txd(3 downto 0),
      phy_tx_en => axi_ethernetlite_0_phy_tx_en,
      s_axi_aclk => s_axi_aclk_1,
      s_axi_araddr(12 downto 0) => S_AXI_1_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => S_AXI_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => S_AXI_1_ARCACHE(3 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arlen(7 downto 0) => S_AXI_1_ARLEN(7 downto 0),
      s_axi_arready => S_AXI_1_ARREADY,
      s_axi_arsize(2 downto 0) => S_AXI_1_ARSIZE(2 downto 0),
      s_axi_arvalid => S_AXI_1_ARVALID,
      s_axi_awaddr(12 downto 0) => S_AXI_1_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => S_AXI_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => S_AXI_1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => S_AXI_1_AWLEN(7 downto 0),
      s_axi_awready => S_AXI_1_AWREADY,
      s_axi_awsize(2 downto 0) => S_AXI_1_AWSIZE(2 downto 0),
      s_axi_awvalid => S_AXI_1_AWVALID,
      s_axi_bready => S_AXI_1_BREADY,
      s_axi_bresp(1 downto 0) => S_AXI_1_BRESP(1 downto 0),
      s_axi_bvalid => S_AXI_1_BVALID,
      s_axi_rdata(31 downto 0) => S_AXI_1_RDATA(31 downto 0),
      s_axi_rlast => S_AXI_1_RLAST,
      s_axi_rready => S_AXI_1_RREADY,
      s_axi_rresp(1 downto 0) => S_AXI_1_RRESP(1 downto 0),
      s_axi_rvalid => S_AXI_1_RVALID,
      s_axi_wdata(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      s_axi_wlast => S_AXI_1_WLAST,
      s_axi_wready => S_AXI_1_WREADY,
      s_axi_wstrb(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      s_axi_wvalid => S_AXI_1_WVALID
    );
ETH0_mii_to_rmii_0: component msys_mii_to_rmii_0_0
     port map (
      mac2rmii_tx_en => axi_ethernetlite_0_phy_tx_en,
      mac2rmii_tx_er => ETH0_mii_y_adapater_0_m_mii_tx_er(0),
      mac2rmii_txd(3 downto 0) => ETH0_mii_y_adapater_0_m_mii_txd(3 downto 0),
      phy2rmii_crs_dv => Conn2_CRS_DV,
      phy2rmii_rx_er => '0',
      phy2rmii_rxd(1 downto 0) => Conn2_RXD(1 downto 0),
      ref_clk => CLK1B_50MHz_phy_clk_0,
      rmii2mac_col => ETH0_mii_y_adapater_0_s_mii_col,
      rmii2mac_crs => ETH0_mii_y_adapater_0_s_mii_crs,
      rmii2mac_rx_clk => mii_y_adapater_0_s_mii_rx_clk,
      rmii2mac_rx_dv => mii_y_adapater_0_s_mii_rx_dv,
      rmii2mac_rx_er => ETH0_mii_y_adapater_0_s_mii_rx_er,
      rmii2mac_rxd(3 downto 0) => ETH0_mii_y_adapater_0_s_mii_rxd(3 downto 0),
      rmii2mac_tx_clk => mii_y_adapater_0_s_mii_tx_clk,
      rmii2phy_tx_en => Conn2_TX_EN,
      rmii2phy_txd(1 downto 0) => Conn2_TXD(1 downto 0),
      rst_n => rst_n_0(0)
    );
ETH0_rxd_CDC_c_shift_ram_0: component msys_c_shift_ram_0_7
     port map (
      CLK => cfgmclk_pll_50MHz,
      D(3 downto 0) => ETH0_mii_y_adapater_0_s_mii_rxd(3 downto 0),
      Q(3 downto 0) => ETH0_rxd_CDC_c_shift_ram_0_Q(3 downto 0)
    );
ETH0_txd_CDC_c_shift_ram_0: component msys_c_shift_ram_0_6
     port map (
      CLK => cfgmclk_pll_50MHz,
      D(3 downto 0) => ETH0_mii_y_adapater_0_m_mii_txd(3 downto 0),
      Q(3 downto 0) => ETH0_txd_CDC_c_shift_ram_0_Q(3 downto 0)
    );
ETH0_util_vector_logic_0: component msys_util_vector_logic_0_5
     port map (
      Op1(0) => ETH0_LINK_LED_0(0),
      Res(0) => ETH0_LINK_LED_inv_0(0)
    );
ETH0_xlconstant_val0_len1: component msys_xlconstant_0_26
     port map (
      dout(0) => ETH0_mii_y_adapater_0_m_mii_tx_er(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_LVDS_imp_1YILY8K is
  port (
    TRX_config_LVDS_tx_blank_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_io_reset_i : in STD_LOGIC;
    TRX_rx09_fifo_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_rx09_fifo_valid_o : out STD_LOGIC;
    TRX_rx24_fifo_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_rx24_fifo_valid_o : out STD_LOGIC;
    TRX_rx_clk_64MHz_clk_n : in STD_LOGIC;
    TRX_rx_clk_64MHz_clk_p : in STD_LOGIC;
    TRX_rx_clkdiv_16MHz_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_rx_data_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_rx_data_p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz : in STD_LOGIC;
    TRX_tx_clk_clk_n : out STD_LOGIC;
    TRX_tx_clk_clk_p : out STD_LOGIC;
    TRX_tx_data_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_tx_data_p : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_tx_im_out : in STD_LOGIC_VECTOR ( 20 downto 8 );
    TRX_tx_re_out : in STD_LOGIC_VECTOR ( 20 downto 8 );
    clk_rst_i : in STD_LOGIC;
    dds_tx09_ptt_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ref_clock_i : in STD_LOGIC;
    reset_CD100_i : in STD_LOGIC;
    rx09_rd_data_count_CD100_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
end TRX_LVDS_imp_1YILY8K;

architecture STRUCTURE of TRX_LVDS_imp_1YILY8K is
  component msys_TRX_rx09_fifo_generator_0_0 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component msys_TRX_rx09_fifo_generator_0_0;
  component msys_fifo_generator_0_0 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component msys_fifo_generator_0_0;
  component msys_TRX_rx09_fifo_generator_0_1 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component msys_TRX_rx09_fifo_generator_0_1;
  component msys_selectio_wiz_0_1 is
  port (
    data_in_from_pins_p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_in_from_pins_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out_to_pins_p : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out_to_pins_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_in_p : in STD_LOGIC;
    clk_in_n : in STD_LOGIC;
    data_out_from_device : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_reset : in STD_LOGIC;
    io_reset : in STD_LOGIC;
    ref_clock : in STD_LOGIC;
    delay_locked : out STD_LOGIC;
    clk_to_pins_p : out STD_LOGIC;
    clk_to_pins_n : out STD_LOGIC;
    bitslip : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_div_out : out STD_LOGIC;
    data_in_to_device : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_selectio_wiz_0_1;
  component msys_xlconstant_0b00_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0b00_1;
  component msys_util_ds_buf_0_3 is
  port (
    BUFG_I : in STD_LOGIC_VECTOR ( 0 to 0 );
    BUFG_O : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_ds_buf_0_3;
  signal Conn4_CLK_N : STD_LOGIC;
  signal Conn4_CLK_P : STD_LOGIC;
  signal TRX_LVDS_selectio_wiz_0_clk_div_out : STD_LOGIC;
  signal TRX_config_LVDS_tx_blank_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_io_reset : STD_LOGIC;
  signal TRX_proc_sys_reset_0_peripheral_reset : STD_LOGIC;
  signal TRX_rx09_concat_CD016 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_rx09_fifo_generator_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx09_fifo_generator_0_rd_data_count : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal TRX_rx09_fifo_generator_0_valid : STD_LOGIC;
  signal TRX_rx24_concat_CD016 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_rx24_fifo_generator_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx24_fifo_generator_0_valid : STD_LOGIC;
  signal TRX_rx_clkdiv_16MHz : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_data_n_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_data_p_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_lvds_16bits_CD016 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_rx_selectio_wiz_0_data_out_to_pins_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_selectio_wiz_0_data_out_to_pins_p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_tx09_fifo_din_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_tx09_fifo_dout_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_tx_data_out_from_device_in_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_tx_im_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal TRX_tx_re_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal c_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dds_tx09_ptt_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ref_clock_200MHz : STD_LOGIC;
  signal rst_mig_7series_0_100M_peripheral_reset : STD_LOGIC;
  signal rx_clk_CD064_CLK_N : STD_LOGIC;
  signal rx_clk_CD064_CLK_P : STD_LOGIC;
  signal s_axi_aclk_100MHz : STD_LOGIC;
  signal NLW_TRX_LVDS_selectio_wiz_0_delay_locked_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx09_fifo_generator_0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx09_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx09_fifo_generator_0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx09_fifo_generator_0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx09_fifo_generator_0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_TRX_rx24_fifo_generator_0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx24_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx24_fifo_generator_0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_rx24_fifo_generator_0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx09_fifo_generator_0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx09_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx09_fifo_generator_0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx09_fifo_generator_0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx09_fifo_generator_0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx09_fifo_generator_0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_TRX_tx09_fifo_generator_0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  TRX_config_LVDS_tx_blank_0(0) <= TRX_config_LVDS_tx_blank_in(0);
  TRX_io_reset <= TRX_io_reset_i;
  TRX_proc_sys_reset_0_peripheral_reset <= clk_rst_i;
  TRX_rx09_fifo_o(31 downto 0) <= TRX_rx09_fifo_generator_0_dout(31 downto 0);
  TRX_rx09_fifo_valid_o <= TRX_rx09_fifo_generator_0_valid;
  TRX_rx24_fifo_o(31 downto 0) <= TRX_rx24_fifo_generator_0_dout(31 downto 0);
  TRX_rx24_fifo_valid_o <= TRX_rx24_fifo_generator_0_valid;
  TRX_rx_clkdiv_16MHz_o(0) <= TRX_rx_clkdiv_16MHz(0);
  TRX_rx_data_n_1(1 downto 0) <= TRX_rx_data_n(1 downto 0);
  TRX_rx_data_p_1(1 downto 0) <= TRX_rx_data_p(1 downto 0);
  TRX_tx_clk_clk_n <= Conn4_CLK_N;
  TRX_tx_clk_clk_p <= Conn4_CLK_P;
  TRX_tx_data_n(1 downto 0) <= TRX_rx_selectio_wiz_0_data_out_to_pins_n(1 downto 0);
  TRX_tx_data_p(1 downto 0) <= TRX_rx_selectio_wiz_0_data_out_to_pins_p(1 downto 0);
  TRX_tx_im_out_0(20 downto 8) <= TRX_tx_im_out(20 downto 8);
  TRX_tx_re_out_0(20 downto 8) <= TRX_tx_re_out(20 downto 8);
  dds_tx09_ptt_0(0) <= dds_tx09_ptt_in(0);
  ref_clock_200MHz <= ref_clock_i;
  rst_mig_7series_0_100M_peripheral_reset <= reset_CD100_i;
  rx09_rd_data_count_CD100_o(8 downto 0) <= TRX_rx09_fifo_generator_0_rd_data_count(8 downto 0);
  rx_clk_CD064_CLK_N <= TRX_rx_clk_64MHz_clk_n;
  rx_clk_CD064_CLK_P <= TRX_rx_clk_64MHz_clk_p;
  s_axi_aclk_100MHz <= s_axi_aclk;
TRX_LVDS_selectio_wiz_0: component msys_selectio_wiz_0_1
     port map (
      bitslip(1 downto 0) => B"00",
      clk_div_out => TRX_LVDS_selectio_wiz_0_clk_div_out,
      clk_in_n => rx_clk_CD064_CLK_N,
      clk_in_p => rx_clk_CD064_CLK_P,
      clk_reset => rst_mig_7series_0_100M_peripheral_reset,
      clk_to_pins_n => Conn4_CLK_N,
      clk_to_pins_p => Conn4_CLK_P,
      data_in_from_pins_n(1 downto 0) => TRX_rx_data_n_1(1 downto 0),
      data_in_from_pins_p(1 downto 0) => TRX_rx_data_p_1(1 downto 0),
      data_in_to_device(15 downto 0) => TRX_rx_lvds_16bits_CD016(15 downto 0),
      data_out_from_device(15 downto 0) => TRX_tx_data_out_from_device_in_0(15 downto 0),
      data_out_to_pins_n(1 downto 0) => TRX_rx_selectio_wiz_0_data_out_to_pins_n(1 downto 0),
      data_out_to_pins_p(1 downto 0) => TRX_rx_selectio_wiz_0_data_out_to_pins_p(1 downto 0),
      delay_locked => NLW_TRX_LVDS_selectio_wiz_0_delay_locked_UNCONNECTED,
      io_reset => TRX_io_reset,
      ref_clock => ref_clock_200MHz
    );
TRX_LVDS_util_ds_buf_0: component msys_util_ds_buf_0_3
     port map (
      BUFG_I(0) => TRX_LVDS_selectio_wiz_0_clk_div_out,
      BUFG_O(0) => TRX_rx_clkdiv_16MHz(0)
    );
TRX_rx09_concat: entity work.TRX_rx09_concat_imp_15HUCYS
     port map (
      Din(15 downto 0) => TRX_rx_lvds_16bits_CD016(15 downto 0),
      rx09_o(7 downto 0) => TRX_rx09_concat_CD016(7 downto 0)
    );
TRX_rx09_fifo_generator_0: component msys_TRX_rx09_fifo_generator_0_0
     port map (
      din(7 downto 0) => TRX_rx09_concat_CD016(7 downto 0),
      dout(31 downto 0) => TRX_rx09_fifo_generator_0_dout(31 downto 0),
      empty => NLW_TRX_rx09_fifo_generator_0_empty_UNCONNECTED,
      full => NLW_TRX_rx09_fifo_generator_0_full_UNCONNECTED,
      rd_clk => s_axi_aclk_100MHz,
      rd_data_count(8 downto 0) => TRX_rx09_fifo_generator_0_rd_data_count(8 downto 0),
      rd_en => c_1(0),
      rd_rst_busy => NLW_TRX_rx09_fifo_generator_0_rd_rst_busy_UNCONNECTED,
      rst => TRX_proc_sys_reset_0_peripheral_reset,
      valid => TRX_rx09_fifo_generator_0_valid,
      wr_clk => TRX_rx_clkdiv_16MHz(0),
      wr_data_count(10 downto 0) => NLW_TRX_rx09_fifo_generator_0_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => c_1(0),
      wr_rst_busy => NLW_TRX_rx09_fifo_generator_0_wr_rst_busy_UNCONNECTED
    );
TRX_rx24_concat: entity work.TRX_rx24_concat_imp_TTPR41
     port map (
      Din(15 downto 0) => TRX_rx_lvds_16bits_CD016(15 downto 0),
      rx24_o(7 downto 0) => TRX_rx24_concat_CD016(7 downto 0)
    );
TRX_rx24_fifo_generator_0: component msys_fifo_generator_0_0
     port map (
      din(7 downto 0) => TRX_rx24_concat_CD016(7 downto 0),
      dout(31 downto 0) => TRX_rx24_fifo_generator_0_dout(31 downto 0),
      empty => NLW_TRX_rx24_fifo_generator_0_empty_UNCONNECTED,
      full => NLW_TRX_rx24_fifo_generator_0_full_UNCONNECTED,
      rd_clk => s_axi_aclk_100MHz,
      rd_en => c_1(0),
      rd_rst_busy => NLW_TRX_rx24_fifo_generator_0_rd_rst_busy_UNCONNECTED,
      rst => TRX_proc_sys_reset_0_peripheral_reset,
      valid => TRX_rx24_fifo_generator_0_valid,
      wr_clk => TRX_rx_clkdiv_16MHz(0),
      wr_en => c_1(0),
      wr_rst_busy => NLW_TRX_rx24_fifo_generator_0_wr_rst_busy_UNCONNECTED
    );
TRX_tx09_fifo_generator_0: component msys_TRX_rx09_fifo_generator_0_1
     port map (
      din(31 downto 0) => TRX_tx09_fifo_din_0(31 downto 0),
      dout(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      empty => NLW_TRX_tx09_fifo_generator_0_empty_UNCONNECTED,
      full => NLW_TRX_tx09_fifo_generator_0_full_UNCONNECTED,
      rd_clk => TRX_rx_clkdiv_16MHz(0),
      rd_data_count(5 downto 0) => NLW_TRX_tx09_fifo_generator_0_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => c_1(0),
      rd_rst_busy => NLW_TRX_tx09_fifo_generator_0_rd_rst_busy_UNCONNECTED,
      rst => TRX_proc_sys_reset_0_peripheral_reset,
      valid => NLW_TRX_tx09_fifo_generator_0_valid_UNCONNECTED,
      wr_clk => TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz,
      wr_data_count(3 downto 0) => NLW_TRX_tx09_fifo_generator_0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => c_1(0),
      wr_rst_busy => NLW_TRX_tx09_fifo_generator_0_wr_rst_busy_UNCONNECTED
    );
TRX_tx_concat: entity work.TRX_tx_concat_imp_16F62M8
     port map (
      TRX_config_LVDS_tx_blank_in(0) => TRX_config_LVDS_tx_blank_0(0),
      TRX_tx09_fifo_din(31 downto 0) => TRX_tx09_fifo_din_0(31 downto 0),
      TRX_tx09_fifo_dout(7 downto 0) => TRX_tx09_fifo_dout_0(7 downto 0),
      TRX_tx_PTT_in(0) => dds_tx09_ptt_0(0),
      TRX_tx_data_out_from_device_in(15 downto 0) => TRX_tx_data_out_from_device_in_0(15 downto 0),
      TRX_tx_im_out(20 downto 8) => TRX_tx_im_out_0(20 downto 8),
      TRX_tx_re_out(20 downto 8) => TRX_tx_re_out_0(20 downto 8),
      clk_div_out => TRX_rx_clkdiv_16MHz(0)
    );
xlconstant_1_len1: component msys_xlconstant_0b00_1
     port map (
      dout(0) => c_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_rx_FFT_calc_imp_3HC979 is
  port (
    FFT_window_coef_rom_rx09 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    RF09_framectr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    RF09_quarterfrm : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aresetn_CD100_in : in STD_LOGIC;
    cordic_rx09_m_tuser_out : out STD_LOGIC_VECTOR ( 41 downto 0 );
    cordic_rx09_tvalid_out : out STD_LOGIC;
    fft09_config_tdata_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fft09_config_tvalid_in : in STD_LOGIC;
    fft09_data_tlast_in : in STD_LOGIC;
    fft09_data_tready_out : out STD_LOGIC;
    fft09_data_tvalid_in : in STD_LOGIC;
    fft_s_data_rx09_im_in : in STD_LOGIC_VECTOR ( 12 downto 0 );
    fft_s_data_rx09_re_in : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rst_mig_7series_0_100M_peripheral_reset_in : in STD_LOGIC;
    rx09_postmem_magnitude_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_CD100_in : in STD_LOGIC;
    xfft_rx09_dly3449_event_data_in_channel_halt_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_frame_started_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_tlast_missing_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_tlast_unexpected_out : out STD_LOGIC
  );
end TRX_rx_FFT_calc_imp_3HC979;

architecture STRUCTURE of TRX_rx_FFT_calc_imp_3HC979 is
  component msys_cordic_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_cartesian_tvalid : in STD_LOGIC;
    s_axis_cartesian_tuser : in STD_LOGIC_VECTOR ( 41 downto 0 );
    s_axis_cartesian_tlast : in STD_LOGIC;
    s_axis_cartesian_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tuser : out STD_LOGIC_VECTOR ( 41 downto 0 );
    m_axis_dout_tlast : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_cordic_0_0;
  component msys_xlslice_0_19 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_xlslice_0_19;
  component msys_xlconcat_0_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_1;
  component msys_xlconcat_0_4 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  end component msys_xlconcat_0_4;
  component msys_xlslice_0_24 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component msys_xlslice_0_24;
  component msys_xfft_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_config_tready : out STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tlast : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_data_tuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tlast : out STD_LOGIC;
    event_frame_started : out STD_LOGIC;
    event_tlast_unexpected : out STD_LOGIC;
    event_tlast_missing : out STD_LOGIC;
    event_data_in_channel_halt : out STD_LOGIC
  );
  end component msys_xfft_0_0;
  component msys_mult_gen_0_0 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_mult_gen_0_0;
  component msys_window_rx09_re_mult_gen_0_0 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_window_rx09_re_mult_gen_0_0;
  component msys_blk_mem_gen_0_5 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_blk_mem_gen_0_5;
  signal FFT_window_coef_rom_rx09_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RF09_framectr_0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal RF09_quarterfrm_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_xfft_dly8334_m_axis_data_tlast_0 : STD_LOGIC;
  signal TRX_rx_xfft_dly8334_m_axis_data_tvalid_0 : STD_LOGIC;
  signal aresetn_CD100_0 : STD_LOGIC;
  signal blk_mem_gen_0_douta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cordic_rx09_addra_xlslice_9to0_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal cordic_rx09_m_axis_dout_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cordic_rx09_m_tuser_out_0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal cordic_rx09_tvalid_out_0 : STD_LOGIC;
  signal cordic_rx09_xlconcat_0_dout : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal delay_rx09_3459minus1024clk_premem_rx09_quarterfrm_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fft09_config_tdata_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fft09_config_tvalid_in_0 : STD_LOGIC;
  signal fft09_data_tlast_in_0 : STD_LOGIC;
  signal fft09_data_tready_out_0 : STD_LOGIC;
  signal fft09_data_tvalid_in_0 : STD_LOGIC;
  signal fft09_s_data_xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fft_s_data_rx09_im_in_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal fft_s_data_rx09_re_in_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rst_mig_7series_0_100M_peripheral_reset_0 : STD_LOGIC;
  signal rx09_postmem_magnitude_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axi_aclk_CD100_0 : STD_LOGIC;
  signal window_rx09_im_mult_gen_0_P : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal window_rx09_re_mult_gen_0_P : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xfft_rx09_dly3198_m_axis_data_tdata_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xfft_rx09_dly3198_m_axis_data_tuser : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xfft_rx09_dly3449_event_data_in_channel_halt_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_frame_started_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_missing_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_unexpected_out_0 : STD_LOGIC;
  signal NLW_cordic_rx09_m_axis_dout_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_rx09_dly3459_s_axis_config_tready_UNCONNECTED : STD_LOGIC;
begin
  FFT_window_coef_rom_rx09_1(9 downto 0) <= FFT_window_coef_rom_rx09(9 downto 0);
  RF09_framectr_0(29 downto 0) <= RF09_framectr(29 downto 0);
  RF09_quarterfrm_0(1 downto 0) <= RF09_quarterfrm(1 downto 0);
  aresetn_CD100_0 <= aresetn_CD100_in;
  cordic_rx09_m_tuser_out(41 downto 0) <= cordic_rx09_m_tuser_out_0(41 downto 0);
  cordic_rx09_tvalid_out <= cordic_rx09_tvalid_out_0;
  fft09_config_tdata_in_0(7 downto 0) <= fft09_config_tdata_in(7 downto 0);
  fft09_config_tvalid_in_0 <= fft09_config_tvalid_in;
  fft09_data_tlast_in_0 <= fft09_data_tlast_in;
  fft09_data_tready_out <= fft09_data_tready_out_0;
  fft09_data_tvalid_in_0 <= fft09_data_tvalid_in;
  fft_s_data_rx09_im_in_0(12 downto 0) <= fft_s_data_rx09_im_in(12 downto 0);
  fft_s_data_rx09_re_in_0(12 downto 0) <= fft_s_data_rx09_re_in(12 downto 0);
  rst_mig_7series_0_100M_peripheral_reset_0 <= rst_mig_7series_0_100M_peripheral_reset_in;
  rx09_postmem_magnitude_out(15 downto 0) <= rx09_postmem_magnitude_0(15 downto 0);
  s_axi_aclk_CD100_0 <= s_axi_aclk_CD100_in;
  xfft_rx09_dly3449_event_data_in_channel_halt_out <= xfft_rx09_dly3449_event_data_in_channel_halt_out_0;
  xfft_rx09_dly3449_event_frame_started_out <= xfft_rx09_dly3449_event_frame_started_out_0;
  xfft_rx09_dly3449_event_tlast_missing_out <= xfft_rx09_dly3449_event_tlast_missing_out_0;
  xfft_rx09_dly3449_event_tlast_unexpected_out <= xfft_rx09_dly3449_event_tlast_unexpected_out_0;
cordic_rx09: component msys_cordic_0_0
     port map (
      aclk => s_axi_aclk_CD100_0,
      aresetn => aresetn_CD100_0,
      m_axis_dout_tdata(31 downto 0) => cordic_rx09_m_axis_dout_tdata(31 downto 0),
      m_axis_dout_tlast => NLW_cordic_rx09_m_axis_dout_tlast_UNCONNECTED,
      m_axis_dout_tuser(41 downto 0) => cordic_rx09_m_tuser_out_0(41 downto 0),
      m_axis_dout_tvalid => cordic_rx09_tvalid_out_0,
      s_axis_cartesian_tdata(63 downto 0) => xfft_rx09_dly3198_m_axis_data_tdata_0(63 downto 0),
      s_axis_cartesian_tlast => TRX_rx_xfft_dly8334_m_axis_data_tlast_0,
      s_axis_cartesian_tuser(41 downto 0) => cordic_rx09_xlconcat_0_dout(41 downto 0),
      s_axis_cartesian_tvalid => TRX_rx_xfft_dly8334_m_axis_data_tvalid_0
    );
cordic_rx09_addra_xlslice_9to0: component msys_xlslice_0_24
     port map (
      Din(15 downto 0) => xfft_rx09_dly3198_m_axis_data_tuser(15 downto 0),
      Dout(9 downto 0) => cordic_rx09_addra_xlslice_9to0_Dout(9 downto 0)
    );
cordic_rx09_xlconcat_0: component msys_xlconcat_0_4
     port map (
      In0(9 downto 0) => cordic_rx09_addra_xlslice_9to0_Dout(9 downto 0),
      In1(31 downto 0) => delay_rx09_3459minus1024clk_premem_rx09_quarterfrm_out(31 downto 0),
      dout(41 downto 0) => cordic_rx09_xlconcat_0_dout(41 downto 0)
    );
delay_rx09_3459minus1024clk: entity work.delay_rx09_3459minus1024clk_imp_Y44V7U
     port map (
      RF09_framectr(29 downto 0) => RF09_framectr_0(29 downto 0),
      RF09_quarterfrm(1 downto 0) => RF09_quarterfrm_0(1 downto 0),
      premem_rx09_quarterfrm_out(31 downto 0) => delay_rx09_3459minus1024clk_premem_rx09_quarterfrm_out(31 downto 0),
      reset_CD100_i => rst_mig_7series_0_100M_peripheral_reset_0,
      s_axi_aclk_CD100_i => s_axi_aclk_CD100_0
    );
fft_rx09_s_data_xlconcat_0: component msys_xlconcat_0_1
     port map (
      In0(15 downto 0) => window_rx09_re_mult_gen_0_P(15 downto 0),
      In1(15 downto 0) => window_rx09_im_mult_gen_0_P(15 downto 0),
      dout(31 downto 0) => fft09_s_data_xlconcat_0_dout(31 downto 0)
    );
rx09_xlslice_15to0: component msys_xlslice_0_19
     port map (
      Din(31 downto 0) => cordic_rx09_m_axis_dout_tdata(31 downto 0),
      Dout(15 downto 0) => rx09_postmem_magnitude_0(15 downto 0)
    );
window_coef_rom_blk_mem_gen_0: component msys_blk_mem_gen_0_5
     port map (
      addra(9 downto 0) => FFT_window_coef_rom_rx09_1(9 downto 0),
      clka => s_axi_aclk_CD100_0,
      douta(15 downto 0) => blk_mem_gen_0_douta(15 downto 0)
    );
window_rx09_im_mult_gen_0: component msys_window_rx09_re_mult_gen_0_0
     port map (
      A(12 downto 0) => fft_s_data_rx09_im_in_0(12 downto 0),
      B(15 downto 0) => blk_mem_gen_0_douta(15 downto 0),
      CLK => s_axi_aclk_CD100_0,
      P(15 downto 0) => window_rx09_im_mult_gen_0_P(15 downto 0)
    );
window_rx09_re_mult_gen_0: component msys_mult_gen_0_0
     port map (
      A(12 downto 0) => fft_s_data_rx09_re_in_0(12 downto 0),
      B(15 downto 0) => blk_mem_gen_0_douta(15 downto 0),
      CLK => s_axi_aclk_CD100_0,
      P(15 downto 0) => window_rx09_re_mult_gen_0_P(15 downto 0)
    );
xfft_rx09_dly3459: component msys_xfft_0_0
     port map (
      aclk => s_axi_aclk_CD100_0,
      aresetn => aresetn_CD100_0,
      event_data_in_channel_halt => xfft_rx09_dly3449_event_data_in_channel_halt_out_0,
      event_frame_started => xfft_rx09_dly3449_event_frame_started_out_0,
      event_tlast_missing => xfft_rx09_dly3449_event_tlast_missing_out_0,
      event_tlast_unexpected => xfft_rx09_dly3449_event_tlast_unexpected_out_0,
      m_axis_data_tdata(63 downto 0) => xfft_rx09_dly3198_m_axis_data_tdata_0(63 downto 0),
      m_axis_data_tlast => TRX_rx_xfft_dly8334_m_axis_data_tlast_0,
      m_axis_data_tuser(15 downto 0) => xfft_rx09_dly3198_m_axis_data_tuser(15 downto 0),
      m_axis_data_tvalid => TRX_rx_xfft_dly8334_m_axis_data_tvalid_0,
      s_axis_config_tdata(7 downto 0) => fft09_config_tdata_in_0(7 downto 0),
      s_axis_config_tready => NLW_xfft_rx09_dly3459_s_axis_config_tready_UNCONNECTED,
      s_axis_config_tvalid => fft09_config_tvalid_in_0,
      s_axis_data_tdata(31 downto 0) => fft09_s_data_xlconcat_0_dout(31 downto 0),
      s_axis_data_tlast => fft09_data_tlast_in_0,
      s_axis_data_tready => fft09_data_tready_out_0,
      s_axis_data_tvalid => fft09_data_tvalid_in_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_tx_DDS_unit_imp_195K6TC is
  port (
    SCLR : in STD_LOGIC;
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_TX_RF09_PULLDATA_FIFO_empty : out STD_LOGIC;
    TRX_rx_clkdiv_16MHz_i : in STD_LOGIC;
    TRX_tx_4to1_c_counter_binary_0_THRESH0 : out STD_LOGIC;
    TRX_tx_DDS0_gpio_ampt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    TRX_tx_DDS1_gpio_ampt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    TRX_tx_DDS1_gpio_inc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_tx_im_out : out STD_LOGIC_VECTOR ( 20 downto 8 );
    TRX_tx_re_out : out STD_LOGIC_VECTOR ( 20 downto 8 );
    aresetn : in STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    encoder_pull_FIFO_dump : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoder_pull_data_len : out STD_LOGIC_VECTOR ( 6 downto 0 );
    encoder_pull_do_start : out STD_LOGIC_VECTOR ( 0 to 0 );
    pulldata_dds_inc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    pulldata_tx09_byteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pulldata_tx09_en : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ui_clk_sync_rst : in STD_LOGIC
  );
end TRX_tx_DDS_unit_imp_195K6TC;

architecture STRUCTURE of TRX_tx_DDS_unit_imp_195K6TC is
  component msys_c_counter_binary_0_3 is
  port (
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component msys_c_counter_binary_0_3;
  component msys_xlslice_0_27 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_0_27;
  component msys_xlslice_1_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_1_2;
  component msys_xlslice_0_28 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_0_28;
  component msys_xlslice_1_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_1_3;
  component msys_xbip_multadd_0_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 0 to 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 20 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component msys_xbip_multadd_0_0;
  component msys_xbip_multadd_0_1 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 0 to 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 20 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component msys_xbip_multadd_0_1;
  component msys_c_shift_ram_0_3 is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_c_shift_ram_0_3;
  component msys_c_shift_ram_0_4 is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_c_shift_ram_0_4;
  component msys_xlslice_0_30 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_xlslice_0_30;
  component msys_xlslice_0_32 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_xlslice_0_32;
  component msys_xbip_multadd_0_2 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 20 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 20 downto 8 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component msys_xbip_multadd_0_2;
  component msys_xbip_multadd_0_3 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 20 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 20 downto 8 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component msys_xbip_multadd_0_3;
  component msys_TRX_tx_dds_compiler_0_0 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_TRX_tx_dds_compiler_0_0;
  component msys_axi_gpio_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_t : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_gpio_0_1;
  component msys_dds_compiler_0_0 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_dds_compiler_0_0;
  component msys_xlconstant_0_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_15;
  component msys_xlconstant_0_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_16;
  component msys_axi_gpio_0_7 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_axi_gpio_0_7;
  component msys_c_shift_ram_0_26 is
  port (
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_c_shift_ram_0_26;
  component msys_c_shift_ram_0_27 is
  port (
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CLK : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_c_shift_ram_0_27;
  component msys_xlslice_0_45 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_xlslice_0_45;
  component msys_xlslice_0_46 is
  port (
    Din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_xlslice_0_46;
  component msys_xlconcat_0_29 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_xlconcat_0_29;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PULLDATA_data_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal PULLDATA_encoder_pull_FIFO_dump : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PULLDATA_encoder_pull_data_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal PULLDATA_encoder_pull_do_start : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PULLDATA_prog_empty : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PULLDATA_pulldata_tx09_byteData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SCLR_1 : STD_LOGIC;
  signal TRX_CDC_ampt_tx0_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_CDC_ampt_tx1_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_CDC_dds_tx0_xlconcat_0_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_ampt_tx0_xslice_15to8_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_ampt_tx0_xslice_7to0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_ampt_tx1_xslice_15to8_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_ampt_tx1_xslice_7to0_Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_tx0_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_tx0_im_xbip_multadd_0_P : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal TRX_tx0_re_xbip_multadd_0_P : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal TRX_tx1_c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_tx1_im_xlslice_28to16_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal TRX_tx1_re_xlslice_12to00_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal TRX_tx_4to1_c_counter_binary_0_THRESH0_0 : STD_LOGIC;
  signal \^trx_tx_dds0_gpio_ampt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_tx_DDS0_gpio_inc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^trx_tx_dds1_gpio_ampt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_tx_dds_compiler_0_m_axis_data_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_tx_dds_compiler_1_m_axis_data_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_tx_dds_inc_axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_tx_im_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal TRX_tx_re_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal aresetn_1 : STD_LOGIC;
  signal clk_div_out_1 : STD_LOGIC;
  signal pulldata_dds_inc_1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal pulldata_tx09_en_1 : STD_LOGIC;
  signal s_axi_aclk_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal ui_clk_sync_rst_1 : STD_LOGIC;
  signal xlconstant_0_len1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_1_len1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_12to00_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal xlslice_0_28to16_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_TRX_tx0_dds_compiler_0_m_axis_data_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx0_im_xbip_multadd_0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_TRX_tx0_re_xbip_multadd_0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_TRX_tx1_dds_compiler_0_m_axis_data_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_tx1_im_xbip_multadd_0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_TRX_tx1_re_xbip_multadd_0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_TRX_tx_4to1_c_counter_binary_0_Q_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_TRX_tx_dds_inc_axi_gpio_0_gpio_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID(0) <= S_AXI_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= S_AXI_awvalid(0);
  Conn1_BREADY(0) <= S_AXI_bready(0);
  Conn1_RREADY(0) <= S_AXI_rready(0);
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID(0) <= S_AXI_wvalid(0);
  Conn2_ARADDR(31 downto 0) <= S_AXI1_araddr(31 downto 0);
  Conn2_ARVALID(0) <= S_AXI1_arvalid(0);
  Conn2_AWADDR(31 downto 0) <= S_AXI1_awaddr(31 downto 0);
  Conn2_AWVALID(0) <= S_AXI1_awvalid(0);
  Conn2_BREADY(0) <= S_AXI1_bready(0);
  Conn2_RREADY(0) <= S_AXI1_rready(0);
  Conn2_WDATA(31 downto 0) <= S_AXI1_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S_AXI1_wstrb(3 downto 0);
  Conn2_WVALID(0) <= S_AXI1_wvalid(0);
  SCLR_1 <= SCLR;
  S_AXI1_arready(0) <= Conn2_ARREADY;
  S_AXI1_awready(0) <= Conn2_AWREADY;
  S_AXI1_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S_AXI1_bvalid(0) <= Conn2_BVALID;
  S_AXI1_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S_AXI1_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S_AXI1_rvalid(0) <= Conn2_RVALID;
  S_AXI1_wready(0) <= Conn2_WREADY;
  S_AXI_arready(0) <= Conn1_ARREADY;
  S_AXI_awready(0) <= Conn1_AWREADY;
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= Conn1_BVALID;
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= Conn1_RVALID;
  S_AXI_wready(0) <= Conn1_WREADY;
  TRX_tx_4to1_c_counter_binary_0_THRESH0 <= TRX_tx_4to1_c_counter_binary_0_THRESH0_0;
  TRX_tx_DDS0_gpio_ampt(15 downto 0) <= \^trx_tx_dds0_gpio_ampt\(15 downto 0);
  TRX_tx_DDS1_gpio_ampt(15 downto 0) <= \^trx_tx_dds1_gpio_ampt\(15 downto 0);
  TRX_tx_DDS1_gpio_inc(31 downto 0) <= TRX_tx_DDS0_gpio_inc(31 downto 0);
  TRX_tx_im_out(20 downto 8) <= TRX_tx_im_out_0(20 downto 8);
  TRX_tx_re_out(20 downto 8) <= TRX_tx_re_out_0(20 downto 8);
  aresetn_1 <= aresetn;
  clk_div_out_1 <= TRX_rx_clkdiv_16MHz_i;
  data_count(11 downto 0) <= PULLDATA_data_count(11 downto 0);
  encoder_pull_FIFO_dump(0) <= PULLDATA_encoder_pull_FIFO_dump(0);
  encoder_pull_data_len(6 downto 0) <= PULLDATA_encoder_pull_data_len(6 downto 0);
  encoder_pull_do_start(0) <= PULLDATA_encoder_pull_do_start(0);
  pulldata_dds_inc_1(25 downto 0) <= pulldata_dds_inc(25 downto 0);
  pulldata_tx09_byteData(7 downto 0) <= PULLDATA_pulldata_tx09_byteData(7 downto 0);
  pulldata_tx09_en_1 <= pulldata_tx09_en;
  s_axi_aclk_1 <= s_axi_aclk;
  s_axi_aresetn_1 <= s_axi_aresetn;
  ui_clk_sync_rst_1 <= ui_clk_sync_rst;
PULLDATA: entity work.PULLDATA_imp_16K4TB9
     port map (
      Din(31 downto 0) => TRX_tx_dds_inc_axi_gpio_0_gpio_io_o(31 downto 0),
      TRX_TX_RF09_PULLDATA_FIFO_empty => TRX_TX_RF09_PULLDATA_FIFO_empty,
      data_count(11 downto 0) => PULLDATA_data_count(11 downto 0),
      encoder_pull_FIFO_dump(0) => PULLDATA_encoder_pull_FIFO_dump(0),
      encoder_pull_data_len(6 downto 0) => PULLDATA_encoder_pull_data_len(6 downto 0),
      encoder_pull_do_start(0) => PULLDATA_encoder_pull_do_start(0),
      fifo_empty(31 downto 0) => PULLDATA_prog_empty(31 downto 0),
      pulldata_tx09_byteData(7 downto 0) => PULLDATA_pulldata_tx09_byteData(7 downto 0),
      pulldata_tx09_en => pulldata_tx09_en_1,
      s_axi_aclk => s_axi_aclk_1,
      ui_clk_sync_rst => ui_clk_sync_rst_1
    );
TRX_CDC_ampt_tx0_c_shift_ram_0: component msys_c_shift_ram_0_26
     port map (
      CLK => clk_div_out_1,
      D(15 downto 0) => \^trx_tx_dds0_gpio_ampt\(15 downto 0),
      Q(15 downto 0) => TRX_CDC_ampt_tx0_c_shift_ram_0_Q(15 downto 0),
      SCLR => SCLR_1
    );
TRX_CDC_ampt_tx1_c_shift_ram_0: component msys_c_shift_ram_0_27
     port map (
      CLK => clk_div_out_1,
      D(15 downto 0) => \^trx_tx_dds1_gpio_ampt\(15 downto 0),
      Q(15 downto 0) => TRX_CDC_ampt_tx1_c_shift_ram_0_Q(15 downto 0),
      SCLR => SCLR_1
    );
TRX_CDC_dds_tx0_c_shift_ram_0: component msys_c_shift_ram_0_3
     port map (
      CLK => clk_div_out_1,
      D(31 downto 0) => TRX_CDC_dds_tx0_xlconcat_0_dout(31 downto 0),
      Q(31 downto 0) => TRX_tx0_c_shift_ram_0_Q(31 downto 0),
      SCLR => SCLR_1
    );
TRX_CDC_dds_tx0_xlconcat_0: component msys_xlconcat_0_29
     port map (
      In0(25 downto 0) => pulldata_dds_inc_1(25 downto 0),
      In1(5 downto 0) => B"000000",
      dout(31 downto 0) => TRX_CDC_dds_tx0_xlconcat_0_dout(31 downto 0)
    );
TRX_CDC_dds_tx1_c_shift_ram_0: component msys_c_shift_ram_0_4
     port map (
      CLK => clk_div_out_1,
      D(31 downto 0) => TRX_tx_DDS0_gpio_inc(31 downto 0),
      Q(31 downto 0) => TRX_tx1_c_shift_ram_0_Q(31 downto 0),
      SCLR => SCLR_1
    );
TRX_ampt_tx0_xslice_15to8: component msys_xlslice_0_45
     port map (
      Din(15 downto 0) => TRX_CDC_ampt_tx0_c_shift_ram_0_Q(15 downto 0),
      Dout(7 downto 0) => TRX_ampt_tx0_xslice_15to8_Dout(7 downto 0)
    );
TRX_ampt_tx0_xslice_7to0: component msys_xlslice_0_46
     port map (
      Din(15 downto 0) => TRX_CDC_ampt_tx0_c_shift_ram_0_Q(15 downto 0),
      Dout(7 downto 0) => TRX_ampt_tx0_xslice_7to0_Dout(7 downto 0)
    );
TRX_ampt_tx1_xslice_15to8: component msys_xlslice_0_30
     port map (
      Din(15 downto 0) => TRX_CDC_ampt_tx1_c_shift_ram_0_Q(15 downto 0),
      Dout(7 downto 0) => TRX_ampt_tx1_xslice_15to8_Dout(7 downto 0)
    );
TRX_ampt_tx1_xslice_7to0: component msys_xlslice_0_32
     port map (
      Din(15 downto 0) => TRX_CDC_ampt_tx1_c_shift_ram_0_Q(15 downto 0),
      Dout(7 downto 0) => TRX_ampt_tx1_xslice_7to0_Dout(7 downto 0)
    );
TRX_tx0_dds_compiler_0: component msys_dds_compiler_0_0
     port map (
      aclk => clk_div_out_1,
      aclken => TRX_tx_4to1_c_counter_binary_0_THRESH0_0,
      aresetn => aresetn_1,
      m_axis_data_tdata(31 downto 0) => TRX_tx_dds_compiler_0_m_axis_data_tdata(31 downto 0),
      m_axis_data_tvalid => NLW_TRX_tx0_dds_compiler_0_m_axis_data_tvalid_UNCONNECTED,
      s_axis_config_tdata(31 downto 0) => TRX_tx0_c_shift_ram_0_Q(31 downto 0),
      s_axis_config_tvalid => xlconstant_1_len1_dout(0)
    );
TRX_tx0_im_xbip_multadd_0: component msys_xbip_multadd_0_1
     port map (
      A(12 downto 0) => xlslice_0_28to16_Dout(12 downto 0),
      B(7 downto 0) => TRX_ampt_tx0_xslice_15to8_Dout(7 downto 0),
      C(0) => xlconstant_0_len1_dout(0),
      CE => xlconstant_1_len1_dout(0),
      CLK => clk_div_out_1,
      P(20 downto 0) => TRX_tx0_im_xbip_multadd_0_P(20 downto 0),
      PCOUT(47 downto 0) => NLW_TRX_tx0_im_xbip_multadd_0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => SCLR_1,
      SUBTRACT => xlconstant_0_len1_dout(0)
    );
TRX_tx0_im_xlslice_28to16: component msys_xlslice_0_28
     port map (
      Din(31 downto 0) => TRX_tx_dds_compiler_0_m_axis_data_tdata(31 downto 0),
      Dout(12 downto 0) => xlslice_0_28to16_Dout(12 downto 0)
    );
TRX_tx0_re_xbip_multadd_0: component msys_xbip_multadd_0_0
     port map (
      A(12 downto 0) => xlslice_0_12to00_Dout(12 downto 0),
      B(7 downto 0) => TRX_ampt_tx0_xslice_7to0_Dout(7 downto 0),
      C(0) => xlconstant_0_len1_dout(0),
      CE => xlconstant_1_len1_dout(0),
      CLK => clk_div_out_1,
      P(20 downto 0) => TRX_tx0_re_xbip_multadd_0_P(20 downto 0),
      PCOUT(47 downto 0) => NLW_TRX_tx0_re_xbip_multadd_0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => SCLR_1,
      SUBTRACT => xlconstant_0_len1_dout(0)
    );
TRX_tx0_re_xlslice_12to00: component msys_xlslice_0_27
     port map (
      Din(31 downto 0) => TRX_tx_dds_compiler_0_m_axis_data_tdata(31 downto 0),
      Dout(12 downto 0) => xlslice_0_12to00_Dout(12 downto 0)
    );
TRX_tx1_dds_compiler_0: component msys_TRX_tx_dds_compiler_0_0
     port map (
      aclk => clk_div_out_1,
      aclken => TRX_tx_4to1_c_counter_binary_0_THRESH0_0,
      aresetn => aresetn_1,
      m_axis_data_tdata(31 downto 0) => TRX_tx_dds_compiler_1_m_axis_data_tdata(31 downto 0),
      m_axis_data_tvalid => NLW_TRX_tx1_dds_compiler_0_m_axis_data_tvalid_UNCONNECTED,
      s_axis_config_tdata(31 downto 0) => TRX_tx1_c_shift_ram_0_Q(31 downto 0),
      s_axis_config_tvalid => xlconstant_1_len1_dout(0)
    );
TRX_tx1_im_xbip_multadd_0: component msys_xbip_multadd_0_3
     port map (
      A(12 downto 0) => TRX_tx1_im_xlslice_28to16_Dout(12 downto 0),
      B(7 downto 0) => TRX_ampt_tx1_xslice_15to8_Dout(7 downto 0),
      C(20 downto 0) => TRX_tx0_im_xbip_multadd_0_P(20 downto 0),
      CE => xlconstant_1_len1_dout(0),
      CLK => clk_div_out_1,
      P(20 downto 8) => TRX_tx_im_out_0(20 downto 8),
      PCOUT(47 downto 0) => NLW_TRX_tx1_im_xbip_multadd_0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => SCLR_1,
      SUBTRACT => xlconstant_0_len1_dout(0)
    );
TRX_tx1_im_xlslice_28to16: component msys_xlslice_1_3
     port map (
      Din(31 downto 0) => TRX_tx_dds_compiler_1_m_axis_data_tdata(31 downto 0),
      Dout(12 downto 0) => TRX_tx1_im_xlslice_28to16_Dout(12 downto 0)
    );
TRX_tx1_re_xbip_multadd_0: component msys_xbip_multadd_0_2
     port map (
      A(12 downto 0) => TRX_tx1_re_xlslice_12to00_Dout(12 downto 0),
      B(7 downto 0) => TRX_ampt_tx1_xslice_7to0_Dout(7 downto 0),
      C(20 downto 0) => TRX_tx0_re_xbip_multadd_0_P(20 downto 0),
      CE => xlconstant_1_len1_dout(0),
      CLK => clk_div_out_1,
      P(20 downto 8) => TRX_tx_re_out_0(20 downto 8),
      PCOUT(47 downto 0) => NLW_TRX_tx1_re_xbip_multadd_0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => SCLR_1,
      SUBTRACT => xlconstant_0_len1_dout(0)
    );
TRX_tx1_re_xlslice_12to00: component msys_xlslice_1_2
     port map (
      Din(31 downto 0) => TRX_tx_dds_compiler_1_m_axis_data_tdata(31 downto 0),
      Dout(12 downto 0) => TRX_tx1_re_xlslice_12to00_Dout(12 downto 0)
    );
TRX_tx_4to1_c_counter_binary_0: component msys_c_counter_binary_0_3
     port map (
      CLK => clk_div_out_1,
      Q(2 downto 0) => NLW_TRX_tx_4to1_c_counter_binary_0_Q_UNCONNECTED(2 downto 0),
      SCLR => SCLR_1,
      THRESH0 => TRX_tx_4to1_c_counter_binary_0_THRESH0_0
    );
TRX_tx_dds_ampt_axi_gpio_0: component msys_axi_gpio_0_7
     port map (
      gpio2_io_o(15 downto 0) => \^trx_tx_dds1_gpio_ampt\(15 downto 0),
      gpio_io_o(15 downto 0) => \^trx_tx_dds0_gpio_ampt\(15 downto 0),
      s_axi_aclk => s_axi_aclk_1,
      s_axi_araddr(8 downto 0) => Conn2_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn2_ARREADY,
      s_axi_arvalid => Conn2_ARVALID(0),
      s_axi_awaddr(8 downto 0) => Conn2_AWADDR(8 downto 0),
      s_axi_awready => Conn2_AWREADY,
      s_axi_awvalid => Conn2_AWVALID(0),
      s_axi_bready => Conn2_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s_axi_bvalid => Conn2_BVALID,
      s_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s_axi_rready => Conn2_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s_axi_rvalid => Conn2_RVALID,
      s_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s_axi_wready => Conn2_WREADY,
      s_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s_axi_wvalid => Conn2_WVALID(0)
    );
TRX_tx_dds_inc_axi_gpio_0: component msys_axi_gpio_0_1
     port map (
      gpio2_io_o(31 downto 0) => TRX_tx_DDS0_gpio_inc(31 downto 0),
      gpio_io_i(31 downto 0) => PULLDATA_prog_empty(31 downto 0),
      gpio_io_o(31 downto 0) => TRX_tx_dds_inc_axi_gpio_0_gpio_io_o(31 downto 0),
      gpio_io_t(31 downto 0) => NLW_TRX_tx_dds_inc_axi_gpio_0_gpio_io_t_UNCONNECTED(31 downto 0),
      s_axi_aclk => s_axi_aclk_1,
      s_axi_araddr(8 downto 0) => Conn1_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => Conn1_ARREADY,
      s_axi_arvalid => Conn1_ARVALID(0),
      s_axi_awaddr(8 downto 0) => Conn1_AWADDR(8 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awvalid => Conn1_AWVALID(0),
      s_axi_bready => Conn1_BREADY(0),
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rready => Conn1_RREADY(0),
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID(0)
    );
xlconstant_val0_len1: component msys_xlconstant_0_15
     port map (
      dout(0) => xlconstant_0_len1_dout(0)
    );
xlconstant_val1_len1: component msys_xlconstant_0_16
     port map (
      dout(0) => xlconstant_1_len1_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity msys_axi_interconnect_0_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC;
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC;
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_ACLK : in STD_LOGIC;
    S01_ARESETN : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_arlock : in STD_LOGIC;
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_awlock : in STD_LOGIC;
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_rlast : out STD_LOGIC;
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wlast : in STD_LOGIC;
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC
  );
end msys_axi_interconnect_0_0;

architecture STRUCTURE of msys_axi_interconnect_0_0 is
  component msys_xbar_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xbar_2;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal S01_ACLK_1 : STD_LOGIC;
  signal S01_ARESETN_1 : STD_LOGIC;
  signal axi_interconnect_0_ACLK_net : STD_LOGIC;
  signal axi_interconnect_0_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARLOCK : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWLOCK : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s00_couplers_BREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_BVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s00_couplers_RLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_RVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_WLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_WVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARLOCK : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWLOCK : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s01_couplers_BREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_BVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_to_s01_couplers_RLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_RREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_RVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_WLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_WREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s01_couplers_WVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC;
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC;
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_xbar_ARLOCK : STD_LOGIC;
  signal s01_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_xbar_AWLOCK : STD_LOGIC;
  signal s01_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_BID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal s01_couplers_to_xbar_RID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s01_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_WVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xbar_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xbar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M00_AXI_arburst(1 downto 0) <= m00_couplers_to_axi_interconnect_0_ARBURST(1 downto 0);
  M00_AXI_arcache(3 downto 0) <= m00_couplers_to_axi_interconnect_0_ARCACHE(3 downto 0);
  M00_AXI_arid(0) <= m00_couplers_to_axi_interconnect_0_ARID(0);
  M00_AXI_arlen(7 downto 0) <= m00_couplers_to_axi_interconnect_0_ARLEN(7 downto 0);
  M00_AXI_arlock(0) <= m00_couplers_to_axi_interconnect_0_ARLOCK(0);
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M00_AXI_arqos(3 downto 0) <= m00_couplers_to_axi_interconnect_0_ARQOS(3 downto 0);
  M00_AXI_arsize(2 downto 0) <= m00_couplers_to_axi_interconnect_0_ARSIZE(2 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_axi_interconnect_0_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M00_AXI_awburst(1 downto 0) <= m00_couplers_to_axi_interconnect_0_AWBURST(1 downto 0);
  M00_AXI_awcache(3 downto 0) <= m00_couplers_to_axi_interconnect_0_AWCACHE(3 downto 0);
  M00_AXI_awid(0) <= m00_couplers_to_axi_interconnect_0_AWID(0);
  M00_AXI_awlen(7 downto 0) <= m00_couplers_to_axi_interconnect_0_AWLEN(7 downto 0);
  M00_AXI_awlock(0) <= m00_couplers_to_axi_interconnect_0_AWLOCK(0);
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M00_AXI_awqos(3 downto 0) <= m00_couplers_to_axi_interconnect_0_AWQOS(3 downto 0);
  M00_AXI_awsize(2 downto 0) <= m00_couplers_to_axi_interconnect_0_AWSIZE(2 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_axi_interconnect_0_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_axi_interconnect_0_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_axi_interconnect_0_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M00_AXI_wlast(0) <= m00_couplers_to_axi_interconnect_0_WLAST(0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_axi_interconnect_0_WVALID(0);
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready <= axi_interconnect_0_to_s00_couplers_ARREADY;
  S00_AXI_awready <= axi_interconnect_0_to_s00_couplers_AWREADY;
  S00_AXI_bid(0) <= axi_interconnect_0_to_s00_couplers_BID(0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid <= axi_interconnect_0_to_s00_couplers_BVALID;
  S00_AXI_rdata(31 downto 0) <= axi_interconnect_0_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rid(0) <= axi_interconnect_0_to_s00_couplers_RID(0);
  S00_AXI_rlast <= axi_interconnect_0_to_s00_couplers_RLAST;
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid <= axi_interconnect_0_to_s00_couplers_RVALID;
  S00_AXI_wready <= axi_interconnect_0_to_s00_couplers_WREADY;
  S01_ACLK_1 <= S01_ACLK;
  S01_ARESETN_1 <= S01_ARESETN;
  S01_AXI_arready <= axi_interconnect_0_to_s01_couplers_ARREADY;
  S01_AXI_awready <= axi_interconnect_0_to_s01_couplers_AWREADY;
  S01_AXI_bid(0) <= axi_interconnect_0_to_s01_couplers_BID(0);
  S01_AXI_bresp(1 downto 0) <= axi_interconnect_0_to_s01_couplers_BRESP(1 downto 0);
  S01_AXI_bvalid <= axi_interconnect_0_to_s01_couplers_BVALID;
  S01_AXI_rdata(31 downto 0) <= axi_interconnect_0_to_s01_couplers_RDATA(31 downto 0);
  S01_AXI_rid(0) <= axi_interconnect_0_to_s01_couplers_RID(0);
  S01_AXI_rlast <= axi_interconnect_0_to_s01_couplers_RLAST;
  S01_AXI_rresp(1 downto 0) <= axi_interconnect_0_to_s01_couplers_RRESP(1 downto 0);
  S01_AXI_rvalid <= axi_interconnect_0_to_s01_couplers_RVALID;
  S01_AXI_wready <= axi_interconnect_0_to_s01_couplers_WREADY;
  axi_interconnect_0_ACLK_net <= ACLK;
  axi_interconnect_0_ARESETN_net <= ARESETN;
  axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  axi_interconnect_0_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  axi_interconnect_0_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  axi_interconnect_0_to_s00_couplers_ARID(0) <= S00_AXI_arid(0);
  axi_interconnect_0_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  axi_interconnect_0_to_s00_couplers_ARLOCK <= S00_AXI_arlock;
  axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_0_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  axi_interconnect_0_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  axi_interconnect_0_to_s00_couplers_ARVALID <= S00_AXI_arvalid;
  axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  axi_interconnect_0_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  axi_interconnect_0_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  axi_interconnect_0_to_s00_couplers_AWID(0) <= S00_AXI_awid(0);
  axi_interconnect_0_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  axi_interconnect_0_to_s00_couplers_AWLOCK <= S00_AXI_awlock;
  axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_0_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  axi_interconnect_0_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  axi_interconnect_0_to_s00_couplers_AWVALID <= S00_AXI_awvalid;
  axi_interconnect_0_to_s00_couplers_BREADY <= S00_AXI_bready;
  axi_interconnect_0_to_s00_couplers_RREADY <= S00_AXI_rready;
  axi_interconnect_0_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  axi_interconnect_0_to_s00_couplers_WLAST <= S00_AXI_wlast;
  axi_interconnect_0_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  axi_interconnect_0_to_s00_couplers_WVALID <= S00_AXI_wvalid;
  axi_interconnect_0_to_s01_couplers_ARADDR(31 downto 0) <= S01_AXI_araddr(31 downto 0);
  axi_interconnect_0_to_s01_couplers_ARBURST(1 downto 0) <= S01_AXI_arburst(1 downto 0);
  axi_interconnect_0_to_s01_couplers_ARCACHE(3 downto 0) <= S01_AXI_arcache(3 downto 0);
  axi_interconnect_0_to_s01_couplers_ARID(0) <= S01_AXI_arid(0);
  axi_interconnect_0_to_s01_couplers_ARLEN(7 downto 0) <= S01_AXI_arlen(7 downto 0);
  axi_interconnect_0_to_s01_couplers_ARLOCK <= S01_AXI_arlock;
  axi_interconnect_0_to_s01_couplers_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  axi_interconnect_0_to_s01_couplers_ARQOS(3 downto 0) <= S01_AXI_arqos(3 downto 0);
  axi_interconnect_0_to_s01_couplers_ARSIZE(2 downto 0) <= S01_AXI_arsize(2 downto 0);
  axi_interconnect_0_to_s01_couplers_ARVALID <= S01_AXI_arvalid;
  axi_interconnect_0_to_s01_couplers_AWADDR(31 downto 0) <= S01_AXI_awaddr(31 downto 0);
  axi_interconnect_0_to_s01_couplers_AWBURST(1 downto 0) <= S01_AXI_awburst(1 downto 0);
  axi_interconnect_0_to_s01_couplers_AWCACHE(3 downto 0) <= S01_AXI_awcache(3 downto 0);
  axi_interconnect_0_to_s01_couplers_AWID(0) <= S01_AXI_awid(0);
  axi_interconnect_0_to_s01_couplers_AWLEN(7 downto 0) <= S01_AXI_awlen(7 downto 0);
  axi_interconnect_0_to_s01_couplers_AWLOCK <= S01_AXI_awlock;
  axi_interconnect_0_to_s01_couplers_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  axi_interconnect_0_to_s01_couplers_AWQOS(3 downto 0) <= S01_AXI_awqos(3 downto 0);
  axi_interconnect_0_to_s01_couplers_AWSIZE(2 downto 0) <= S01_AXI_awsize(2 downto 0);
  axi_interconnect_0_to_s01_couplers_AWVALID <= S01_AXI_awvalid;
  axi_interconnect_0_to_s01_couplers_BREADY <= S01_AXI_bready;
  axi_interconnect_0_to_s01_couplers_RREADY <= S01_AXI_rready;
  axi_interconnect_0_to_s01_couplers_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  axi_interconnect_0_to_s01_couplers_WLAST <= S01_AXI_wlast;
  axi_interconnect_0_to_s01_couplers_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  axi_interconnect_0_to_s01_couplers_WVALID <= S01_AXI_wvalid;
  m00_couplers_to_axi_interconnect_0_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_axi_interconnect_0_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_axi_interconnect_0_BID(0) <= M00_AXI_bid(0);
  m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_0_RID(0) <= M00_AXI_rid(0);
  m00_couplers_to_axi_interconnect_0_RLAST(0) <= M00_AXI_rlast(0);
  m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_axi_interconnect_0_WREADY(0) <= M00_AXI_wready(0);
m00_couplers: entity work.m00_couplers_imp_1AS5XEI
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arburst(1 downto 0) => m00_couplers_to_axi_interconnect_0_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m00_couplers_to_axi_interconnect_0_ARCACHE(3 downto 0),
      M_AXI_arid(0) => m00_couplers_to_axi_interconnect_0_ARID(0),
      M_AXI_arlen(7 downto 0) => m00_couplers_to_axi_interconnect_0_ARLEN(7 downto 0),
      M_AXI_arlock(0) => m00_couplers_to_axi_interconnect_0_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => m00_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => m00_couplers_to_axi_interconnect_0_ARQOS(3 downto 0),
      M_AXI_arready(0) => m00_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arsize(2 downto 0) => m00_couplers_to_axi_interconnect_0_ARSIZE(2 downto 0),
      M_AXI_arvalid(0) => m00_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awburst(1 downto 0) => m00_couplers_to_axi_interconnect_0_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m00_couplers_to_axi_interconnect_0_AWCACHE(3 downto 0),
      M_AXI_awid(0) => m00_couplers_to_axi_interconnect_0_AWID(0),
      M_AXI_awlen(7 downto 0) => m00_couplers_to_axi_interconnect_0_AWLEN(7 downto 0),
      M_AXI_awlock(0) => m00_couplers_to_axi_interconnect_0_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => m00_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => m00_couplers_to_axi_interconnect_0_AWQOS(3 downto 0),
      M_AXI_awready(0) => m00_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awsize(2 downto 0) => m00_couplers_to_axi_interconnect_0_AWSIZE(2 downto 0),
      M_AXI_awvalid(0) => m00_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bid(0) => m00_couplers_to_axi_interconnect_0_BID(0),
      M_AXI_bready(0) => m00_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rid(0) => m00_couplers_to_axi_interconnect_0_RID(0),
      M_AXI_rlast(0) => m00_couplers_to_axi_interconnect_0_RLAST(0),
      M_AXI_rready(0) => m00_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wlast(0) => m00_couplers_to_axi_interconnect_0_WLAST(0),
      M_AXI_wready(0) => m00_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(0) => xbar_to_m00_couplers_ARID(0),
      S_AXI_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(0) => xbar_to_m00_couplers_AWID(0),
      S_AXI_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bid(0) => xbar_to_m00_couplers_BID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rid(0) => xbar_to_m00_couplers_RID(0),
      S_AXI_rlast(0) => xbar_to_m00_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
s00_couplers: entity work.s00_couplers_imp_UL75GV
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arid(0) => s00_couplers_to_xbar_ARID(0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock => s00_couplers_to_xbar_ARLOCK,
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awid(0) => s00_couplers_to_xbar_AWID(0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock => s00_couplers_to_xbar_AWLOCK,
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bid(0) => s00_couplers_to_xbar_BID(0),
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rid(0) => s00_couplers_to_xbar_RID(0),
      M_AXI_rlast => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wlast => s00_couplers_to_xbar_WLAST,
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(31 downto 0) => axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arburst(1 downto 0) => axi_interconnect_0_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => axi_interconnect_0_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(0) => axi_interconnect_0_to_s00_couplers_ARID(0),
      S_AXI_arlen(7 downto 0) => axi_interconnect_0_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock => axi_interconnect_0_to_s00_couplers_ARLOCK,
      S_AXI_arprot(2 downto 0) => axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => axi_interconnect_0_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => axi_interconnect_0_to_s00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => axi_interconnect_0_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => axi_interconnect_0_to_s00_couplers_ARVALID,
      S_AXI_awaddr(31 downto 0) => axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awburst(1 downto 0) => axi_interconnect_0_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => axi_interconnect_0_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(0) => axi_interconnect_0_to_s00_couplers_AWID(0),
      S_AXI_awlen(7 downto 0) => axi_interconnect_0_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock => axi_interconnect_0_to_s00_couplers_AWLOCK,
      S_AXI_awprot(2 downto 0) => axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => axi_interconnect_0_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => axi_interconnect_0_to_s00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => axi_interconnect_0_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => axi_interconnect_0_to_s00_couplers_AWVALID,
      S_AXI_bid(0) => axi_interconnect_0_to_s00_couplers_BID(0),
      S_AXI_bready => axi_interconnect_0_to_s00_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => axi_interconnect_0_to_s00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => axi_interconnect_0_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rid(0) => axi_interconnect_0_to_s00_couplers_RID(0),
      S_AXI_rlast => axi_interconnect_0_to_s00_couplers_RLAST,
      S_AXI_rready => axi_interconnect_0_to_s00_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => axi_interconnect_0_to_s00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => axi_interconnect_0_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wlast => axi_interconnect_0_to_s00_couplers_WLAST,
      S_AXI_wready => axi_interconnect_0_to_s00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_interconnect_0_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_interconnect_0_to_s00_couplers_WVALID
    );
s01_couplers: entity work.s01_couplers_imp_1VH6PSP
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arburst(1 downto 0) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arid(0) => s01_couplers_to_xbar_ARID(0),
      M_AXI_arlen(7 downto 0) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock => s01_couplers_to_xbar_ARLOCK,
      M_AXI_arprot(2 downto 0) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s01_couplers_to_xbar_ARREADY(1),
      M_AXI_arsize(2 downto 0) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_arvalid => s01_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(31 downto 0) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awburst(1 downto 0) => s01_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s01_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awid(0) => s01_couplers_to_xbar_AWID(0),
      M_AXI_awlen(7 downto 0) => s01_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock => s01_couplers_to_xbar_AWLOCK,
      M_AXI_awprot(2 downto 0) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s01_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s01_couplers_to_xbar_AWREADY(1),
      M_AXI_awsize(2 downto 0) => s01_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awvalid => s01_couplers_to_xbar_AWVALID,
      M_AXI_bid(0) => s01_couplers_to_xbar_BID(1),
      M_AXI_bready => s01_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s01_couplers_to_xbar_BRESP(3 downto 2),
      M_AXI_bvalid => s01_couplers_to_xbar_BVALID(1),
      M_AXI_rdata(31 downto 0) => s01_couplers_to_xbar_RDATA(63 downto 32),
      M_AXI_rid(0) => s01_couplers_to_xbar_RID(1),
      M_AXI_rlast => s01_couplers_to_xbar_RLAST(1),
      M_AXI_rready => s01_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s01_couplers_to_xbar_RRESP(3 downto 2),
      M_AXI_rvalid => s01_couplers_to_xbar_RVALID(1),
      M_AXI_wdata(31 downto 0) => s01_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wlast => s01_couplers_to_xbar_WLAST,
      M_AXI_wready => s01_couplers_to_xbar_WREADY(1),
      M_AXI_wstrb(3 downto 0) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s01_couplers_to_xbar_WVALID,
      S_ACLK => S01_ACLK_1,
      S_ARESETN => S01_ARESETN_1,
      S_AXI_araddr(31 downto 0) => axi_interconnect_0_to_s01_couplers_ARADDR(31 downto 0),
      S_AXI_arburst(1 downto 0) => axi_interconnect_0_to_s01_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => axi_interconnect_0_to_s01_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(0) => axi_interconnect_0_to_s01_couplers_ARID(0),
      S_AXI_arlen(7 downto 0) => axi_interconnect_0_to_s01_couplers_ARLEN(7 downto 0),
      S_AXI_arlock => axi_interconnect_0_to_s01_couplers_ARLOCK,
      S_AXI_arprot(2 downto 0) => axi_interconnect_0_to_s01_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => axi_interconnect_0_to_s01_couplers_ARQOS(3 downto 0),
      S_AXI_arready => axi_interconnect_0_to_s01_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => axi_interconnect_0_to_s01_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => axi_interconnect_0_to_s01_couplers_ARVALID,
      S_AXI_awaddr(31 downto 0) => axi_interconnect_0_to_s01_couplers_AWADDR(31 downto 0),
      S_AXI_awburst(1 downto 0) => axi_interconnect_0_to_s01_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => axi_interconnect_0_to_s01_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(0) => axi_interconnect_0_to_s01_couplers_AWID(0),
      S_AXI_awlen(7 downto 0) => axi_interconnect_0_to_s01_couplers_AWLEN(7 downto 0),
      S_AXI_awlock => axi_interconnect_0_to_s01_couplers_AWLOCK,
      S_AXI_awprot(2 downto 0) => axi_interconnect_0_to_s01_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => axi_interconnect_0_to_s01_couplers_AWQOS(3 downto 0),
      S_AXI_awready => axi_interconnect_0_to_s01_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => axi_interconnect_0_to_s01_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => axi_interconnect_0_to_s01_couplers_AWVALID,
      S_AXI_bid(0) => axi_interconnect_0_to_s01_couplers_BID(0),
      S_AXI_bready => axi_interconnect_0_to_s01_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => axi_interconnect_0_to_s01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => axi_interconnect_0_to_s01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => axi_interconnect_0_to_s01_couplers_RDATA(31 downto 0),
      S_AXI_rid(0) => axi_interconnect_0_to_s01_couplers_RID(0),
      S_AXI_rlast => axi_interconnect_0_to_s01_couplers_RLAST,
      S_AXI_rready => axi_interconnect_0_to_s01_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => axi_interconnect_0_to_s01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => axi_interconnect_0_to_s01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => axi_interconnect_0_to_s01_couplers_WDATA(31 downto 0),
      S_AXI_wlast => axi_interconnect_0_to_s01_couplers_WLAST,
      S_AXI_wready => axi_interconnect_0_to_s01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_interconnect_0_to_s01_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_interconnect_0_to_s01_couplers_WVALID
    );
xbar: component msys_xbar_2
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arid(0) => xbar_to_m00_couplers_ARID(0),
      m_axi_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arregion(3 downto 0) => NLW_xbar_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awid(0) => xbar_to_m00_couplers_AWID(0),
      m_axi_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awregion(3 downto 0) => NLW_xbar_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bid(0) => xbar_to_m00_couplers_BID(0),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rid(0) => xbar_to_m00_couplers_RID(0),
      m_axi_rlast(0) => xbar_to_m00_couplers_RLAST(0),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(63 downto 32) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arburst(3 downto 2) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(7 downto 4) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(1) => s01_couplers_to_xbar_ARID(0),
      s_axi_arid(0) => s00_couplers_to_xbar_ARID(0),
      s_axi_arlen(15 downto 8) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(1) => s01_couplers_to_xbar_ARLOCK,
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK,
      s_axi_arprot(5 downto 3) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(7 downto 4) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(1) => s01_couplers_to_xbar_ARREADY(1),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(5 downto 3) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_arvalid(1) => s01_couplers_to_xbar_ARVALID,
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(63 downto 32) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awburst(3 downto 2) => s01_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(7 downto 4) => s01_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(1) => s01_couplers_to_xbar_AWID(0),
      s_axi_awid(0) => s00_couplers_to_xbar_AWID(0),
      s_axi_awlen(15 downto 8) => s01_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(1) => s01_couplers_to_xbar_AWLOCK,
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK,
      s_axi_awprot(5 downto 3) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(7 downto 4) => s01_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(1) => s01_couplers_to_xbar_AWREADY(1),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(5 downto 3) => s01_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awvalid(1) => s01_couplers_to_xbar_AWVALID,
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bid(1) => s01_couplers_to_xbar_BID(1),
      s_axi_bid(0) => s00_couplers_to_xbar_BID(0),
      s_axi_bready(1) => s01_couplers_to_xbar_BREADY,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(3 downto 2) => s01_couplers_to_xbar_BRESP(3 downto 2),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(1) => s01_couplers_to_xbar_BVALID(1),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(63 downto 32) => s01_couplers_to_xbar_RDATA(63 downto 32),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rid(1) => s01_couplers_to_xbar_RID(1),
      s_axi_rid(0) => s00_couplers_to_xbar_RID(0),
      s_axi_rlast(1) => s01_couplers_to_xbar_RLAST(1),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(1) => s01_couplers_to_xbar_RREADY,
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(3 downto 2) => s01_couplers_to_xbar_RRESP(3 downto 2),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(1) => s01_couplers_to_xbar_RVALID(1),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(63 downto 32) => s01_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wlast(1) => s01_couplers_to_xbar_WLAST,
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST,
      s_axi_wready(1) => s01_couplers_to_xbar_WREADY(1),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(7 downto 4) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(1) => s01_couplers_to_xbar_WVALID,
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity msys_axi_interconnect_0_1 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_ACLK : in STD_LOGIC;
    S01_ARESETN : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rlast : out STD_LOGIC;
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wlast : in STD_LOGIC;
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC;
    S02_ACLK : in STD_LOGIC;
    S02_ARESETN : in STD_LOGIC;
    S02_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end msys_axi_interconnect_0_1;

architecture STRUCTURE of msys_axi_interconnect_0_1 is
  component msys_xbar_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 95 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 95 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 95 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component msys_xbar_4;
  signal BOOT_PLL_axi_interconnect_0_ACLK_net : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_ARESETN_net : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARREADY : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARVALID : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWREADY : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWVALID : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_BREADY : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_BVALID : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_RLAST : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_RREADY : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_RVALID : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_WLAST : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_WREADY : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s01_couplers_WVALID : STD_LOGIC;
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_axi_interconnect_0_to_s02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal S01_ACLK_1 : STD_LOGIC;
  signal S01_ARESETN_1 : STD_LOGIC;
  signal S02_ACLK_1 : STD_LOGIC;
  signal S02_ARESETN_1 : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_BOOT_PLL_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_BOOT_PLL_axi_interconnect_0_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal s01_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s02_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s02_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s02_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal s02_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal s02_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal s02_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s02_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  BOOT_PLL_axi_interconnect_0_ACLK_net <= ACLK;
  BOOT_PLL_axi_interconnect_0_ARESETN_net <= ARESETN;
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARADDR(31 downto 0) <= S01_AXI_araddr(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARBURST(1 downto 0) <= S01_AXI_arburst(1 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARCACHE(3 downto 0) <= S01_AXI_arcache(3 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARLEN(7 downto 0) <= S01_AXI_arlen(7 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARLOCK(0) <= S01_AXI_arlock(0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARQOS(3 downto 0) <= S01_AXI_arqos(3 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARSIZE(2 downto 0) <= S01_AXI_arsize(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARVALID <= S01_AXI_arvalid;
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWADDR(31 downto 0) <= S01_AXI_awaddr(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWBURST(1 downto 0) <= S01_AXI_awburst(1 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWCACHE(3 downto 0) <= S01_AXI_awcache(3 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWLEN(7 downto 0) <= S01_AXI_awlen(7 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWLOCK(0) <= S01_AXI_awlock(0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWQOS(3 downto 0) <= S01_AXI_awqos(3 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWSIZE(2 downto 0) <= S01_AXI_awsize(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWVALID <= S01_AXI_awvalid;
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_BREADY <= S01_AXI_bready;
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_RREADY <= S01_AXI_rready;
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_WLAST <= S01_AXI_wlast;
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s01_couplers_WVALID <= S01_AXI_wvalid;
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARADDR(31 downto 0) <= S02_AXI_araddr(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARPROT(2 downto 0) <= S02_AXI_arprot(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARVALID(0) <= S02_AXI_arvalid(0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWADDR(31 downto 0) <= S02_AXI_awaddr(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWPROT(2 downto 0) <= S02_AXI_awprot(2 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWVALID(0) <= S02_AXI_awvalid(0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_BREADY(0) <= S02_AXI_bready(0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_RREADY(0) <= S02_AXI_rready(0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_WDATA(31 downto 0) <= S02_AXI_wdata(31 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_WSTRB(3 downto 0) <= S02_AXI_wstrb(3 downto 0);
  BOOT_PLL_axi_interconnect_0_to_s02_couplers_WVALID(0) <= S02_AXI_wvalid(0);
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARADDR(31 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARVALID;
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWADDR(31 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWVALID;
  M00_AXI_bready <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_BREADY;
  M00_AXI_rready <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_BOOT_PLL_axi_interconnect_0_WVALID;
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARADDR(31 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARVALID;
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWADDR(31 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWVALID;
  M01_AXI_bready <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_BREADY;
  M01_AXI_rready <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_BOOT_PLL_axi_interconnect_0_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready(0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= BOOT_PLL_axi_interconnect_0_to_s00_couplers_WREADY(0);
  S01_ACLK_1 <= S01_ACLK;
  S01_ARESETN_1 <= S01_ARESETN;
  S01_AXI_arready <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARREADY;
  S01_AXI_awready <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWREADY;
  S01_AXI_bresp(1 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_BRESP(1 downto 0);
  S01_AXI_bvalid <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_BVALID;
  S01_AXI_rdata(31 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_RDATA(31 downto 0);
  S01_AXI_rlast <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_RLAST;
  S01_AXI_rresp(1 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_RRESP(1 downto 0);
  S01_AXI_rvalid <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_RVALID;
  S01_AXI_wready <= BOOT_PLL_axi_interconnect_0_to_s01_couplers_WREADY;
  S02_ACLK_1 <= S02_ACLK;
  S02_ARESETN_1 <= S02_ARESETN;
  S02_AXI_arready(0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARREADY(0);
  S02_AXI_awready(0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWREADY(0);
  S02_AXI_bresp(1 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_BRESP(1 downto 0);
  S02_AXI_bvalid(0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_BVALID(0);
  S02_AXI_rdata(31 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_RDATA(31 downto 0);
  S02_AXI_rresp(1 downto 0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_RRESP(1 downto 0);
  S02_AXI_rvalid(0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_RVALID(0);
  S02_AXI_wready(0) <= BOOT_PLL_axi_interconnect_0_to_s02_couplers_WREADY(0);
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARREADY <= M00_AXI_arready;
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWREADY <= M00_AXI_awready;
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_BOOT_PLL_axi_interconnect_0_WREADY <= M00_AXI_wready;
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARREADY <= M01_AXI_arready;
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWREADY <= M01_AXI_awready;
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_BOOT_PLL_axi_interconnect_0_WREADY <= M01_AXI_wready;
m00_couplers: entity work.m00_couplers_imp_1SMY5QF
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m00_couplers_to_BOOT_PLL_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m00_couplers_to_BOOT_PLL_axi_interconnect_0_AWVALID,
      M_AXI_bready => m00_couplers_to_BOOT_PLL_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_BOOT_PLL_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_BOOT_PLL_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_BOOT_PLL_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m00_couplers_to_BOOT_PLL_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_BOOT_PLL_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_BOOT_PLL_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_BOOT_PLL_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m00_couplers_to_BOOT_PLL_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_BOOT_PLL_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_BOOT_PLL_axi_interconnect_0_WVALID,
      S_ACLK => BOOT_PLL_axi_interconnect_0_ACLK_net,
      S_ARESETN => BOOT_PLL_axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready => xbar_to_m00_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready => xbar_to_m00_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready => xbar_to_m00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_WQGR1T
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m01_couplers_to_BOOT_PLL_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m01_couplers_to_BOOT_PLL_axi_interconnect_0_AWVALID,
      M_AXI_bready => m01_couplers_to_BOOT_PLL_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_BOOT_PLL_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_BOOT_PLL_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_BOOT_PLL_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m01_couplers_to_BOOT_PLL_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_BOOT_PLL_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_BOOT_PLL_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_BOOT_PLL_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m01_couplers_to_BOOT_PLL_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_BOOT_PLL_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_BOOT_PLL_axi_interconnect_0_WVALID,
      S_ACLK => BOOT_PLL_axi_interconnect_0_ACLK_net,
      S_ARESETN => BOOT_PLL_axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready => xbar_to_m01_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready => xbar_to_m01_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready => xbar_to_m01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => xbar_to_m01_couplers_WVALID(1)
    );
s00_couplers: entity work.s00_couplers_imp_CUN0DU
     port map (
      M_ACLK => BOOT_PLL_axi_interconnect_0_ACLK_net,
      M_ARESETN => BOOT_PLL_axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => BOOT_PLL_axi_interconnect_0_to_s00_couplers_WVALID(0)
    );
s01_couplers: entity work.s01_couplers_imp_1DROUDG
     port map (
      M_ACLK => BOOT_PLL_axi_interconnect_0_ACLK_net,
      M_ARESETN => BOOT_PLL_axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready => s01_couplers_to_xbar_ARREADY(1),
      M_AXI_arvalid => s01_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(31 downto 0) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready => s01_couplers_to_xbar_AWREADY(1),
      M_AXI_awvalid => s01_couplers_to_xbar_AWVALID,
      M_AXI_bready => s01_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s01_couplers_to_xbar_BRESP(3 downto 2),
      M_AXI_bvalid => s01_couplers_to_xbar_BVALID(1),
      M_AXI_rdata(31 downto 0) => s01_couplers_to_xbar_RDATA(63 downto 32),
      M_AXI_rready => s01_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s01_couplers_to_xbar_RRESP(3 downto 2),
      M_AXI_rvalid => s01_couplers_to_xbar_RVALID(1),
      M_AXI_wdata(31 downto 0) => s01_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready => s01_couplers_to_xbar_WREADY(1),
      M_AXI_wstrb(3 downto 0) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s01_couplers_to_xbar_WVALID,
      S_ACLK => S01_ACLK_1,
      S_ARESETN => S01_ARESETN_1,
      S_AXI_araddr(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARADDR(31 downto 0),
      S_AXI_arburst(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARQOS(3 downto 0),
      S_AXI_arready => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => BOOT_PLL_axi_interconnect_0_to_s01_couplers_ARVALID,
      S_AXI_awaddr(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWADDR(31 downto 0),
      S_AXI_awburst(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWQOS(3 downto 0),
      S_AXI_awready => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => BOOT_PLL_axi_interconnect_0_to_s01_couplers_AWVALID,
      S_AXI_bready => BOOT_PLL_axi_interconnect_0_to_s01_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => BOOT_PLL_axi_interconnect_0_to_s01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_RDATA(31 downto 0),
      S_AXI_rlast => BOOT_PLL_axi_interconnect_0_to_s01_couplers_RLAST,
      S_AXI_rready => BOOT_PLL_axi_interconnect_0_to_s01_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => BOOT_PLL_axi_interconnect_0_to_s01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_WDATA(31 downto 0),
      S_AXI_wlast => BOOT_PLL_axi_interconnect_0_to_s01_couplers_WLAST,
      S_AXI_wready => BOOT_PLL_axi_interconnect_0_to_s01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => BOOT_PLL_axi_interconnect_0_to_s01_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => BOOT_PLL_axi_interconnect_0_to_s01_couplers_WVALID
    );
s02_couplers: entity work.s02_couplers_imp_1LI39Y7
     port map (
      M_ACLK => BOOT_PLL_axi_interconnect_0_ACLK_net,
      M_ARESETN => BOOT_PLL_axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s02_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s02_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s02_couplers_to_xbar_ARREADY(2),
      M_AXI_arvalid(0) => s02_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s02_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s02_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s02_couplers_to_xbar_AWREADY(2),
      M_AXI_awvalid(0) => s02_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s02_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s02_couplers_to_xbar_BRESP(5 downto 4),
      M_AXI_bvalid(0) => s02_couplers_to_xbar_BVALID(2),
      M_AXI_rdata(31 downto 0) => s02_couplers_to_xbar_RDATA(95 downto 64),
      M_AXI_rready(0) => s02_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s02_couplers_to_xbar_RRESP(5 downto 4),
      M_AXI_rvalid(0) => s02_couplers_to_xbar_RVALID(2),
      M_AXI_wdata(31 downto 0) => s02_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s02_couplers_to_xbar_WREADY(2),
      M_AXI_wstrb(3 downto 0) => s02_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s02_couplers_to_xbar_WVALID(0),
      S_ACLK => S02_ACLK_1,
      S_ARESETN => S02_ARESETN_1,
      S_AXI_araddr(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_AWVALID(0),
      S_AXI_bready(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => BOOT_PLL_axi_interconnect_0_to_s02_couplers_WVALID(0)
    );
xbar: component msys_xbar_4
     port map (
      aclk => BOOT_PLL_axi_interconnect_0_ACLK_net,
      aresetn => BOOT_PLL_axi_interconnect_0_ARESETN_net,
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(5 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(5 downto 0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY,
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY,
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(5 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(5 downto 0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY,
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY,
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID,
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID,
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY,
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY,
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(95 downto 64) => s02_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_araddr(63 downto 32) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(8 downto 6) => s02_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arprot(5 downto 3) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(2) => s02_couplers_to_xbar_ARREADY(2),
      s_axi_arready(1) => s01_couplers_to_xbar_ARREADY(1),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(2) => s02_couplers_to_xbar_ARVALID(0),
      s_axi_arvalid(1) => s01_couplers_to_xbar_ARVALID,
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(95 downto 64) => s02_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awaddr(63 downto 32) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(8 downto 6) => s02_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awprot(5 downto 3) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(2) => s02_couplers_to_xbar_AWREADY(2),
      s_axi_awready(1) => s01_couplers_to_xbar_AWREADY(1),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(2) => s02_couplers_to_xbar_AWVALID(0),
      s_axi_awvalid(1) => s01_couplers_to_xbar_AWVALID,
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(2) => s02_couplers_to_xbar_BREADY(0),
      s_axi_bready(1) => s01_couplers_to_xbar_BREADY,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(5 downto 4) => s02_couplers_to_xbar_BRESP(5 downto 4),
      s_axi_bresp(3 downto 2) => s01_couplers_to_xbar_BRESP(3 downto 2),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(2) => s02_couplers_to_xbar_BVALID(2),
      s_axi_bvalid(1) => s01_couplers_to_xbar_BVALID(1),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(95 downto 64) => s02_couplers_to_xbar_RDATA(95 downto 64),
      s_axi_rdata(63 downto 32) => s01_couplers_to_xbar_RDATA(63 downto 32),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(2) => s02_couplers_to_xbar_RREADY(0),
      s_axi_rready(1) => s01_couplers_to_xbar_RREADY,
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(5 downto 4) => s02_couplers_to_xbar_RRESP(5 downto 4),
      s_axi_rresp(3 downto 2) => s01_couplers_to_xbar_RRESP(3 downto 2),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(2) => s02_couplers_to_xbar_RVALID(2),
      s_axi_rvalid(1) => s01_couplers_to_xbar_RVALID(1),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(95 downto 64) => s02_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wdata(63 downto 32) => s01_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(2) => s02_couplers_to_xbar_WREADY(2),
      s_axi_wready(1) => s01_couplers_to_xbar_WREADY(1),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(11 downto 8) => s02_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wstrb(7 downto 4) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(2) => s02_couplers_to_xbar_WVALID(0),
      s_axi_wvalid(1) => s01_couplers_to_xbar_WVALID,
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity msys_microblaze_0_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M05_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M05_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rlast : in STD_LOGIC;
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wlast : out STD_LOGIC;
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_arready : in STD_LOGIC;
    M10_AXI_arvalid : out STD_LOGIC;
    M10_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_awready : in STD_LOGIC;
    M10_AXI_awvalid : out STD_LOGIC;
    M10_AXI_bready : out STD_LOGIC;
    M10_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_bvalid : in STD_LOGIC;
    M10_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_rready : out STD_LOGIC;
    M10_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_rvalid : in STD_LOGIC;
    M10_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_wready : in STD_LOGIC;
    M10_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M10_AXI_wvalid : out STD_LOGIC;
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_arready : in STD_LOGIC;
    M14_AXI_arvalid : out STD_LOGIC;
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_awready : in STD_LOGIC;
    M14_AXI_awvalid : out STD_LOGIC;
    M14_AXI_bready : out STD_LOGIC;
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC;
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC;
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC;
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC;
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC;
    M15_ACLK : in STD_LOGIC;
    M15_ARESETN : in STD_LOGIC;
    M15_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_arready : in STD_LOGIC;
    M15_AXI_arvalid : out STD_LOGIC;
    M15_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_awready : in STD_LOGIC;
    M15_AXI_awvalid : out STD_LOGIC;
    M15_AXI_bready : out STD_LOGIC;
    M15_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_bvalid : in STD_LOGIC;
    M15_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_rready : out STD_LOGIC;
    M15_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_rvalid : in STD_LOGIC;
    M15_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_wready : in STD_LOGIC;
    M15_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M15_AXI_wvalid : out STD_LOGIC;
    M16_ACLK : in STD_LOGIC;
    M16_ARESETN : in STD_LOGIC;
    M16_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_arready : in STD_LOGIC;
    M16_AXI_arvalid : out STD_LOGIC;
    M16_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_awready : in STD_LOGIC;
    M16_AXI_awvalid : out STD_LOGIC;
    M16_AXI_bready : out STD_LOGIC;
    M16_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_bvalid : in STD_LOGIC;
    M16_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_rready : out STD_LOGIC;
    M16_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_rvalid : in STD_LOGIC;
    M16_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_wready : in STD_LOGIC;
    M16_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M16_AXI_wvalid : out STD_LOGIC;
    M17_ACLK : in STD_LOGIC;
    M17_ARESETN : in STD_LOGIC;
    M17_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_arready : in STD_LOGIC;
    M17_AXI_arvalid : out STD_LOGIC;
    M17_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_awready : in STD_LOGIC;
    M17_AXI_awvalid : out STD_LOGIC;
    M17_AXI_bready : out STD_LOGIC;
    M17_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_bvalid : in STD_LOGIC;
    M17_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_rready : out STD_LOGIC;
    M17_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_rvalid : in STD_LOGIC;
    M17_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_wready : in STD_LOGIC;
    M17_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M17_AXI_wvalid : out STD_LOGIC;
    M18_ACLK : in STD_LOGIC;
    M18_ARESETN : in STD_LOGIC;
    M18_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M18_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_ACLK : in STD_LOGIC;
    M19_ARESETN : in STD_LOGIC;
    M19_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M19_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_ACLK : in STD_LOGIC;
    M20_ARESETN : in STD_LOGIC;
    M20_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M20_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end msys_microblaze_0_axi_periph_0;

architecture STRUCTURE of msys_microblaze_0_axi_periph_0 is
  component msys_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component msys_xbar_3;
  component msys_tier2_xbar_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_tier2_xbar_0_0;
  component msys_tier2_xbar_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component msys_tier2_xbar_1_0;
  component msys_tier2_xbar_2_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component msys_tier2_xbar_2_0;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC;
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC;
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC;
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC;
  signal M06_ACLK_1 : STD_LOGIC;
  signal M06_ARESETN_1 : STD_LOGIC;
  signal M07_ACLK_1 : STD_LOGIC;
  signal M07_ARESETN_1 : STD_LOGIC;
  signal M08_ACLK_1 : STD_LOGIC;
  signal M08_ARESETN_1 : STD_LOGIC;
  signal M09_ACLK_1 : STD_LOGIC;
  signal M09_ARESETN_1 : STD_LOGIC;
  signal M10_ACLK_1 : STD_LOGIC;
  signal M10_ARESETN_1 : STD_LOGIC;
  signal M11_ACLK_1 : STD_LOGIC;
  signal M11_ARESETN_1 : STD_LOGIC;
  signal M12_ACLK_1 : STD_LOGIC;
  signal M12_ARESETN_1 : STD_LOGIC;
  signal M13_ACLK_1 : STD_LOGIC;
  signal M13_ARESETN_1 : STD_LOGIC;
  signal M14_ACLK_1 : STD_LOGIC;
  signal M14_ARESETN_1 : STD_LOGIC;
  signal M15_ACLK_1 : STD_LOGIC;
  signal M15_ARESETN_1 : STD_LOGIC;
  signal M16_ACLK_1 : STD_LOGIC;
  signal M16_ARESETN_1 : STD_LOGIC;
  signal M17_ACLK_1 : STD_LOGIC;
  signal M17_ARESETN_1 : STD_LOGIC;
  signal M18_ACLK_1 : STD_LOGIC;
  signal M18_ARESETN_1 : STD_LOGIC;
  signal M19_ACLK_1 : STD_LOGIC;
  signal M19_ARESETN_1 : STD_LOGIC;
  signal M20_ACLK_1 : STD_LOGIC;
  signal M20_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal i00_couplers_to_tier2_xbar_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m03_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_RLAST : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_WLAST : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m06_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m10_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m11_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m14_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m15_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m16_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC;
  signal m17_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC;
  signal m18_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_ACLK_net : STD_LOGIC;
  signal microblaze_0_axi_periph_ARESETN_net : STD_LOGIC;
  signal microblaze_0_axi_periph_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_tier2_xbar_1_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_tier2_xbar_1_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_tier2_xbar_2_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_tier2_xbar_2_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1 <= M02_ARESETN;
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1 <= M03_ARESETN;
  M03_AXI_araddr(6 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_ARADDR(6 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_microblaze_0_axi_periph_ARVALID;
  M03_AXI_awaddr(6 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_AWADDR(6 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_microblaze_0_axi_periph_AWVALID;
  M03_AXI_bready <= m03_couplers_to_microblaze_0_axi_periph_BREADY;
  M03_AXI_rready <= m03_couplers_to_microblaze_0_axi_periph_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_microblaze_0_axi_periph_WVALID;
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1 <= M04_ARESETN;
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_microblaze_0_axi_periph_ARVALID;
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_microblaze_0_axi_periph_AWVALID;
  M04_AXI_bready <= m04_couplers_to_microblaze_0_axi_periph_BREADY;
  M04_AXI_rready <= m04_couplers_to_microblaze_0_axi_periph_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_microblaze_0_axi_periph_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1 <= M05_ARESETN;
  M05_AXI_araddr(12 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_ARADDR(12 downto 0);
  M05_AXI_arburst(1 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_ARBURST(1 downto 0);
  M05_AXI_arcache(3 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_ARCACHE(3 downto 0);
  M05_AXI_arlen(7 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_ARLEN(7 downto 0);
  M05_AXI_arsize(2 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_ARSIZE(2 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_microblaze_0_axi_periph_ARVALID;
  M05_AXI_awaddr(12 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_AWADDR(12 downto 0);
  M05_AXI_awburst(1 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_AWBURST(1 downto 0);
  M05_AXI_awcache(3 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_AWCACHE(3 downto 0);
  M05_AXI_awlen(7 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_AWLEN(7 downto 0);
  M05_AXI_awsize(2 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_AWSIZE(2 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_microblaze_0_axi_periph_AWVALID;
  M05_AXI_bready <= m05_couplers_to_microblaze_0_axi_periph_BREADY;
  M05_AXI_rready <= m05_couplers_to_microblaze_0_axi_periph_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M05_AXI_wlast <= m05_couplers_to_microblaze_0_axi_periph_WLAST;
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_microblaze_0_axi_periph_WVALID;
  M06_ACLK_1 <= M06_ACLK;
  M06_ARESETN_1 <= M06_ARESETN;
  M06_AXI_araddr(31 downto 0) <= m06_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M06_AXI_arvalid(0) <= m06_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M06_AXI_awaddr(31 downto 0) <= m06_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M06_AXI_awvalid(0) <= m06_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M06_AXI_bready(0) <= m06_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M06_AXI_rready(0) <= m06_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M06_AXI_wvalid(0) <= m06_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M07_ACLK_1 <= M07_ACLK;
  M07_ARESETN_1 <= M07_ARESETN;
  M07_AXI_araddr(31 downto 0) <= m07_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M07_AXI_arvalid(0) <= m07_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M07_AXI_awaddr(31 downto 0) <= m07_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M07_AXI_awvalid(0) <= m07_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M07_AXI_bready(0) <= m07_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M07_AXI_rready(0) <= m07_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M07_AXI_wvalid(0) <= m07_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M08_ACLK_1 <= M08_ACLK;
  M08_ARESETN_1 <= M08_ARESETN;
  M08_AXI_araddr(31 downto 0) <= m08_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M08_AXI_arvalid(0) <= m08_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M08_AXI_awaddr(31 downto 0) <= m08_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M08_AXI_awvalid(0) <= m08_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M08_AXI_bready(0) <= m08_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M08_AXI_rready(0) <= m08_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M08_AXI_wvalid(0) <= m08_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M09_ACLK_1 <= M09_ACLK;
  M09_ARESETN_1 <= M09_ARESETN;
  M09_AXI_araddr(31 downto 0) <= m09_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M09_AXI_arvalid(0) <= m09_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M09_AXI_awaddr(31 downto 0) <= m09_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M09_AXI_awvalid(0) <= m09_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M09_AXI_bready(0) <= m09_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M09_AXI_rready(0) <= m09_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M09_AXI_wvalid(0) <= m09_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M10_ACLK_1 <= M10_ACLK;
  M10_ARESETN_1 <= M10_ARESETN;
  M10_AXI_araddr(31 downto 0) <= m10_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M10_AXI_arvalid <= m10_couplers_to_microblaze_0_axi_periph_ARVALID;
  M10_AXI_awaddr(31 downto 0) <= m10_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M10_AXI_awvalid <= m10_couplers_to_microblaze_0_axi_periph_AWVALID;
  M10_AXI_bready <= m10_couplers_to_microblaze_0_axi_periph_BREADY;
  M10_AXI_rready <= m10_couplers_to_microblaze_0_axi_periph_RREADY;
  M10_AXI_wdata(31 downto 0) <= m10_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M10_AXI_wstrb(3 downto 0) <= m10_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M10_AXI_wvalid <= m10_couplers_to_microblaze_0_axi_periph_WVALID;
  M11_ACLK_1 <= M11_ACLK;
  M11_ARESETN_1 <= M11_ARESETN;
  M11_AXI_araddr(31 downto 0) <= m11_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M11_AXI_arvalid(0) <= m11_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M11_AXI_awaddr(31 downto 0) <= m11_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M11_AXI_awvalid(0) <= m11_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M11_AXI_bready(0) <= m11_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M11_AXI_rready(0) <= m11_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M11_AXI_wvalid(0) <= m11_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M12_ACLK_1 <= M12_ACLK;
  M12_ARESETN_1 <= M12_ARESETN;
  M12_AXI_araddr(31 downto 0) <= m12_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M12_AXI_arvalid(0) <= m12_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M12_AXI_awaddr(31 downto 0) <= m12_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M12_AXI_awvalid(0) <= m12_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M12_AXI_bready(0) <= m12_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M12_AXI_rready(0) <= m12_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M12_AXI_wdata(31 downto 0) <= m12_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M12_AXI_wstrb(3 downto 0) <= m12_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M12_AXI_wvalid(0) <= m12_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M13_ACLK_1 <= M13_ACLK;
  M13_ARESETN_1 <= M13_ARESETN;
  M13_AXI_araddr(31 downto 0) <= m13_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M13_AXI_arvalid(0) <= m13_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M13_AXI_awaddr(31 downto 0) <= m13_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M13_AXI_awvalid(0) <= m13_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M13_AXI_bready(0) <= m13_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M13_AXI_rready(0) <= m13_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M13_AXI_wvalid(0) <= m13_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M14_ACLK_1 <= M14_ACLK;
  M14_ARESETN_1 <= M14_ARESETN;
  M14_AXI_araddr(31 downto 0) <= m14_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M14_AXI_arvalid <= m14_couplers_to_microblaze_0_axi_periph_ARVALID;
  M14_AXI_awaddr(31 downto 0) <= m14_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M14_AXI_awvalid <= m14_couplers_to_microblaze_0_axi_periph_AWVALID;
  M14_AXI_bready <= m14_couplers_to_microblaze_0_axi_periph_BREADY;
  M14_AXI_rready <= m14_couplers_to_microblaze_0_axi_periph_RREADY;
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M14_AXI_wvalid <= m14_couplers_to_microblaze_0_axi_periph_WVALID;
  M15_ACLK_1 <= M15_ACLK;
  M15_ARESETN_1 <= M15_ARESETN;
  M15_AXI_araddr(31 downto 0) <= m15_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M15_AXI_arvalid <= m15_couplers_to_microblaze_0_axi_periph_ARVALID;
  M15_AXI_awaddr(31 downto 0) <= m15_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M15_AXI_awvalid <= m15_couplers_to_microblaze_0_axi_periph_AWVALID;
  M15_AXI_bready <= m15_couplers_to_microblaze_0_axi_periph_BREADY;
  M15_AXI_rready <= m15_couplers_to_microblaze_0_axi_periph_RREADY;
  M15_AXI_wdata(31 downto 0) <= m15_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M15_AXI_wstrb(3 downto 0) <= m15_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M15_AXI_wvalid <= m15_couplers_to_microblaze_0_axi_periph_WVALID;
  M16_ACLK_1 <= M16_ACLK;
  M16_ARESETN_1 <= M16_ARESETN;
  M16_AXI_araddr(31 downto 0) <= m16_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M16_AXI_arvalid <= m16_couplers_to_microblaze_0_axi_periph_ARVALID;
  M16_AXI_awaddr(31 downto 0) <= m16_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M16_AXI_awvalid <= m16_couplers_to_microblaze_0_axi_periph_AWVALID;
  M16_AXI_bready <= m16_couplers_to_microblaze_0_axi_periph_BREADY;
  M16_AXI_rready <= m16_couplers_to_microblaze_0_axi_periph_RREADY;
  M16_AXI_wdata(31 downto 0) <= m16_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M16_AXI_wstrb(3 downto 0) <= m16_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M16_AXI_wvalid <= m16_couplers_to_microblaze_0_axi_periph_WVALID;
  M17_ACLK_1 <= M17_ACLK;
  M17_ARESETN_1 <= M17_ARESETN;
  M17_AXI_araddr(31 downto 0) <= m17_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M17_AXI_arvalid <= m17_couplers_to_microblaze_0_axi_periph_ARVALID;
  M17_AXI_awaddr(31 downto 0) <= m17_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M17_AXI_awvalid <= m17_couplers_to_microblaze_0_axi_periph_AWVALID;
  M17_AXI_bready <= m17_couplers_to_microblaze_0_axi_periph_BREADY;
  M17_AXI_rready <= m17_couplers_to_microblaze_0_axi_periph_RREADY;
  M17_AXI_wdata(31 downto 0) <= m17_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M17_AXI_wstrb(3 downto 0) <= m17_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M17_AXI_wvalid <= m17_couplers_to_microblaze_0_axi_periph_WVALID;
  M18_ACLK_1 <= M18_ACLK;
  M18_ARESETN_1 <= M18_ARESETN;
  M18_AXI_araddr(31 downto 0) <= m18_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M18_AXI_arprot(2 downto 0) <= m18_couplers_to_microblaze_0_axi_periph_ARPROT(2 downto 0);
  M18_AXI_arvalid(0) <= m18_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M18_AXI_awaddr(31 downto 0) <= m18_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M18_AXI_awprot(2 downto 0) <= m18_couplers_to_microblaze_0_axi_periph_AWPROT(2 downto 0);
  M18_AXI_awvalid(0) <= m18_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M18_AXI_bready(0) <= m18_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M18_AXI_rready(0) <= m18_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M18_AXI_wdata(31 downto 0) <= m18_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M18_AXI_wstrb(3 downto 0) <= m18_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M18_AXI_wvalid(0) <= m18_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M19_ACLK_1 <= M19_ACLK;
  M19_ARESETN_1 <= M19_ARESETN;
  M19_AXI_araddr(31 downto 0) <= m19_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M19_AXI_arvalid(0) <= m19_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M19_AXI_awaddr(31 downto 0) <= m19_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M19_AXI_awvalid(0) <= m19_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M19_AXI_bready(0) <= m19_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M19_AXI_rready(0) <= m19_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M19_AXI_wdata(31 downto 0) <= m19_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M19_AXI_wstrb(3 downto 0) <= m19_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M19_AXI_wvalid(0) <= m19_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M20_ACLK_1 <= M20_ACLK;
  M20_ARESETN_1 <= M20_ARESETN;
  M20_AXI_araddr(31 downto 0) <= m20_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M20_AXI_arvalid(0) <= m20_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M20_AXI_awaddr(31 downto 0) <= m20_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M20_AXI_awvalid(0) <= m20_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M20_AXI_bready(0) <= m20_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M20_AXI_rready(0) <= m20_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M20_AXI_wdata(31 downto 0) <= m20_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M20_AXI_wstrb(3 downto 0) <= m20_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M20_AXI_wvalid(0) <= m20_couplers_to_microblaze_0_axi_periph_WVALID(0);
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready(0) <= microblaze_0_axi_periph_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= microblaze_0_axi_periph_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= microblaze_0_axi_periph_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= microblaze_0_axi_periph_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= microblaze_0_axi_periph_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= microblaze_0_axi_periph_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= microblaze_0_axi_periph_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= microblaze_0_axi_periph_to_s00_couplers_WREADY(0);
  m00_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_microblaze_0_axi_periph_ARREADY <= M03_AXI_arready;
  m03_couplers_to_microblaze_0_axi_periph_AWREADY <= M03_AXI_awready;
  m03_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_microblaze_0_axi_periph_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_microblaze_0_axi_periph_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_microblaze_0_axi_periph_WREADY <= M03_AXI_wready;
  m04_couplers_to_microblaze_0_axi_periph_ARREADY <= M04_AXI_arready;
  m04_couplers_to_microblaze_0_axi_periph_AWREADY <= M04_AXI_awready;
  m04_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_microblaze_0_axi_periph_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_microblaze_0_axi_periph_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_microblaze_0_axi_periph_WREADY <= M04_AXI_wready;
  m05_couplers_to_microblaze_0_axi_periph_ARREADY <= M05_AXI_arready;
  m05_couplers_to_microblaze_0_axi_periph_AWREADY <= M05_AXI_awready;
  m05_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_microblaze_0_axi_periph_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_microblaze_0_axi_periph_RLAST <= M05_AXI_rlast;
  m05_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_microblaze_0_axi_periph_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_microblaze_0_axi_periph_WREADY <= M05_AXI_wready;
  m06_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M06_AXI_arready(0);
  m06_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M06_AXI_awready(0);
  m06_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M06_AXI_bvalid(0);
  m06_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M06_AXI_rvalid(0);
  m06_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M06_AXI_wready(0);
  m07_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M07_AXI_arready(0);
  m07_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M07_AXI_awready(0);
  m07_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M07_AXI_bvalid(0);
  m07_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M07_AXI_rvalid(0);
  m07_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M07_AXI_wready(0);
  m08_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M08_AXI_arready(0);
  m08_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M08_AXI_awready(0);
  m08_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M08_AXI_bvalid(0);
  m08_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M08_AXI_rvalid(0);
  m08_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M08_AXI_wready(0);
  m09_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M09_AXI_arready(0);
  m09_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M09_AXI_awready(0);
  m09_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M09_AXI_bvalid(0);
  m09_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M09_AXI_rvalid(0);
  m09_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M09_AXI_wready(0);
  m10_couplers_to_microblaze_0_axi_periph_ARREADY <= M10_AXI_arready;
  m10_couplers_to_microblaze_0_axi_periph_AWREADY <= M10_AXI_awready;
  m10_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M10_AXI_bresp(1 downto 0);
  m10_couplers_to_microblaze_0_axi_periph_BVALID <= M10_AXI_bvalid;
  m10_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M10_AXI_rdata(31 downto 0);
  m10_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M10_AXI_rresp(1 downto 0);
  m10_couplers_to_microblaze_0_axi_periph_RVALID <= M10_AXI_rvalid;
  m10_couplers_to_microblaze_0_axi_periph_WREADY <= M10_AXI_wready;
  m11_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M11_AXI_arready(0);
  m11_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M11_AXI_awready(0);
  m11_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M11_AXI_bvalid(0);
  m11_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M11_AXI_rvalid(0);
  m11_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M11_AXI_wready(0);
  m12_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M12_AXI_arready(0);
  m12_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M12_AXI_awready(0);
  m12_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M12_AXI_bvalid(0);
  m12_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M12_AXI_rdata(31 downto 0);
  m12_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M12_AXI_rvalid(0);
  m12_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M12_AXI_wready(0);
  m13_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M13_AXI_arready(0);
  m13_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M13_AXI_awready(0);
  m13_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M13_AXI_bvalid(0);
  m13_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M13_AXI_rvalid(0);
  m13_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M13_AXI_wready(0);
  m14_couplers_to_microblaze_0_axi_periph_ARREADY <= M14_AXI_arready;
  m14_couplers_to_microblaze_0_axi_periph_AWREADY <= M14_AXI_awready;
  m14_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_microblaze_0_axi_periph_BVALID <= M14_AXI_bvalid;
  m14_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_microblaze_0_axi_periph_RVALID <= M14_AXI_rvalid;
  m14_couplers_to_microblaze_0_axi_periph_WREADY <= M14_AXI_wready;
  m15_couplers_to_microblaze_0_axi_periph_ARREADY <= M15_AXI_arready;
  m15_couplers_to_microblaze_0_axi_periph_AWREADY <= M15_AXI_awready;
  m15_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M15_AXI_bresp(1 downto 0);
  m15_couplers_to_microblaze_0_axi_periph_BVALID <= M15_AXI_bvalid;
  m15_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M15_AXI_rdata(31 downto 0);
  m15_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M15_AXI_rresp(1 downto 0);
  m15_couplers_to_microblaze_0_axi_periph_RVALID <= M15_AXI_rvalid;
  m15_couplers_to_microblaze_0_axi_periph_WREADY <= M15_AXI_wready;
  m16_couplers_to_microblaze_0_axi_periph_ARREADY <= M16_AXI_arready;
  m16_couplers_to_microblaze_0_axi_periph_AWREADY <= M16_AXI_awready;
  m16_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M16_AXI_bresp(1 downto 0);
  m16_couplers_to_microblaze_0_axi_periph_BVALID <= M16_AXI_bvalid;
  m16_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M16_AXI_rdata(31 downto 0);
  m16_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M16_AXI_rresp(1 downto 0);
  m16_couplers_to_microblaze_0_axi_periph_RVALID <= M16_AXI_rvalid;
  m16_couplers_to_microblaze_0_axi_periph_WREADY <= M16_AXI_wready;
  m17_couplers_to_microblaze_0_axi_periph_ARREADY <= M17_AXI_arready;
  m17_couplers_to_microblaze_0_axi_periph_AWREADY <= M17_AXI_awready;
  m17_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M17_AXI_bresp(1 downto 0);
  m17_couplers_to_microblaze_0_axi_periph_BVALID <= M17_AXI_bvalid;
  m17_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M17_AXI_rdata(31 downto 0);
  m17_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M17_AXI_rresp(1 downto 0);
  m17_couplers_to_microblaze_0_axi_periph_RVALID <= M17_AXI_rvalid;
  m17_couplers_to_microblaze_0_axi_periph_WREADY <= M17_AXI_wready;
  m18_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M18_AXI_arready(0);
  m18_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M18_AXI_awready(0);
  m18_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M18_AXI_bresp(1 downto 0);
  m18_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M18_AXI_bvalid(0);
  m18_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M18_AXI_rdata(31 downto 0);
  m18_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M18_AXI_rresp(1 downto 0);
  m18_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M18_AXI_rvalid(0);
  m18_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M18_AXI_wready(0);
  m19_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M19_AXI_arready(0);
  m19_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M19_AXI_awready(0);
  m19_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M19_AXI_bresp(1 downto 0);
  m19_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M19_AXI_bvalid(0);
  m19_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M19_AXI_rdata(31 downto 0);
  m19_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M19_AXI_rresp(1 downto 0);
  m19_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M19_AXI_rvalid(0);
  m19_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M19_AXI_wready(0);
  m20_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M20_AXI_arready(0);
  m20_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M20_AXI_awready(0);
  m20_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M20_AXI_bresp(1 downto 0);
  m20_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M20_AXI_bvalid(0);
  m20_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M20_AXI_rdata(31 downto 0);
  m20_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M20_AXI_rresp(1 downto 0);
  m20_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M20_AXI_rvalid(0);
  m20_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M20_AXI_wready(0);
  microblaze_0_axi_periph_ACLK_net <= ACLK;
  microblaze_0_axi_periph_ARESETN_net <= ARESETN;
  microblaze_0_axi_periph_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  microblaze_0_axi_periph_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  microblaze_0_axi_periph_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  microblaze_0_axi_periph_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  microblaze_0_axi_periph_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
i00_couplers: entity work.i00_couplers_imp_1SR1CTB
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      M_AXI_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      M_AXI_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      M_AXI_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      M_AXI_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      M_AXI_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_i00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_i00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_i00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_i00_couplers_WVALID(0)
    );
i01_couplers: entity work.i01_couplers_imp_W9W6SP
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      M_AXI_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      M_AXI_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      M_AXI_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      M_AXI_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      M_AXI_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      M_AXI_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      M_AXI_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      M_AXI_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      M_AXI_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      M_AXI_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      M_AXI_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i01_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => xbar_to_i01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_i01_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => xbar_to_i01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_i01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_i01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_i01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_i01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_i01_couplers_WVALID(1)
    );
i02_couplers: entity work.i02_couplers_imp_29WOTU
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      M_AXI_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      M_AXI_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      M_AXI_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      M_AXI_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      M_AXI_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      M_AXI_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      M_AXI_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i02_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => xbar_to_i02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_i02_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => xbar_to_i02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_i02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_i02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_i02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_i02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_i02_couplers_WVALID(2)
    );
m00_couplers: entity work.m00_couplers_imp_H1JZBS
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_18I2MEM
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1P1M5H1
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN => M02_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => tier2_xbar_0_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => tier2_xbar_0_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => tier2_xbar_0_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_I1SPXF
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN => M03_ARESETN_1,
      M_AXI_araddr(6 downto 0) => m03_couplers_to_microblaze_0_axi_periph_ARADDR(6 downto 0),
      M_AXI_arready => m03_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arvalid => m03_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(6 downto 0) => m03_couplers_to_microblaze_0_axi_periph_AWADDR(6 downto 0),
      M_AXI_awready => m03_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awvalid => m03_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m03_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arready => tier2_xbar_0_to_m03_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awready => tier2_xbar_0_to_m03_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_0_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m03_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m03_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready => tier2_xbar_0_to_m03_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => tier2_xbar_0_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_A73CLF
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN => M04_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m04_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m04_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arvalid => m04_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m04_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awvalid => m04_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m04_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m04_couplers_ARADDR(159 downto 128),
      S_AXI_arready => tier2_xbar_0_to_m04_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m04_couplers_AWADDR(159 downto 128),
      S_AXI_awready => tier2_xbar_0_to_m04_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_0_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready => tier2_xbar_0_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => tier2_xbar_0_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_1FK0SMT
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN => M05_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m05_couplers_to_microblaze_0_axi_periph_ARADDR(12 downto 0),
      M_AXI_arburst(1 downto 0) => m05_couplers_to_microblaze_0_axi_periph_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m05_couplers_to_microblaze_0_axi_periph_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m05_couplers_to_microblaze_0_axi_periph_ARLEN(7 downto 0),
      M_AXI_arready => m05_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arsize(2 downto 0) => m05_couplers_to_microblaze_0_axi_periph_ARSIZE(2 downto 0),
      M_AXI_arvalid => m05_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(12 downto 0) => m05_couplers_to_microblaze_0_axi_periph_AWADDR(12 downto 0),
      M_AXI_awburst(1 downto 0) => m05_couplers_to_microblaze_0_axi_periph_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m05_couplers_to_microblaze_0_axi_periph_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m05_couplers_to_microblaze_0_axi_periph_AWLEN(7 downto 0),
      M_AXI_awready => m05_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awsize(2 downto 0) => m05_couplers_to_microblaze_0_axi_periph_AWSIZE(2 downto 0),
      M_AXI_awvalid => m05_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m05_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rlast => m05_couplers_to_microblaze_0_axi_periph_RLAST,
      M_AXI_rready => m05_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wlast => m05_couplers_to_microblaze_0_axi_periph_WLAST,
      M_AXI_wready => m05_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m05_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arready => tier2_xbar_0_to_m05_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m05_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awready => tier2_xbar_0_to_m05_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_0_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready => tier2_xbar_0_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => tier2_xbar_0_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_1IULRN2
     port map (
      M_ACLK => M06_ACLK_1,
      M_ARESETN => M06_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m06_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m06_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m06_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m06_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m06_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m06_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m06_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m06_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m06_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m06_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m06_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m06_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m06_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m06_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m06_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m06_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m06_couplers_ARADDR(223 downto 192),
      S_AXI_arready(0) => tier2_xbar_0_to_m06_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m06_couplers_AWADDR(223 downto 192),
      S_AXI_awready(0) => tier2_xbar_0_to_m06_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      S_AXI_bready(0) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m06_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m06_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wready(0) => tier2_xbar_0_to_m06_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_OLAJ4O
     port map (
      M_ACLK => M07_ACLK_1,
      M_ARESETN => M07_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m07_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m07_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m07_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m07_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m07_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m07_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m07_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m07_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m07_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m07_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m07_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m07_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m07_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m07_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m07_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m07_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m07_couplers_ARADDR(255 downto 224),
      S_AXI_arready(0) => tier2_xbar_0_to_m07_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m07_couplers_AWADDR(255 downto 224),
      S_AXI_awready(0) => tier2_xbar_0_to_m07_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m07_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m07_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_0_to_m07_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_3XXN72
     port map (
      M_ACLK => M08_ACLK_1,
      M_ARESETN => M08_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m08_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m08_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m08_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m08_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m08_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m08_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m08_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m08_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m08_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m08_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m08_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m08_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m08_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m08_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m08_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m08_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0)
    );
m09_couplers: entity work.m09_couplers_imp_14UM57C
     port map (
      M_ACLK => M09_ACLK_1,
      M_ARESETN => M09_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m09_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m09_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m09_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m09_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m09_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m09_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m09_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m09_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m09_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m09_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m09_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m09_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m09_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m09_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m09_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m09_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m09_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => tier2_xbar_1_to_m09_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m09_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => tier2_xbar_1_to_m09_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m09_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m09_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_1_to_m09_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m09_couplers_WVALID(1)
    );
m10_couplers: entity work.m10_couplers_imp_10SF2B4
     port map (
      M_ACLK => M10_ACLK_1,
      M_ARESETN => M10_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m10_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m10_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arvalid => m10_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m10_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m10_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awvalid => m10_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m10_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m10_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m10_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m10_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m10_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m10_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m10_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m10_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m10_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m10_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m10_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m10_couplers_ARADDR(95 downto 64),
      S_AXI_arready => tier2_xbar_1_to_m10_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m10_couplers_AWADDR(95 downto 64),
      S_AXI_awready => tier2_xbar_1_to_m10_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_1_to_m10_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m10_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m10_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m10_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_1_to_m10_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_1_to_m10_couplers_WVALID(2)
    );
m11_couplers: entity work.m11_couplers_imp_73O2YU
     port map (
      M_ACLK => M11_ACLK_1,
      M_ARESETN => M11_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m11_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m11_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m11_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m11_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m11_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m11_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m11_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m11_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m11_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m11_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m11_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m11_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m11_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m11_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m11_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m11_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m11_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => tier2_xbar_1_to_m11_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m11_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => tier2_xbar_1_to_m11_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m11_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m11_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_1_to_m11_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m11_couplers_WVALID(3)
    );
m12_couplers: entity work.m12_couplers_imp_SALN19
     port map (
      M_ACLK => M12_ACLK_1,
      M_ARESETN => M12_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m12_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m12_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m12_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m12_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m12_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m12_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m12_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m12_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m12_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m12_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m12_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m12_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m12_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m12_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m12_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m12_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m12_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m12_couplers_ARADDR(159 downto 128),
      S_AXI_arready(0) => tier2_xbar_1_to_m12_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m12_couplers_AWADDR(159 downto 128),
      S_AXI_awready(0) => tier2_xbar_1_to_m12_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m12_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m12_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_1_to_m12_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m12_couplers_WVALID(4)
    );
m13_couplers: entity work.m13_couplers_imp_1X2T7E3
     port map (
      M_ACLK => M13_ACLK_1,
      M_ARESETN => M13_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m13_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m13_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m13_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m13_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m13_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m13_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m13_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m13_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m13_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m13_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m13_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m13_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m13_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m13_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m13_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m13_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m13_couplers_ARADDR(191 downto 160),
      S_AXI_arready(0) => tier2_xbar_1_to_m13_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m13_couplers_AWADDR(191 downto 160),
      S_AXI_awready(0) => tier2_xbar_1_to_m13_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m13_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m13_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_1_to_m13_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m13_couplers_WVALID(5)
    );
m14_couplers: entity work.m14_couplers_imp_17MKEWB
     port map (
      M_ACLK => M14_ACLK_1,
      M_ARESETN => M14_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m14_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m14_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arvalid => m14_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m14_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m14_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awvalid => m14_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m14_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m14_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m14_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m14_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m14_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m14_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m14_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m14_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m14_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m14_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m14_couplers_ARADDR(223 downto 192),
      S_AXI_arready => tier2_xbar_1_to_m14_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m14_couplers_AWADDR(223 downto 192),
      S_AXI_awready => tier2_xbar_1_to_m14_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_1_to_m14_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m14_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m14_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m14_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      S_AXI_wready => tier2_xbar_1_to_m14_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => tier2_xbar_1_to_m14_couplers_WVALID(6)
    );
m15_couplers: entity work.m15_couplers_imp_213Q5
     port map (
      M_ACLK => M15_ACLK_1,
      M_ARESETN => M15_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m15_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m15_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arvalid => m15_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m15_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m15_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awvalid => m15_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m15_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m15_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m15_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m15_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m15_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m15_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m15_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m15_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m15_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m15_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m15_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m15_couplers_ARADDR(255 downto 224),
      S_AXI_arready => tier2_xbar_1_to_m15_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m15_couplers_AWADDR(255 downto 224),
      S_AXI_awready => tier2_xbar_1_to_m15_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_1_to_m15_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m15_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m15_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m15_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      S_AXI_wready => tier2_xbar_1_to_m15_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid => tier2_xbar_1_to_m15_couplers_WVALID(7)
    );
m16_couplers: entity work.m16_couplers_imp_YHXAYU
     port map (
      M_ACLK => M16_ACLK_1,
      M_ARESETN => M16_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m16_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m16_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arvalid => m16_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m16_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m16_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awvalid => m16_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m16_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m16_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m16_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m16_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m16_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m16_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m16_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m16_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m16_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m16_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m16_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(31 downto 0),
      S_AXI_arready => tier2_xbar_2_to_m16_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(31 downto 0),
      S_AXI_awready => tier2_xbar_2_to_m16_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_2_to_m16_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m16_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m16_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m16_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_2_to_m16_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_2_to_m16_couplers_WVALID(0)
    );
m17_couplers: entity work.m17_couplers_imp_1QJ078W
     port map (
      M_ACLK => M17_ACLK_1,
      M_ARESETN => M17_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m17_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m17_couplers_to_microblaze_0_axi_periph_ARREADY,
      M_AXI_arvalid => m17_couplers_to_microblaze_0_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m17_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m17_couplers_to_microblaze_0_axi_periph_AWREADY,
      M_AXI_awvalid => m17_couplers_to_microblaze_0_axi_periph_AWVALID,
      M_AXI_bready => m17_couplers_to_microblaze_0_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m17_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m17_couplers_to_microblaze_0_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m17_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m17_couplers_to_microblaze_0_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m17_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m17_couplers_to_microblaze_0_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m17_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m17_couplers_to_microblaze_0_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m17_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m17_couplers_to_microblaze_0_axi_periph_WVALID,
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m17_couplers_ARADDR(63 downto 32),
      S_AXI_arready => tier2_xbar_2_to_m17_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m17_couplers_AWADDR(63 downto 32),
      S_AXI_awready => tier2_xbar_2_to_m17_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_2_to_m17_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m17_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m17_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m17_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      S_AXI_wready => tier2_xbar_2_to_m17_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => tier2_xbar_2_to_m17_couplers_WVALID(1)
    );
m18_couplers: entity work.m18_couplers_imp_1EZZQDI
     port map (
      M_ACLK => M18_ACLK_1,
      M_ARESETN => M18_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m18_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m18_couplers_to_microblaze_0_axi_periph_ARPROT(2 downto 0),
      M_AXI_arready(0) => m18_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m18_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m18_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m18_couplers_to_microblaze_0_axi_periph_AWPROT(2 downto 0),
      M_AXI_awready(0) => m18_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m18_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m18_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m18_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m18_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m18_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m18_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m18_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m18_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m18_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m18_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m18_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m18_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m18_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      S_AXI_arready => tier2_xbar_2_to_m18_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m18_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      S_AXI_awready => tier2_xbar_2_to_m18_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_2_to_m18_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m18_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m18_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m18_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_2_to_m18_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_2_to_m18_couplers_WVALID(2)
    );
m19_couplers: entity work.m19_couplers_imp_BV2W4W
     port map (
      M_ACLK => M19_ACLK_1,
      M_ARESETN => M19_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m19_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m19_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m19_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m19_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m19_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m19_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m19_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m19_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m19_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m19_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m19_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m19_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m19_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m19_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m19_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m19_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m19_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m19_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => tier2_xbar_2_to_m19_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m19_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => tier2_xbar_2_to_m19_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m19_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m19_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_2_to_m19_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m19_couplers_WVALID(3)
    );
m20_couplers: entity work.m20_couplers_imp_15LG9VT
     port map (
      M_ACLK => M20_ACLK_1,
      M_ARESETN => M20_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m20_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m20_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m20_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m20_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m20_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m20_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m20_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m20_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m20_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m20_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m20_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m20_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m20_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m20_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m20_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m20_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m20_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m20_couplers_ARADDR(159 downto 128),
      S_AXI_arready(0) => tier2_xbar_2_to_m20_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m20_couplers_AWADDR(159 downto 128),
      S_AXI_awready(0) => tier2_xbar_2_to_m20_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m20_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m20_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_2_to_m20_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m20_couplers_WVALID(4)
    );
s00_couplers: entity work.s00_couplers_imp_1XV12NH
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN => microblaze_0_axi_periph_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => microblaze_0_axi_periph_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => microblaze_0_axi_periph_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_0_axi_periph_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => microblaze_0_axi_periph_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => microblaze_0_axi_periph_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_0_axi_periph_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => microblaze_0_axi_periph_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_0_axi_periph_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_0_axi_periph_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_0_axi_periph_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_0_axi_periph_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_0_axi_periph_to_s00_couplers_WVALID(0)
    );
tier2_xbar_0: component msys_tier2_xbar_0_0
     port map (
      aclk => microblaze_0_axi_periph_ACLK_net,
      aresetn => microblaze_0_axi_periph_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_0_to_m07_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_0_to_m06_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_0_to_m05_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_0_to_m04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_0_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_0_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_0_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 18) => NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED(23 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 0) => NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED(8 downto 0),
      m_axi_arready(7) => tier2_xbar_0_to_m07_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_0_to_m06_couplers_ARREADY(0),
      m_axi_arready(5) => tier2_xbar_0_to_m05_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_0_to_m04_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_0_to_m03_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_0_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_0_to_m07_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_0_to_m06_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_0_to_m05_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_0_to_m04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_0_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_0_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_0_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 18) => NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED(23 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 0) => NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED(8 downto 0),
      m_axi_awready(7) => tier2_xbar_0_to_m07_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_0_to_m06_couplers_AWREADY(0),
      m_axi_awready(5) => tier2_xbar_0_to_m05_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_0_to_m04_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_0_to_m03_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_0_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_0_to_m07_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_0_to_m06_couplers_BVALID(0),
      m_axi_bvalid(5) => tier2_xbar_0_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_0_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_0_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_0_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_0_to_m07_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_0_to_m06_couplers_RVALID(0),
      m_axi_rvalid(5) => tier2_xbar_0_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_0_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_0_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_0_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_0_to_m07_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_0_to_m06_couplers_WREADY(0),
      m_axi_wready(5) => tier2_xbar_0_to_m05_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_0_to_m04_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_0_to_m03_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_0_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_0_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_0_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_0_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_0_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_0_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_0_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_0_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      s_axi_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      s_axi_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      s_axi_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      s_axi_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      s_axi_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      s_axi_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      s_axi_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      s_axi_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      s_axi_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      s_axi_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      s_axi_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      s_axi_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      s_axi_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      s_axi_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0)
    );
tier2_xbar_1: component msys_tier2_xbar_1_0
     port map (
      aclk => microblaze_0_axi_periph_ACLK_net,
      aresetn => microblaze_0_axi_periph_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_1_to_m15_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_1_to_m14_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_1_to_m13_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_1_to_m12_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_1_to_m11_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_1_to_m10_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_1_to_m09_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 0) => NLW_tier2_xbar_1_m_axi_arprot_UNCONNECTED(23 downto 0),
      m_axi_arready(7) => tier2_xbar_1_to_m15_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_1_to_m14_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_1_to_m13_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_1_to_m12_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_1_to_m11_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_1_to_m10_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_1_to_m09_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_1_to_m15_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_1_to_m14_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_1_to_m13_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_1_to_m12_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_1_to_m11_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_1_to_m10_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_1_to_m09_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 0) => NLW_tier2_xbar_1_m_axi_awprot_UNCONNECTED(23 downto 0),
      m_axi_awready(7) => tier2_xbar_1_to_m15_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_1_to_m14_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_1_to_m13_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_1_to_m12_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_1_to_m11_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_1_to_m10_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_1_to_m09_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_1_to_m15_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_1_to_m14_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_1_to_m13_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_1_to_m12_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_1_to_m11_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_1_to_m10_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_1_to_m09_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_1_to_m15_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_1_to_m14_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_1_to_m13_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_1_to_m12_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_1_to_m11_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_1_to_m10_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_1_to_m09_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_1_to_m15_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_1_to_m14_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_1_to_m13_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_1_to_m12_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_1_to_m11_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_1_to_m10_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_1_to_m09_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_1_to_m15_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_1_to_m14_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_1_to_m13_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_1_to_m12_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_1_to_m11_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_1_to_m10_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_1_to_m09_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      s_axi_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      s_axi_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      s_axi_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      s_axi_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      s_axi_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      s_axi_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      s_axi_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      s_axi_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      s_axi_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      s_axi_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      s_axi_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      s_axi_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      s_axi_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      s_axi_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0)
    );
tier2_xbar_2: component msys_tier2_xbar_2_0
     port map (
      aclk => microblaze_0_axi_periph_ACLK_net,
      aresetn => microblaze_0_axi_periph_ARESETN_net,
      m_axi_araddr(159 downto 128) => tier2_xbar_2_to_m20_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_2_to_m19_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_2_to_m18_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_2_to_m17_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(31 downto 0),
      m_axi_arprot(14 downto 9) => NLW_tier2_xbar_2_m_axi_arprot_UNCONNECTED(14 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 0) => NLW_tier2_xbar_2_m_axi_arprot_UNCONNECTED(5 downto 0),
      m_axi_arready(4) => tier2_xbar_2_to_m20_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_2_to_m19_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_2_to_m18_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_2_to_m17_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY,
      m_axi_arvalid(4) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      m_axi_awaddr(159 downto 128) => tier2_xbar_2_to_m20_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_2_to_m19_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_2_to_m18_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_2_to_m17_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(31 downto 0),
      m_axi_awprot(14 downto 9) => NLW_tier2_xbar_2_m_axi_awprot_UNCONNECTED(14 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 0) => NLW_tier2_xbar_2_m_axi_awprot_UNCONNECTED(5 downto 0),
      m_axi_awready(4) => tier2_xbar_2_to_m20_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_2_to_m19_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_2_to_m18_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_2_to_m17_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY,
      m_axi_awvalid(4) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      m_axi_bready(4) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      m_axi_bresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      m_axi_bvalid(4) => tier2_xbar_2_to_m20_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_2_to_m19_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_2_to_m18_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_2_to_m17_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID,
      m_axi_rdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      m_axi_rready(4) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      m_axi_rresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      m_axi_rvalid(4) => tier2_xbar_2_to_m20_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_2_to_m19_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_2_to_m18_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_2_to_m17_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID,
      m_axi_wdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      m_axi_wready(4) => tier2_xbar_2_to_m20_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_2_to_m19_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_2_to_m18_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_2_to_m17_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY,
      m_axi_wstrb(19 downto 16) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(4) => tier2_xbar_2_to_m20_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_2_to_m19_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_2_to_m18_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_2_to_m17_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      s_axi_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      s_axi_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      s_axi_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      s_axi_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      s_axi_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      s_axi_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      s_axi_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      s_axi_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      s_axi_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      s_axi_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      s_axi_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      s_axi_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      s_axi_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      s_axi_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0)
    );
xbar: component msys_xbar_3
     port map (
      aclk => microblaze_0_axi_periph_ACLK_net,
      aresetn => microblaze_0_axi_periph_ARESETN_net,
      m_axi_araddr(95 downto 64) => xbar_to_i02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_i01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_i00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(8 downto 6) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      m_axi_arready(2) => xbar_to_i02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_i01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      m_axi_arvalid(2) => xbar_to_i02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_i01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      m_axi_awaddr(95 downto 64) => xbar_to_i02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_i01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_i00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(8 downto 6) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      m_axi_awready(2) => xbar_to_i02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_i01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      m_axi_awvalid(2) => xbar_to_i02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_i01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      m_axi_bready(2) => xbar_to_i02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_i01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_i00_couplers_BREADY(0),
      m_axi_bresp(5 downto 4) => xbar_to_i02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_i01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(2) => xbar_to_i02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_i01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      m_axi_rdata(95 downto 64) => xbar_to_i02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_i01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      m_axi_rready(2) => xbar_to_i02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_i01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_i00_couplers_RREADY(0),
      m_axi_rresp(5 downto 4) => xbar_to_i02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_i01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(2) => xbar_to_i02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_i01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      m_axi_wdata(95 downto 64) => xbar_to_i02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_i01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      m_axi_wready(2) => xbar_to_i02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_i01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_i00_couplers_WREADY(0),
      m_axi_wstrb(11 downto 8) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(2) => xbar_to_i02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_i01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_i00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BOOT_PLL_imp_18MTSN3 is
  port (
    BOOT_microblaze_0_Debug_in_capture : in STD_LOGIC;
    BOOT_microblaze_0_Debug_in_clk : in STD_LOGIC;
    BOOT_microblaze_0_Debug_in_disable : in STD_LOGIC;
    BOOT_microblaze_0_Debug_in_reg_en : in STD_LOGIC_VECTOR ( 0 to 7 );
    BOOT_microblaze_0_Debug_in_rst : in STD_LOGIC;
    BOOT_microblaze_0_Debug_in_shift : in STD_LOGIC;
    BOOT_microblaze_0_Debug_in_tdi : in STD_LOGIC;
    BOOT_microblaze_0_Debug_in_tdo : out STD_LOGIC;
    BOOT_microblaze_0_Debug_in_update : in STD_LOGIC;
    CFG_eos_in : in STD_LOGIC;
    IIC_scl_i : in STD_LOGIC;
    IIC_scl_o : out STD_LOGIC;
    IIC_scl_t : out STD_LOGIC;
    IIC_sda_i : in STD_LOGIC;
    IIC_sda_o : out STD_LOGIC;
    IIC_sda_t : out STD_LOGIC;
    S02_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgmclk_pll_50MHz_in : in STD_LOGIC;
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    mb_debug_sys_rst_in : in STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_BOOT_LMB_0_in_addrstrobe : in STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    mdm_USER2_0_BOOT_LMB_0_in_ce : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_BOOT_LMB_0_in_readstrobe : in STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_ready : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_ue : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_wait : out STD_LOGIC;
    mdm_USER2_0_BOOT_LMB_0_in_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    mdm_USER2_0_BOOT_LMB_0_in_writestrobe : in STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arready : out STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_arvalid : in STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awready : out STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_awvalid : in STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_bready : in STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_bvalid : out STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_rlast : out STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_rready : in STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_rvalid : out STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_wlast : in STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_wready : out STD_LOGIC;
    mdm_USER2_0_BOOT_M_AXI_in_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mdm_USER2_0_BOOT_M_AXI_in_wvalid : in STD_LOGIC;
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_in : in STD_LOGIC
  );
end BOOT_PLL_imp_18MTSN3;

architecture STRUCTURE of BOOT_PLL_imp_18MTSN3 is
  component msys_microblaze_0_1 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Debug_Rst : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC
  );
  end component msys_microblaze_0_1;
  component msys_axi_gpio_0_5 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component msys_axi_gpio_0_5;
  component msys_axi_iic_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_axi_iic_0_1;
  component msys_proc_sys_reset_0_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_proc_sys_reset_0_0;
  signal BOOT_PLL_axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_microblaze_0_DLMB_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BOOT_PLL_microblaze_0_DLMB_ADDRSTROBE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_DLMB_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal BOOT_PLL_microblaze_0_DLMB_CE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_DLMB_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BOOT_PLL_microblaze_0_DLMB_READSTROBE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_DLMB_READY : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_DLMB_UE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_DLMB_WAIT : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_DLMB_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BOOT_PLL_microblaze_0_DLMB_WRITESTROBE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_ILMB_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BOOT_PLL_microblaze_0_ILMB_ADDRSTROBE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_ILMB_CE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_ILMB_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal BOOT_PLL_microblaze_0_ILMB_READSTROBE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_ILMB_READY : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_ILMB_UE : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_ILMB_WAIT : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_M_AXI_DP_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_ARVALID : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_M_AXI_DP_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_AWVALID : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_M_AXI_DP_BREADY : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_M_AXI_DP_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_RREADY : STD_LOGIC;
  signal BOOT_PLL_microblaze_0_M_AXI_DP_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BOOT_PLL_microblaze_0_M_AXI_DP_WVALID : STD_LOGIC;
  signal BOOT_PLL_proc_sys_reset_0_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_proc_sys_reset_0_mb_reset : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_CAPTURE : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_CLK : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_DISABLE : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal BOOT_microblaze_0_Debug_RST : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_SHIFT : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_TDI : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_TDO : STD_LOGIC;
  signal BOOT_microblaze_0_Debug_UPDATE : STD_LOGIC;
  signal BOOT_proc_sys_reset_0_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CFG_eos : STD_LOGIC;
  signal Conn1_SCL_I : STD_LOGIC;
  signal Conn1_SCL_O : STD_LOGIC;
  signal Conn1_SCL_T : STD_LOGIC;
  signal Conn1_SDA_I : STD_LOGIC;
  signal Conn1_SDA_O : STD_LOGIC;
  signal Conn1_SDA_T : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M01_AXI_WVALID : STD_LOGIC;
  signal cfgmclk_pll_50MHz : STD_LOGIC;
  signal gpio2_io_i_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mb_debug_sys_rst_1 : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_in_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_in_1_ADDRSTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_in_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mdm_USER2_0_BOOT_LMB_0_in_1_CE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_in_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_in_1_READSTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_in_1_READY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_in_1_UE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_in_1_WAIT : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_in_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_in_1_WRITESTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_ARVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_AWVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_BREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_BVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_RLAST : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_RREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_RVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_WLAST : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_WREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_0_WVALID : STD_LOGIC;
  signal proc_sys_reset_0_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_1 : STD_LOGIC;
  signal NLW_BOOT_PLL_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_BOOT_PLL_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_BOOT_PLL_microblaze_0_Dbg_Trig_Ack_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_BOOT_PLL_microblaze_0_Dbg_Trig_In_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_BOOT_PLL_microblaze_0_Interrupt_Ack_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 1 );
  signal NLW_BOOT_PLL_proc_sys_reset_0_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BMM_INFO_PROCESSOR : string;
  attribute BMM_INFO_PROCESSOR of BOOT_PLL_microblaze_0 : label is "microblaze-le > msys BOOT_PLL/BOOT_PLL_Local_BRAM/dlmb_bram_if_cntlr_0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of BOOT_PLL_microblaze_0 : label is "yes";
begin
  BOOT_microblaze_0_Debug_CAPTURE <= BOOT_microblaze_0_Debug_in_capture;
  BOOT_microblaze_0_Debug_CLK <= BOOT_microblaze_0_Debug_in_clk;
  BOOT_microblaze_0_Debug_DISABLE <= BOOT_microblaze_0_Debug_in_disable;
  BOOT_microblaze_0_Debug_REG_EN(0 to 7) <= BOOT_microblaze_0_Debug_in_reg_en(0 to 7);
  BOOT_microblaze_0_Debug_RST <= BOOT_microblaze_0_Debug_in_rst;
  BOOT_microblaze_0_Debug_SHIFT <= BOOT_microblaze_0_Debug_in_shift;
  BOOT_microblaze_0_Debug_TDI <= BOOT_microblaze_0_Debug_in_tdi;
  BOOT_microblaze_0_Debug_UPDATE <= BOOT_microblaze_0_Debug_in_update;
  BOOT_microblaze_0_Debug_in_tdo <= BOOT_microblaze_0_Debug_TDO;
  CFG_eos <= CFG_eos_in;
  Conn1_SCL_I <= IIC_scl_i;
  Conn1_SDA_I <= IIC_sda_i;
  Conn2_ARADDR(31 downto 0) <= S02_AXI_araddr(31 downto 0);
  Conn2_ARPROT(2 downto 0) <= S02_AXI_arprot(2 downto 0);
  Conn2_ARVALID(0) <= S02_AXI_arvalid(0);
  Conn2_AWADDR(31 downto 0) <= S02_AXI_awaddr(31 downto 0);
  Conn2_AWPROT(2 downto 0) <= S02_AXI_awprot(2 downto 0);
  Conn2_AWVALID(0) <= S02_AXI_awvalid(0);
  Conn2_BREADY(0) <= S02_AXI_bready(0);
  Conn2_RREADY(0) <= S02_AXI_rready(0);
  Conn2_WDATA(31 downto 0) <= S02_AXI_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S02_AXI_wstrb(3 downto 0);
  Conn2_WVALID(0) <= S02_AXI_wvalid(0);
  IIC_scl_o <= Conn1_SCL_O;
  IIC_scl_t <= Conn1_SCL_T;
  IIC_sda_o <= Conn1_SDA_O;
  IIC_sda_t <= Conn1_SDA_T;
  S02_AXI_arready(0) <= Conn2_ARREADY(0);
  S02_AXI_awready(0) <= Conn2_AWREADY(0);
  S02_AXI_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S02_AXI_bvalid(0) <= Conn2_BVALID(0);
  S02_AXI_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S02_AXI_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S02_AXI_rvalid(0) <= Conn2_RVALID(0);
  S02_AXI_wready(0) <= Conn2_WREADY(0);
  cfgmclk_pll_50MHz <= cfgmclk_pll_50MHz_in;
  gpio2_io_i_1(31 downto 0) <= gpio2_io_i(31 downto 0);
  gpio_io_o(31 downto 0) <= BOOT_PLL_axi_gpio_0_gpio_io_o(31 downto 0);
  interconnect_aresetn(0) <= BOOT_proc_sys_reset_0_interconnect_aresetn(0);
  mb_debug_sys_rst_1 <= mb_debug_sys_rst_in;
  mdm_USER2_0_BOOT_LMB_0_in_1_ABUS(0 to 31) <= mdm_USER2_0_BOOT_LMB_0_in_abus(0 to 31);
  mdm_USER2_0_BOOT_LMB_0_in_1_ADDRSTROBE <= mdm_USER2_0_BOOT_LMB_0_in_addrstrobe;
  mdm_USER2_0_BOOT_LMB_0_in_1_BE(0 to 3) <= mdm_USER2_0_BOOT_LMB_0_in_be(0 to 3);
  mdm_USER2_0_BOOT_LMB_0_in_1_READSTROBE <= mdm_USER2_0_BOOT_LMB_0_in_readstrobe;
  mdm_USER2_0_BOOT_LMB_0_in_1_WRITEDBUS(0 to 31) <= mdm_USER2_0_BOOT_LMB_0_in_writedbus(0 to 31);
  mdm_USER2_0_BOOT_LMB_0_in_1_WRITESTROBE <= mdm_USER2_0_BOOT_LMB_0_in_writestrobe;
  mdm_USER2_0_BOOT_LMB_0_in_ce <= mdm_USER2_0_BOOT_LMB_0_in_1_CE;
  mdm_USER2_0_BOOT_LMB_0_in_readdbus(0 to 31) <= mdm_USER2_0_BOOT_LMB_0_in_1_READDBUS(0 to 31);
  mdm_USER2_0_BOOT_LMB_0_in_ready <= mdm_USER2_0_BOOT_LMB_0_in_1_READY;
  mdm_USER2_0_BOOT_LMB_0_in_ue <= mdm_USER2_0_BOOT_LMB_0_in_1_UE;
  mdm_USER2_0_BOOT_LMB_0_in_wait <= mdm_USER2_0_BOOT_LMB_0_in_1_WAIT;
  mdm_USER2_0_BOOT_M_AXI_0_ARADDR(31 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_araddr(31 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_ARBURST(1 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_arburst(1 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_ARCACHE(3 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_arcache(3 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_ARLEN(7 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_arlen(7 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_ARLOCK(0) <= mdm_USER2_0_BOOT_M_AXI_in_arlock(0);
  mdm_USER2_0_BOOT_M_AXI_0_ARPROT(2 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_arprot(2 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_ARQOS(3 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_arqos(3 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_ARSIZE(2 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_arsize(2 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_ARVALID <= mdm_USER2_0_BOOT_M_AXI_in_arvalid;
  mdm_USER2_0_BOOT_M_AXI_0_AWADDR(31 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_awaddr(31 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_AWBURST(1 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_awburst(1 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_AWCACHE(3 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_awcache(3 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_AWLEN(7 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_awlen(7 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_AWLOCK(0) <= mdm_USER2_0_BOOT_M_AXI_in_awlock(0);
  mdm_USER2_0_BOOT_M_AXI_0_AWPROT(2 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_awprot(2 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_AWQOS(3 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_awqos(3 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_AWSIZE(2 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_awsize(2 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_AWVALID <= mdm_USER2_0_BOOT_M_AXI_in_awvalid;
  mdm_USER2_0_BOOT_M_AXI_0_BREADY <= mdm_USER2_0_BOOT_M_AXI_in_bready;
  mdm_USER2_0_BOOT_M_AXI_0_RREADY <= mdm_USER2_0_BOOT_M_AXI_in_rready;
  mdm_USER2_0_BOOT_M_AXI_0_WDATA(31 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_wdata(31 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_WLAST <= mdm_USER2_0_BOOT_M_AXI_in_wlast;
  mdm_USER2_0_BOOT_M_AXI_0_WSTRB(3 downto 0) <= mdm_USER2_0_BOOT_M_AXI_in_wstrb(3 downto 0);
  mdm_USER2_0_BOOT_M_AXI_0_WVALID <= mdm_USER2_0_BOOT_M_AXI_in_wvalid;
  mdm_USER2_0_BOOT_M_AXI_in_arready <= mdm_USER2_0_BOOT_M_AXI_0_ARREADY;
  mdm_USER2_0_BOOT_M_AXI_in_awready <= mdm_USER2_0_BOOT_M_AXI_0_AWREADY;
  mdm_USER2_0_BOOT_M_AXI_in_bresp(1 downto 0) <= mdm_USER2_0_BOOT_M_AXI_0_BRESP(1 downto 0);
  mdm_USER2_0_BOOT_M_AXI_in_bvalid <= mdm_USER2_0_BOOT_M_AXI_0_BVALID;
  mdm_USER2_0_BOOT_M_AXI_in_rdata(31 downto 0) <= mdm_USER2_0_BOOT_M_AXI_0_RDATA(31 downto 0);
  mdm_USER2_0_BOOT_M_AXI_in_rlast <= mdm_USER2_0_BOOT_M_AXI_0_RLAST;
  mdm_USER2_0_BOOT_M_AXI_in_rresp(1 downto 0) <= mdm_USER2_0_BOOT_M_AXI_0_RRESP(1 downto 0);
  mdm_USER2_0_BOOT_M_AXI_in_rvalid <= mdm_USER2_0_BOOT_M_AXI_0_RVALID;
  mdm_USER2_0_BOOT_M_AXI_in_wready <= mdm_USER2_0_BOOT_M_AXI_0_WREADY;
  peripheral_aresetn(0) <= proc_sys_reset_0_peripheral_aresetn(0);
  reset_1 <= reset_in;
BOOT_PLL_Local_BRAM: entity work.BOOT_PLL_Local_BRAM_imp_1CI348Z
     port map (
      DLMB_M_abus(0 to 31) => BOOT_PLL_microblaze_0_DLMB_ABUS(0 to 31),
      DLMB_M_addrstrobe => BOOT_PLL_microblaze_0_DLMB_ADDRSTROBE,
      DLMB_M_be(0 to 3) => BOOT_PLL_microblaze_0_DLMB_BE(0 to 3),
      DLMB_M_ce => BOOT_PLL_microblaze_0_DLMB_CE,
      DLMB_M_readdbus(0 to 31) => BOOT_PLL_microblaze_0_DLMB_READDBUS(0 to 31),
      DLMB_M_readstrobe => BOOT_PLL_microblaze_0_DLMB_READSTROBE,
      DLMB_M_ready => BOOT_PLL_microblaze_0_DLMB_READY,
      DLMB_M_ue => BOOT_PLL_microblaze_0_DLMB_UE,
      DLMB_M_wait => BOOT_PLL_microblaze_0_DLMB_WAIT,
      DLMB_M_writedbus(0 to 31) => BOOT_PLL_microblaze_0_DLMB_WRITEDBUS(0 to 31),
      DLMB_M_writestrobe => BOOT_PLL_microblaze_0_DLMB_WRITESTROBE,
      ILMB_M_abus(0 to 31) => BOOT_PLL_microblaze_0_ILMB_ABUS(0 to 31),
      ILMB_M_addrstrobe => BOOT_PLL_microblaze_0_ILMB_ADDRSTROBE,
      ILMB_M_ce => BOOT_PLL_microblaze_0_ILMB_CE,
      ILMB_M_readdbus(0 to 31) => BOOT_PLL_microblaze_0_ILMB_READDBUS(0 to 31),
      ILMB_M_readstrobe => BOOT_PLL_microblaze_0_ILMB_READSTROBE,
      ILMB_M_ready => BOOT_PLL_microblaze_0_ILMB_READY,
      ILMB_M_ue => BOOT_PLL_microblaze_0_ILMB_UE,
      ILMB_M_wait => BOOT_PLL_microblaze_0_ILMB_WAIT,
      LMB_Clk => cfgmclk_pll_50MHz,
      SYS_Rst => BOOT_PLL_proc_sys_reset_0_bus_struct_reset(0),
      mdm_USER2_0_BOOT_LMB_0_in_abus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_in_1_ABUS(0 to 31),
      mdm_USER2_0_BOOT_LMB_0_in_addrstrobe => mdm_USER2_0_BOOT_LMB_0_in_1_ADDRSTROBE,
      mdm_USER2_0_BOOT_LMB_0_in_be(0 to 3) => mdm_USER2_0_BOOT_LMB_0_in_1_BE(0 to 3),
      mdm_USER2_0_BOOT_LMB_0_in_ce => mdm_USER2_0_BOOT_LMB_0_in_1_CE,
      mdm_USER2_0_BOOT_LMB_0_in_readdbus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_in_1_READDBUS(0 to 31),
      mdm_USER2_0_BOOT_LMB_0_in_readstrobe => mdm_USER2_0_BOOT_LMB_0_in_1_READSTROBE,
      mdm_USER2_0_BOOT_LMB_0_in_ready => mdm_USER2_0_BOOT_LMB_0_in_1_READY,
      mdm_USER2_0_BOOT_LMB_0_in_ue => mdm_USER2_0_BOOT_LMB_0_in_1_UE,
      mdm_USER2_0_BOOT_LMB_0_in_wait => mdm_USER2_0_BOOT_LMB_0_in_1_WAIT,
      mdm_USER2_0_BOOT_LMB_0_in_writedbus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_in_1_WRITEDBUS(0 to 31),
      mdm_USER2_0_BOOT_LMB_0_in_writestrobe => mdm_USER2_0_BOOT_LMB_0_in_1_WRITESTROBE
    );
BOOT_PLL_axi_gpio_0: component msys_axi_gpio_0_5
     port map (
      gpio2_io_i(31 downto 0) => gpio2_io_i_1(31 downto 0),
      gpio_io_o(31 downto 0) => BOOT_PLL_axi_gpio_0_gpio_io_o(31 downto 0),
      s_axi_aclk => cfgmclk_pll_50MHz,
      s_axi_araddr(8 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M00_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M00_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_0_M00_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M00_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M00_AXI_WVALID
    );
BOOT_PLL_axi_iic_0: component msys_axi_iic_0_1
     port map (
      gpo(0) => NLW_BOOT_PLL_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_BOOT_PLL_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => cfgmclk_pll_50MHz,
      s_axi_araddr(8 downto 0) => axi_interconnect_0_M01_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => proc_sys_reset_0_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M01_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M01_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => axi_interconnect_0_M01_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_0_M01_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M01_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M01_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M01_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M01_AXI_WVALID,
      scl_i => Conn1_SCL_I,
      scl_o => Conn1_SCL_O,
      scl_t => Conn1_SCL_T,
      sda_i => Conn1_SDA_I,
      sda_o => Conn1_SDA_O,
      sda_t => Conn1_SDA_T
    );
BOOT_PLL_axi_interconnect_0: entity work.msys_axi_interconnect_0_1
     port map (
      ACLK => cfgmclk_pll_50MHz,
      ARESETN => BOOT_proc_sys_reset_0_interconnect_aresetn(0),
      M00_ACLK => cfgmclk_pll_50MHz,
      M00_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arready => axi_interconnect_0_M00_AXI_ARREADY,
      M00_AXI_arvalid => axi_interconnect_0_M00_AXI_ARVALID,
      M00_AXI_awaddr(31 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awready => axi_interconnect_0_M00_AXI_AWREADY,
      M00_AXI_awvalid => axi_interconnect_0_M00_AXI_AWVALID,
      M00_AXI_bready => axi_interconnect_0_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => axi_interconnect_0_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready => axi_interconnect_0_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => axi_interconnect_0_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready => axi_interconnect_0_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => axi_interconnect_0_M00_AXI_WVALID,
      M01_ACLK => cfgmclk_pll_50MHz,
      M01_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => axi_interconnect_0_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arready => axi_interconnect_0_M01_AXI_ARREADY,
      M01_AXI_arvalid => axi_interconnect_0_M01_AXI_ARVALID,
      M01_AXI_awaddr(31 downto 0) => axi_interconnect_0_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awready => axi_interconnect_0_M01_AXI_AWREADY,
      M01_AXI_awvalid => axi_interconnect_0_M01_AXI_AWVALID,
      M01_AXI_bready => axi_interconnect_0_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => axi_interconnect_0_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => axi_interconnect_0_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_0_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => axi_interconnect_0_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => axi_interconnect_0_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => axi_interconnect_0_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_0_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => axi_interconnect_0_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_0_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => axi_interconnect_0_M01_AXI_WVALID,
      S00_ACLK => cfgmclk_pll_50MHz,
      S00_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_ARPROT(2 downto 0),
      S00_AXI_arready(0) => BOOT_PLL_microblaze_0_M_AXI_DP_ARREADY(0),
      S00_AXI_arvalid(0) => BOOT_PLL_microblaze_0_M_AXI_DP_ARVALID,
      S00_AXI_awaddr(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_AWPROT(2 downto 0),
      S00_AXI_awready(0) => BOOT_PLL_microblaze_0_M_AXI_DP_AWREADY(0),
      S00_AXI_awvalid(0) => BOOT_PLL_microblaze_0_M_AXI_DP_AWVALID,
      S00_AXI_bready(0) => BOOT_PLL_microblaze_0_M_AXI_DP_BREADY,
      S00_AXI_bresp(1 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => BOOT_PLL_microblaze_0_M_AXI_DP_BVALID(0),
      S00_AXI_rdata(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_RDATA(31 downto 0),
      S00_AXI_rready(0) => BOOT_PLL_microblaze_0_M_AXI_DP_RREADY,
      S00_AXI_rresp(1 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => BOOT_PLL_microblaze_0_M_AXI_DP_RVALID(0),
      S00_AXI_wdata(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_WDATA(31 downto 0),
      S00_AXI_wready(0) => BOOT_PLL_microblaze_0_M_AXI_DP_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => BOOT_PLL_microblaze_0_M_AXI_DP_WVALID,
      S01_ACLK => cfgmclk_pll_50MHz,
      S01_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      S01_AXI_araddr(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_ARADDR(31 downto 0),
      S01_AXI_arburst(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_ARBURST(1 downto 0),
      S01_AXI_arcache(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_ARCACHE(3 downto 0),
      S01_AXI_arlen(7 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_ARLEN(7 downto 0),
      S01_AXI_arlock(0) => mdm_USER2_0_BOOT_M_AXI_0_ARLOCK(0),
      S01_AXI_arprot(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_ARPROT(2 downto 0),
      S01_AXI_arqos(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_ARQOS(3 downto 0),
      S01_AXI_arready => mdm_USER2_0_BOOT_M_AXI_0_ARREADY,
      S01_AXI_arsize(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_ARSIZE(2 downto 0),
      S01_AXI_arvalid => mdm_USER2_0_BOOT_M_AXI_0_ARVALID,
      S01_AXI_awaddr(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_AWADDR(31 downto 0),
      S01_AXI_awburst(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_AWBURST(1 downto 0),
      S01_AXI_awcache(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_AWCACHE(3 downto 0),
      S01_AXI_awlen(7 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_AWLEN(7 downto 0),
      S01_AXI_awlock(0) => mdm_USER2_0_BOOT_M_AXI_0_AWLOCK(0),
      S01_AXI_awprot(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_AWPROT(2 downto 0),
      S01_AXI_awqos(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_AWQOS(3 downto 0),
      S01_AXI_awready => mdm_USER2_0_BOOT_M_AXI_0_AWREADY,
      S01_AXI_awsize(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_AWSIZE(2 downto 0),
      S01_AXI_awvalid => mdm_USER2_0_BOOT_M_AXI_0_AWVALID,
      S01_AXI_bready => mdm_USER2_0_BOOT_M_AXI_0_BREADY,
      S01_AXI_bresp(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_BRESP(1 downto 0),
      S01_AXI_bvalid => mdm_USER2_0_BOOT_M_AXI_0_BVALID,
      S01_AXI_rdata(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_RDATA(31 downto 0),
      S01_AXI_rlast => mdm_USER2_0_BOOT_M_AXI_0_RLAST,
      S01_AXI_rready => mdm_USER2_0_BOOT_M_AXI_0_RREADY,
      S01_AXI_rresp(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_RRESP(1 downto 0),
      S01_AXI_rvalid => mdm_USER2_0_BOOT_M_AXI_0_RVALID,
      S01_AXI_wdata(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_WDATA(31 downto 0),
      S01_AXI_wlast => mdm_USER2_0_BOOT_M_AXI_0_WLAST,
      S01_AXI_wready => mdm_USER2_0_BOOT_M_AXI_0_WREADY,
      S01_AXI_wstrb(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_0_WSTRB(3 downto 0),
      S01_AXI_wvalid => mdm_USER2_0_BOOT_M_AXI_0_WVALID,
      S02_ACLK => cfgmclk_pll_50MHz,
      S02_ARESETN => proc_sys_reset_0_peripheral_aresetn(0),
      S02_AXI_araddr(31 downto 0) => Conn2_ARADDR(31 downto 0),
      S02_AXI_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      S02_AXI_arready(0) => Conn2_ARREADY(0),
      S02_AXI_arvalid(0) => Conn2_ARVALID(0),
      S02_AXI_awaddr(31 downto 0) => Conn2_AWADDR(31 downto 0),
      S02_AXI_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      S02_AXI_awready(0) => Conn2_AWREADY(0),
      S02_AXI_awvalid(0) => Conn2_AWVALID(0),
      S02_AXI_bready(0) => Conn2_BREADY(0),
      S02_AXI_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      S02_AXI_bvalid(0) => Conn2_BVALID(0),
      S02_AXI_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      S02_AXI_rready(0) => Conn2_RREADY(0),
      S02_AXI_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      S02_AXI_rvalid(0) => Conn2_RVALID(0),
      S02_AXI_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      S02_AXI_wready(0) => Conn2_WREADY(0),
      S02_AXI_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      S02_AXI_wvalid(0) => Conn2_WVALID(0)
    );
BOOT_PLL_microblaze_0: component msys_microblaze_0_1
     port map (
      Byte_Enable(0 to 3) => BOOT_PLL_microblaze_0_DLMB_BE(0 to 3),
      Clk => cfgmclk_pll_50MHz,
      DCE => BOOT_PLL_microblaze_0_DLMB_CE,
      DReady => BOOT_PLL_microblaze_0_DLMB_READY,
      DUE => BOOT_PLL_microblaze_0_DLMB_UE,
      DWait => BOOT_PLL_microblaze_0_DLMB_WAIT,
      D_AS => BOOT_PLL_microblaze_0_DLMB_ADDRSTROBE,
      Data_Addr(0 to 31) => BOOT_PLL_microblaze_0_DLMB_ABUS(0 to 31),
      Data_Read(0 to 31) => BOOT_PLL_microblaze_0_DLMB_READDBUS(0 to 31),
      Data_Write(0 to 31) => BOOT_PLL_microblaze_0_DLMB_WRITEDBUS(0 to 31),
      Dbg_Capture => BOOT_microblaze_0_Debug_CAPTURE,
      Dbg_Clk => BOOT_microblaze_0_Debug_CLK,
      Dbg_Disable => BOOT_microblaze_0_Debug_DISABLE,
      Dbg_Reg_En(0 to 7) => BOOT_microblaze_0_Debug_REG_EN(0 to 7),
      Dbg_Shift => BOOT_microblaze_0_Debug_SHIFT,
      Dbg_TDI => BOOT_microblaze_0_Debug_TDI,
      Dbg_TDO => BOOT_microblaze_0_Debug_TDO,
      Dbg_Trig_Ack_In(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out(0 to 7) => NLW_BOOT_PLL_microblaze_0_Dbg_Trig_Ack_Out_UNCONNECTED(0 to 7),
      Dbg_Trig_In(0 to 7) => NLW_BOOT_PLL_microblaze_0_Dbg_Trig_In_UNCONNECTED(0 to 7),
      Dbg_Trig_Out(0 to 7) => B"00000000",
      Dbg_Update => BOOT_microblaze_0_Debug_UPDATE,
      Debug_Rst => BOOT_microblaze_0_Debug_RST,
      ICE => BOOT_PLL_microblaze_0_ILMB_CE,
      IFetch => BOOT_PLL_microblaze_0_ILMB_READSTROBE,
      IReady => BOOT_PLL_microblaze_0_ILMB_READY,
      IUE => BOOT_PLL_microblaze_0_ILMB_UE,
      IWAIT => BOOT_PLL_microblaze_0_ILMB_WAIT,
      I_AS => BOOT_PLL_microblaze_0_ILMB_ADDRSTROBE,
      Instr(0 to 31) => BOOT_PLL_microblaze_0_ILMB_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => BOOT_PLL_microblaze_0_ILMB_ABUS(0 to 31),
      Interrupt => '0',
      Interrupt_Ack(0 to 1) => NLW_BOOT_PLL_microblaze_0_Interrupt_Ack_UNCONNECTED(0 to 1),
      Interrupt_Address(0 to 31) => B"00000000000000000000000000000000",
      M_AXI_DP_ARADDR(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => BOOT_PLL_microblaze_0_M_AXI_DP_ARREADY(0),
      M_AXI_DP_ARVALID => BOOT_PLL_microblaze_0_M_AXI_DP_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => BOOT_PLL_microblaze_0_M_AXI_DP_AWREADY(0),
      M_AXI_DP_AWVALID => BOOT_PLL_microblaze_0_M_AXI_DP_AWVALID,
      M_AXI_DP_BREADY => BOOT_PLL_microblaze_0_M_AXI_DP_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_BRESP(1 downto 0),
      M_AXI_DP_BVALID => BOOT_PLL_microblaze_0_M_AXI_DP_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RREADY => BOOT_PLL_microblaze_0_M_AXI_DP_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_RRESP(1 downto 0),
      M_AXI_DP_RVALID => BOOT_PLL_microblaze_0_M_AXI_DP_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_WDATA(31 downto 0),
      M_AXI_DP_WREADY => BOOT_PLL_microblaze_0_M_AXI_DP_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => BOOT_PLL_microblaze_0_M_AXI_DP_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => BOOT_PLL_microblaze_0_M_AXI_DP_WVALID,
      Read_Strobe => BOOT_PLL_microblaze_0_DLMB_READSTROBE,
      Reset => BOOT_PLL_proc_sys_reset_0_mb_reset,
      Write_Strobe => BOOT_PLL_microblaze_0_DLMB_WRITESTROBE
    );
BOOT_PLL_proc_sys_reset_0: component msys_proc_sys_reset_0_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => BOOT_PLL_proc_sys_reset_0_bus_struct_reset(0),
      dcm_locked => CFG_eos,
      ext_reset_in => reset_1,
      interconnect_aresetn(0) => BOOT_proc_sys_reset_0_interconnect_aresetn(0),
      mb_debug_sys_rst => mb_debug_sys_rst_1,
      mb_reset => BOOT_PLL_proc_sys_reset_0_mb_reset,
      peripheral_aresetn(0) => proc_sys_reset_0_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_BOOT_PLL_proc_sys_reset_0_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => cfgmclk_pll_50MHz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_rx_FFT_unit_imp_1NLKML1 is
  port (
    FFT_window_coef_rom_rx09 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    RF09_framectr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    RF09_quarterfrm : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_RX_RF09_PUSHDATA_FIFO_empty : out STD_LOGIC;
    aresetn_CD100_in : in STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    decoder_rx09_squelch_lvl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    fft09_config_tdata_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fft09_config_tvalid_in : in STD_LOGIC;
    fft09_data_tlast_in : in STD_LOGIC;
    fft09_data_tready_out : out STD_LOGIC;
    fft09_data_tvalid_in : in STD_LOGIC;
    post_fft_mem_a_rx09_EoT : out STD_LOGIC;
    post_fft_rx09_mem_a_addr_out : out STD_LOGIC_VECTOR ( 41 downto 0 );
    post_fft_rx09_mem_b_addr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    post_fft_rx09_mem_b_dout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    premem_rx09_addra_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    premem_rx09_addrb_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    premem_rx09_dina_in : in STD_LOGIC_VECTOR ( 25 downto 0 );
    premem_rx09_wea_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pushdata_rx09_byteData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pushdata_rx09_en : in STD_LOGIC;
    pushdata_rx09_irpt_out : out STD_LOGIC;
    rst_mig_7series_0_100M_peripheral_reset_in : in STD_LOGIC;
    s_axi_aclk_CD100_in : in STD_LOGIC;
    xfft_rx09_dly3449_event_data_in_channel_halt_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_frame_started_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_tlast_missing_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_tlast_unexpected_out : out STD_LOGIC
  );
end TRX_rx_FFT_unit_imp_1NLKML1;

architecture STRUCTURE of TRX_rx_FFT_unit_imp_1NLKML1 is
  component msys_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 25 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  end component msys_blk_mem_gen_0_0;
  component msys_blk_mem_gen_0_2 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_blk_mem_gen_0_2;
  component msys_xlslice_0_21 is
  port (
    Din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_0_21;
  component msys_xlslice_1_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_1_0;
  component msys_xlslice_0_53 is
  port (
    Din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component msys_xlslice_0_53;
  component msys_xlconstant_0_27 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_xlconstant_0_27;
  component msys_util_reduced_logic_0_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Res : out STD_LOGIC
  );
  end component msys_util_reduced_logic_0_2;
  component msys_xlconcat_0_24 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  end component msys_xlconcat_0_24;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FFT_window_coef_rom_rx09_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal PUSHDATA_data_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal PUSHDATA_decoder_rx09_squelch_lvl : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RF09_framectr_0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal RF09_quarterfrm_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aresetn_CD100_0 : STD_LOGIC;
  signal cordic_rx09_tvalid_out_0 : STD_LOGIC;
  signal fft09_config_tdata_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fft09_config_tvalid_in_0 : STD_LOGIC;
  signal fft09_data_tlast_in_0 : STD_LOGIC;
  signal fft09_data_tready_out_0 : STD_LOGIC;
  signal fft09_data_tvalid_in_0 : STD_LOGIC;
  signal fft_s_data_rx09_im_in_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal fft_s_data_rx09_re_in_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal post_fft_mem_a_rx09_util_reduced_logic_0_Res : STD_LOGIC;
  signal post_fft_mem_a_rx09_xlconcat_0_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal post_fft_rx09_mem_a_addr_0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal post_fft_rx09_mem_b_addr_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal post_fft_rx09_mem_b_dout_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal post_fft_rx09_xlslice_14downto0_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pre_fft_rx09_blk_mem_gen_0_doutb : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal premem_rx09_addra_in_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal premem_rx09_addrb_in_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal premem_rx09_dina_in_0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal premem_rx09_wea_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pushdata_rx09_axi_gpio_0_ip2intc_irpt : STD_LOGIC;
  signal pushdata_rx09_byteData_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pushdata_rx09_en_1 : STD_LOGIC;
  signal rst_mig_7series_0_100M_peripheral_reset_0 : STD_LOGIC;
  signal rx09_postmem_magnitude_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axi_aclk_CD100_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_data_in_channel_halt_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_frame_started_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_missing_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_unexpected_out_0 : STD_LOGIC;
  signal xlconstant_val1_len1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID(0) <= S_AXI_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= S_AXI_awvalid(0);
  Conn1_BREADY(0) <= S_AXI_bready(0);
  Conn1_RREADY(0) <= S_AXI_rready(0);
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID(0) <= S_AXI_wvalid(0);
  FFT_window_coef_rom_rx09_1(9 downto 0) <= FFT_window_coef_rom_rx09(9 downto 0);
  RF09_framectr_0(29 downto 0) <= RF09_framectr(29 downto 0);
  RF09_quarterfrm_0(1 downto 0) <= RF09_quarterfrm(1 downto 0);
  S_AXI_arready(0) <= Conn1_ARREADY(0);
  S_AXI_awready(0) <= Conn1_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= Conn1_BVALID(0);
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= Conn1_RVALID(0);
  S_AXI_wready(0) <= Conn1_WREADY(0);
  aresetn_CD100_0 <= aresetn_CD100_in;
  data_count(11 downto 0) <= PUSHDATA_data_count(11 downto 0);
  decoder_rx09_squelch_lvl(15 downto 0) <= PUSHDATA_decoder_rx09_squelch_lvl(15 downto 0);
  fft09_config_tdata_in_0(7 downto 0) <= fft09_config_tdata_in(7 downto 0);
  fft09_config_tvalid_in_0 <= fft09_config_tvalid_in;
  fft09_data_tlast_in_0 <= fft09_data_tlast_in;
  fft09_data_tready_out <= fft09_data_tready_out_0;
  fft09_data_tvalid_in_0 <= fft09_data_tvalid_in;
  post_fft_mem_a_rx09_EoT <= post_fft_mem_a_rx09_util_reduced_logic_0_Res;
  post_fft_rx09_mem_a_addr_out(41 downto 0) <= post_fft_rx09_mem_a_addr_0(41 downto 0);
  post_fft_rx09_mem_b_addr_0(9 downto 0) <= post_fft_rx09_mem_b_addr_in(9 downto 0);
  post_fft_rx09_mem_b_dout_out(15 downto 0) <= post_fft_rx09_mem_b_dout_0(15 downto 0);
  premem_rx09_addra_in_0(10 downto 0) <= premem_rx09_addra_in(10 downto 0);
  premem_rx09_addrb_in_0(10 downto 0) <= premem_rx09_addrb_in(10 downto 0);
  premem_rx09_dina_in_0(25 downto 0) <= premem_rx09_dina_in(25 downto 0);
  premem_rx09_wea_in_0(0) <= premem_rx09_wea_in(0);
  pushdata_rx09_byteData_1(7 downto 0) <= pushdata_rx09_byteData(7 downto 0);
  pushdata_rx09_en_1 <= pushdata_rx09_en;
  pushdata_rx09_irpt_out <= pushdata_rx09_axi_gpio_0_ip2intc_irpt;
  rst_mig_7series_0_100M_peripheral_reset_0 <= rst_mig_7series_0_100M_peripheral_reset_in;
  s_axi_aclk_CD100_0 <= s_axi_aclk_CD100_in;
  xfft_rx09_dly3449_event_data_in_channel_halt_out <= xfft_rx09_dly3449_event_data_in_channel_halt_out_0;
  xfft_rx09_dly3449_event_frame_started_out <= xfft_rx09_dly3449_event_frame_started_out_0;
  xfft_rx09_dly3449_event_tlast_missing_out <= xfft_rx09_dly3449_event_tlast_missing_out_0;
  xfft_rx09_dly3449_event_tlast_unexpected_out <= xfft_rx09_dly3449_event_tlast_unexpected_out_0;
PUSHDATA: entity work.PUSHDATA_imp_1IZ4HK6
     port map (
      S_AXI_araddr(31 downto 0) => Conn1_ARADDR(31 downto 0),
      S_AXI_arready(0) => Conn1_ARREADY(0),
      S_AXI_arvalid(0) => Conn1_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => Conn1_AWADDR(31 downto 0),
      S_AXI_awready(0) => Conn1_AWREADY(0),
      S_AXI_awvalid(0) => Conn1_AWVALID(0),
      S_AXI_bready(0) => Conn1_BREADY(0),
      S_AXI_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      S_AXI_bvalid(0) => Conn1_BVALID(0),
      S_AXI_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      S_AXI_rready(0) => Conn1_RREADY(0),
      S_AXI_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      S_AXI_rvalid(0) => Conn1_RVALID(0),
      S_AXI_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      S_AXI_wready(0) => Conn1_WREADY(0),
      S_AXI_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => Conn1_WVALID(0),
      TRX_RX_RF09_PUSHDATA_FIFO_empty => TRX_RX_RF09_PUSHDATA_FIFO_empty,
      data_count(11 downto 0) => PUSHDATA_data_count(11 downto 0),
      decoder_rx09_squelch_lvl(15 downto 0) => PUSHDATA_decoder_rx09_squelch_lvl(15 downto 0),
      pushdata_rx09_byteData(7 downto 0) => pushdata_rx09_byteData_1(7 downto 0),
      pushdata_rx09_en => pushdata_rx09_en_1,
      pushdata_rx09_irpt_out => pushdata_rx09_axi_gpio_0_ip2intc_irpt,
      rst_mig_7series_0_100M_peripheral_reset_in => rst_mig_7series_0_100M_peripheral_reset_0,
      s_axi_aclk_CD100_in => s_axi_aclk_CD100_0,
      s_axi_aresetn => aresetn_CD100_0
    );
TRX_rx_FFT_calc: entity work.TRX_rx_FFT_calc_imp_3HC979
     port map (
      FFT_window_coef_rom_rx09(9 downto 0) => FFT_window_coef_rom_rx09_1(9 downto 0),
      RF09_framectr(29 downto 0) => RF09_framectr_0(29 downto 0),
      RF09_quarterfrm(1 downto 0) => RF09_quarterfrm_0(1 downto 0),
      aresetn_CD100_in => aresetn_CD100_0,
      cordic_rx09_m_tuser_out(41 downto 0) => post_fft_rx09_mem_a_addr_0(41 downto 0),
      cordic_rx09_tvalid_out => cordic_rx09_tvalid_out_0,
      fft09_config_tdata_in(7 downto 0) => fft09_config_tdata_in_0(7 downto 0),
      fft09_config_tvalid_in => fft09_config_tvalid_in_0,
      fft09_data_tlast_in => fft09_data_tlast_in_0,
      fft09_data_tready_out => fft09_data_tready_out_0,
      fft09_data_tvalid_in => fft09_data_tvalid_in_0,
      fft_s_data_rx09_im_in(12 downto 0) => fft_s_data_rx09_im_in_0(12 downto 0),
      fft_s_data_rx09_re_in(12 downto 0) => fft_s_data_rx09_re_in_0(12 downto 0),
      rst_mig_7series_0_100M_peripheral_reset_in => rst_mig_7series_0_100M_peripheral_reset_0,
      rx09_postmem_magnitude_out(15 downto 0) => rx09_postmem_magnitude_0(15 downto 0),
      s_axi_aclk_CD100_in => s_axi_aclk_CD100_0,
      xfft_rx09_dly3449_event_data_in_channel_halt_out => xfft_rx09_dly3449_event_data_in_channel_halt_out_0,
      xfft_rx09_dly3449_event_frame_started_out => xfft_rx09_dly3449_event_frame_started_out_0,
      xfft_rx09_dly3449_event_tlast_missing_out => xfft_rx09_dly3449_event_tlast_missing_out_0,
      xfft_rx09_dly3449_event_tlast_unexpected_out => xfft_rx09_dly3449_event_tlast_unexpected_out_0
    );
post_fft_mem_a_rx09_util_reduced_logic_0: component msys_util_reduced_logic_0_2
     port map (
      Op1(10 downto 0) => post_fft_mem_a_rx09_xlconcat_0_dout(10 downto 0),
      Res => post_fft_mem_a_rx09_util_reduced_logic_0_Res
    );
post_fft_mem_a_rx09_xlconcat_0: component msys_xlconcat_0_24
     port map (
      In0(9 downto 0) => post_fft_rx09_xlslice_14downto0_Dout(9 downto 0),
      In1(0) => cordic_rx09_tvalid_out_0,
      dout(10 downto 0) => post_fft_mem_a_rx09_xlconcat_0_dout(10 downto 0)
    );
post_fft_rx09_blk_mem_gen_0: component msys_blk_mem_gen_0_2
     port map (
      addra(9 downto 0) => post_fft_rx09_xlslice_14downto0_Dout(9 downto 0),
      addrb(9 downto 0) => post_fft_rx09_mem_b_addr_0(9 downto 0),
      clka => s_axi_aclk_CD100_0,
      clkb => s_axi_aclk_CD100_0,
      dina(15 downto 0) => rx09_postmem_magnitude_0(15 downto 0),
      doutb(15 downto 0) => post_fft_rx09_mem_b_dout_0(15 downto 0),
      ena => cordic_rx09_tvalid_out_0,
      rstb => rst_mig_7series_0_100M_peripheral_reset_0,
      wea(0) => xlconstant_val1_len1_dout(0)
    );
post_fft_rx09_xlslice_9downto0: component msys_xlslice_0_53
     port map (
      Din(41 downto 0) => post_fft_rx09_mem_a_addr_0(41 downto 0),
      Dout(9 downto 0) => post_fft_rx09_xlslice_14downto0_Dout(9 downto 0)
    );
pre_fft_rx09_blk_mem_gen_0: component msys_blk_mem_gen_0_0
     port map (
      addra(10 downto 0) => premem_rx09_addra_in_0(10 downto 0),
      addrb(10 downto 0) => premem_rx09_addrb_in_0(10 downto 0),
      clka => s_axi_aclk_CD100_0,
      clkb => s_axi_aclk_CD100_0,
      dina(25 downto 0) => premem_rx09_dina_in_0(25 downto 0),
      doutb(25 downto 0) => pre_fft_rx09_blk_mem_gen_0_doutb(25 downto 0),
      rstb => rst_mig_7series_0_100M_peripheral_reset_0,
      wea(0) => premem_rx09_wea_in_0(0)
    );
pre_fft_rx09_xlslice_12to00: component msys_xlslice_1_0
     port map (
      Din(25 downto 0) => pre_fft_rx09_blk_mem_gen_0_doutb(25 downto 0),
      Dout(12 downto 0) => fft_s_data_rx09_re_in_0(12 downto 0)
    );
pre_fft_rx09_xlslice_25to13: component msys_xlslice_0_21
     port map (
      Din(25 downto 0) => pre_fft_rx09_blk_mem_gen_0_doutb(25 downto 0),
      Dout(12 downto 0) => fft_s_data_rx09_im_in_0(12 downto 0)
    );
xlconstant_val1_len1: component msys_xlconstant_0_27
     port map (
      dout(0) => xlconstant_val1_len1_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TRX_imp_W48V8V is
  port (
    FFT_window_coef_rom_rx09 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    RF09_framectr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    RF09_quarterfrm : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_dds_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_dds_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_dds_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_dds_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_dds_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_dds_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_dds_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_dds_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_gpio_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_gpio_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_gpio_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_gpio_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_gpio_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_spi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_spi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_spi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_spi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_spi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Status_LVDS_rx09_synced : in STD_LOGIC_VECTOR ( 0 to 0 );
    Status_LVDS_rx24_synced : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_PLL_clk_25MHz_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_PLL_clk_25MHz_P : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_RX_RF09_PUSHDATA_FIFO_empty : out STD_LOGIC;
    TRX_TX_RF09_PULLDATA_FIFO_empty : out STD_LOGIC;
    TRX_clk_26MHz : in STD_LOGIC;
    TRX_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_rfx_mode : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_rx09_fifo_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_rx09_fifo_valid_o : out STD_LOGIC;
    TRX_rx24_fifo_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_rx24_fifo_valid_o : out STD_LOGIC;
    TRX_rx_clk_64MHz_clk_n : in STD_LOGIC;
    TRX_rx_clk_64MHz_clk_p : in STD_LOGIC;
    TRX_rx_clkdiv_16MHz_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_rx_data_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_rx_data_p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_spi_io0_i : in STD_LOGIC;
    TRX_spi_io0_o : out STD_LOGIC;
    TRX_spi_io0_t : out STD_LOGIC;
    TRX_spi_io1_i : in STD_LOGIC;
    TRX_spi_io1_o : out STD_LOGIC;
    TRX_spi_io1_t : out STD_LOGIC;
    TRX_spi_sck_i : in STD_LOGIC;
    TRX_spi_sck_o : out STD_LOGIC;
    TRX_spi_sck_t : out STD_LOGIC;
    TRX_spi_ss_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_spi_ss_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_spi_ss_t : out STD_LOGIC;
    TRX_tx_DDS0_gpio_ampt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    TRX_tx_DDS0_gpio_inc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_tx_DDS1_gpio_ampt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    TRX_tx_clk_clk_n : out STD_LOGIC;
    TRX_tx_clk_clk_p : out STD_LOGIC;
    TRX_tx_data_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_tx_data_p : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_tx_im_out : out STD_LOGIC_VECTOR ( 20 downto 8 );
    TRX_tx_re_out : out STD_LOGIC_VECTOR ( 20 downto 8 );
    clk_trx_26MHz_vio : out STD_LOGIC;
    clk_trx_pll_25MHz_vio : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    data_count1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dcm_locked : in STD_LOGIC;
    dds_tx09_ptt_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    decoder_rx09_squelch_lvl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    encoder_pull_FIFO_dump : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoder_pull_data_len : out STD_LOGIC_VECTOR ( 6 downto 0 );
    encoder_pull_do_start : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_reset_in : in STD_LOGIC;
    fft09_config_tdata_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fft09_config_tvalid_in : in STD_LOGIC;
    fft09_data_tlast_in : in STD_LOGIC;
    fft09_data_tready_out : out STD_LOGIC;
    fft09_data_tvalid_in : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    post_fft_mem_a_rx09_EoT : out STD_LOGIC;
    post_fft_rx09_mem_a_addr_out : out STD_LOGIC_VECTOR ( 41 downto 0 );
    post_fft_rx09_mem_b_addr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    post_fft_rx09_mem_b_dout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    premem_rx09_addra_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    premem_rx09_addrb_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    premem_rx09_dina_in : in STD_LOGIC_VECTOR ( 25 downto 0 );
    premem_rx09_wea_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pulldata_dds_inc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    pulldata_tx09_byteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pulldata_tx09_en : in STD_LOGIC;
    pushdata_rx09_byteData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pushdata_rx09_en : in STD_LOGIC;
    pushdata_rx09_irpt_out : out STD_LOGIC;
    rd_data_count_CD100_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ref_clock : in STD_LOGIC;
    reset_CD100_i : in STD_LOGIC;
    rx09_32bits_CD100_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx24_32bits_CD100_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    xfft_rx09_dly3449_event_data_in_channel_halt_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_frame_started_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_tlast_missing_out : out STD_LOGIC;
    xfft_rx09_dly3449_event_tlast_unexpected_out : out STD_LOGIC
  );
end TRX_imp_W48V8V;

architecture STRUCTURE of TRX_imp_W48V8V is
  component msys_proc_sys_reset_0_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_proc_sys_reset_0_1;
  component msys_c_counter_binary_0_2 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component msys_c_counter_binary_0_2;
  component msys_util_vector_logic_0_4 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_vector_logic_0_4;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_IO0_I : STD_LOGIC;
  signal Conn2_IO0_O : STD_LOGIC;
  signal Conn2_IO0_T : STD_LOGIC;
  signal Conn2_IO1_I : STD_LOGIC;
  signal Conn2_IO1_O : STD_LOGIC;
  signal Conn2_IO1_T : STD_LOGIC;
  signal Conn2_SCK_I : STD_LOGIC;
  signal Conn2_SCK_O : STD_LOGIC;
  signal Conn2_SCK_T : STD_LOGIC;
  signal Conn2_SS_I : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_SS_O : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_SS_T : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn4_CLK_N : STD_LOGIC;
  signal Conn4_CLK_P : STD_LOGIC;
  signal FFT_window_coef_rom_rx09_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RF09_framectr_0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal RF09_quarterfrm_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_dds_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_dds_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_dds_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_dds_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_gpio_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_gpio_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_gpio_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_spi_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_spi_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_spi_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Status_LVDS_rx09_synced_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Status_LVDS_rx24_synced_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_axi_quad_spi_0_ip2intc_irpt : STD_LOGIC;
  signal TRX_clk_26MHz_1 : STD_LOGIC;
  signal TRX_clock_TRX_PLL_clk_25MHz_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_clock_TRX_PLL_clk_25MHz_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_clock_clk_trx_26MHz_vio : STD_LOGIC;
  signal TRX_clock_clk_trx_pll_25MHz_vio : STD_LOGIC;
  signal TRX_clock_locked : STD_LOGIC;
  signal TRX_config_LVDS_tx_blank_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_config_TRX_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_config_TRX_rfx_mode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_io_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_io_reset_counter_binary_0_THRESH0 : STD_LOGIC;
  signal TRX_proc_sys_reset_0_16MHz_peripheral_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_proc_sys_reset_0_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx09_fifo_o_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx09_fifo_valid_o_0 : STD_LOGIC;
  signal TRX_rx24_fifo_o_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx24_fifo_valid_o_1 : STD_LOGIC;
  signal TRX_rx_FFT_unit_data_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal TRX_rx_FFT_unit_decoder_rx09_squelch_lvl : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_rx_FFT_unit_event_data_in_channel_halt_0 : STD_LOGIC;
  signal TRX_rx_FFT_unit_post_fft_mem_a_rx09_EoT : STD_LOGIC;
  signal TRX_rx_LVDS_rd_data_count_CD100 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal TRX_rx_clk_64MHz_1_CLK_N : STD_LOGIC;
  signal TRX_rx_clk_64MHz_1_CLK_P : STD_LOGIC;
  signal TRX_rx_clkdiv_16MHz : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_data_n_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_data_p_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_selectio_wiz_0_data_out_to_pins_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_selectio_wiz_0_data_out_to_pins_p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_tx_4to1_c_counter_binary_0_THRESH0_0 : STD_LOGIC;
  signal TRX_tx_DDS_unit_data_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal TRX_tx_DDS_unit_encoder_pull_FIFO_dump : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_tx_DDS_unit_encoder_pull_data_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal TRX_tx_DDS_unit_encoder_pull_do_start : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_tx_DDS_unit_pulldata_tx09_byteData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_tx_im_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal TRX_tx_re_out_0 : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal dds_tx09_ptt_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fft09_config_tdata_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fft09_config_tvalid_in_0 : STD_LOGIC;
  signal fft09_data_tlast_in_0 : STD_LOGIC;
  signal fft09_data_tready_out_0 : STD_LOGIC;
  signal fft09_data_tvalid_in_0 : STD_LOGIC;
  signal mig_7series_0_mmcm_locked : STD_LOGIC;
  signal mig_7series_0_ui_addn_clk_0_200MHz : STD_LOGIC;
  signal mig_7series_0_ui_clk_sync_rst : STD_LOGIC;
  signal post_fft_rx09_mem_a_addr_0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal post_fft_rx09_mem_b_addr_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal post_fft_rx09_mem_b_dout_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal premem_rx09_addra_in_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal premem_rx09_addrb_in_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal premem_rx09_dina_in_0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal premem_rx09_wea_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pulldata_dds_inc_1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal pulldata_tx09_en_1 : STD_LOGIC;
  signal pushdata_rx09_byteData_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pushdata_rx09_en_1 : STD_LOGIC;
  signal pushdata_rx09_irpt : STD_LOGIC;
  signal rst_mig_7series_0_100M_peripheral_aresetn : STD_LOGIC;
  signal rst_mig_7series_0_100M_peripheral_reset : STD_LOGIC;
  signal s_axi_aclk_100MHz : STD_LOGIC;
  signal xfft_rx09_dly3449_event_frame_started_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_missing_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_unexpected_out_0 : STD_LOGIC;
  signal NLW_TRX_io_reset_counter_binary_0_Q_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_TRX_proc_sys_reset_0_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_TRX_proc_sys_reset_0_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TRX_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Conn1_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  Conn1_ARVALID(0) <= S_AXI_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= S_AXI_awvalid(0);
  Conn1_BREADY(0) <= S_AXI_bready(0);
  Conn1_RREADY(0) <= S_AXI_rready(0);
  Conn1_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  Conn1_WVALID(0) <= S_AXI_wvalid(0);
  Conn2_IO0_I <= TRX_spi_io0_i;
  Conn2_IO1_I <= TRX_spi_io1_i;
  Conn2_SCK_I <= TRX_spi_sck_i;
  Conn2_SS_I(0) <= TRX_spi_ss_i(0);
  Conn3_ARADDR(31 downto 0) <= S_AXI1_araddr(31 downto 0);
  Conn3_ARVALID(0) <= S_AXI1_arvalid(0);
  Conn3_AWADDR(31 downto 0) <= S_AXI1_awaddr(31 downto 0);
  Conn3_AWVALID(0) <= S_AXI1_awvalid(0);
  Conn3_BREADY(0) <= S_AXI1_bready(0);
  Conn3_RREADY(0) <= S_AXI1_rready(0);
  Conn3_WDATA(31 downto 0) <= S_AXI1_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S_AXI1_wstrb(3 downto 0);
  Conn3_WVALID(0) <= S_AXI1_wvalid(0);
  FFT_window_coef_rom_rx09_1(9 downto 0) <= FFT_window_coef_rom_rx09(9 downto 0);
  RF09_framectr_0(29 downto 0) <= RF09_framectr(29 downto 0);
  RF09_quarterfrm_0(1 downto 0) <= RF09_quarterfrm(1 downto 0);
  S_AXI1_arready(0) <= Conn3_ARREADY(0);
  S_AXI1_awready(0) <= Conn3_AWREADY(0);
  S_AXI1_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S_AXI1_bvalid(0) <= Conn3_BVALID(0);
  S_AXI1_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S_AXI1_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S_AXI1_rvalid(0) <= Conn3_RVALID(0);
  S_AXI1_wready(0) <= Conn3_WREADY(0);
  S_AXI_arready(0) <= Conn1_ARREADY(0);
  S_AXI_awready(0) <= Conn1_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= Conn1_BVALID(0);
  S_AXI_dds_0_ARADDR(31 downto 0) <= S_AXI_dds_araddr(31 downto 0);
  S_AXI_dds_0_ARVALID(0) <= S_AXI_dds_arvalid(0);
  S_AXI_dds_0_AWADDR(31 downto 0) <= S_AXI_dds_awaddr(31 downto 0);
  S_AXI_dds_0_AWVALID(0) <= S_AXI_dds_awvalid(0);
  S_AXI_dds_0_BREADY(0) <= S_AXI_dds_bready(0);
  S_AXI_dds_0_RREADY(0) <= S_AXI_dds_rready(0);
  S_AXI_dds_0_WDATA(31 downto 0) <= S_AXI_dds_wdata(31 downto 0);
  S_AXI_dds_0_WSTRB(3 downto 0) <= S_AXI_dds_wstrb(3 downto 0);
  S_AXI_dds_0_WVALID(0) <= S_AXI_dds_wvalid(0);
  S_AXI_dds_arready(0) <= S_AXI_dds_0_ARREADY(0);
  S_AXI_dds_awready(0) <= S_AXI_dds_0_AWREADY(0);
  S_AXI_dds_bresp(1 downto 0) <= S_AXI_dds_0_BRESP(1 downto 0);
  S_AXI_dds_bvalid(0) <= S_AXI_dds_0_BVALID(0);
  S_AXI_dds_rdata(31 downto 0) <= S_AXI_dds_0_RDATA(31 downto 0);
  S_AXI_dds_rresp(1 downto 0) <= S_AXI_dds_0_RRESP(1 downto 0);
  S_AXI_dds_rvalid(0) <= S_AXI_dds_0_RVALID(0);
  S_AXI_dds_wready(0) <= S_AXI_dds_0_WREADY(0);
  S_AXI_gpio_0_ARADDR(31 downto 0) <= S_AXI_gpio_araddr(31 downto 0);
  S_AXI_gpio_0_ARVALID(0) <= S_AXI_gpio_arvalid(0);
  S_AXI_gpio_0_AWADDR(31 downto 0) <= S_AXI_gpio_awaddr(31 downto 0);
  S_AXI_gpio_0_AWVALID(0) <= S_AXI_gpio_awvalid(0);
  S_AXI_gpio_0_BREADY(0) <= S_AXI_gpio_bready(0);
  S_AXI_gpio_0_RREADY(0) <= S_AXI_gpio_rready(0);
  S_AXI_gpio_0_WDATA(31 downto 0) <= S_AXI_gpio_wdata(31 downto 0);
  S_AXI_gpio_0_WSTRB(3 downto 0) <= S_AXI_gpio_wstrb(3 downto 0);
  S_AXI_gpio_0_WVALID(0) <= S_AXI_gpio_wvalid(0);
  S_AXI_gpio_arready(0) <= S_AXI_gpio_0_ARREADY(0);
  S_AXI_gpio_awready(0) <= S_AXI_gpio_0_AWREADY(0);
  S_AXI_gpio_bresp(1 downto 0) <= S_AXI_gpio_0_BRESP(1 downto 0);
  S_AXI_gpio_bvalid(0) <= S_AXI_gpio_0_BVALID(0);
  S_AXI_gpio_rdata(31 downto 0) <= S_AXI_gpio_0_RDATA(31 downto 0);
  S_AXI_gpio_rresp(1 downto 0) <= S_AXI_gpio_0_RRESP(1 downto 0);
  S_AXI_gpio_rvalid(0) <= S_AXI_gpio_0_RVALID(0);
  S_AXI_gpio_wready(0) <= S_AXI_gpio_0_WREADY(0);
  S_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= Conn1_RVALID(0);
  S_AXI_spi_0_ARADDR(31 downto 0) <= S_AXI_spi_araddr(31 downto 0);
  S_AXI_spi_0_ARVALID(0) <= S_AXI_spi_arvalid(0);
  S_AXI_spi_0_AWADDR(31 downto 0) <= S_AXI_spi_awaddr(31 downto 0);
  S_AXI_spi_0_AWVALID(0) <= S_AXI_spi_awvalid(0);
  S_AXI_spi_0_BREADY(0) <= S_AXI_spi_bready(0);
  S_AXI_spi_0_RREADY(0) <= S_AXI_spi_rready(0);
  S_AXI_spi_0_WDATA(31 downto 0) <= S_AXI_spi_wdata(31 downto 0);
  S_AXI_spi_0_WSTRB(3 downto 0) <= S_AXI_spi_wstrb(3 downto 0);
  S_AXI_spi_0_WVALID(0) <= S_AXI_spi_wvalid(0);
  S_AXI_spi_arready(0) <= S_AXI_spi_0_ARREADY(0);
  S_AXI_spi_awready(0) <= S_AXI_spi_0_AWREADY(0);
  S_AXI_spi_bresp(1 downto 0) <= S_AXI_spi_0_BRESP(1 downto 0);
  S_AXI_spi_bvalid(0) <= S_AXI_spi_0_BVALID(0);
  S_AXI_spi_rdata(31 downto 0) <= S_AXI_spi_0_RDATA(31 downto 0);
  S_AXI_spi_rresp(1 downto 0) <= S_AXI_spi_0_RRESP(1 downto 0);
  S_AXI_spi_rvalid(0) <= S_AXI_spi_0_RVALID(0);
  S_AXI_spi_wready(0) <= S_AXI_spi_0_WREADY(0);
  S_AXI_wready(0) <= Conn1_WREADY(0);
  Status_LVDS_rx09_synced_1(0) <= Status_LVDS_rx09_synced(0);
  Status_LVDS_rx24_synced_1(0) <= Status_LVDS_rx24_synced(0);
  TRX_PLL_clk_25MHz_N(0) <= TRX_clock_TRX_PLL_clk_25MHz_N(0);
  TRX_PLL_clk_25MHz_P(0) <= TRX_clock_TRX_PLL_clk_25MHz_P(0);
  TRX_clk_26MHz_1 <= TRX_clk_26MHz;
  TRX_resetn(0) <= TRX_config_TRX_resetn(0);
  TRX_rfx_mode(0) <= TRX_config_TRX_rfx_mode(0);
  TRX_rx09_fifo_o(31 downto 0) <= TRX_rx09_fifo_o_1(31 downto 0);
  TRX_rx09_fifo_valid_o <= TRX_rx09_fifo_valid_o_0;
  TRX_rx24_fifo_o(31 downto 0) <= TRX_rx24_fifo_o_1(31 downto 0);
  TRX_rx24_fifo_valid_o <= TRX_rx24_fifo_valid_o_1;
  TRX_rx_clk_64MHz_1_CLK_N <= TRX_rx_clk_64MHz_clk_n;
  TRX_rx_clk_64MHz_1_CLK_P <= TRX_rx_clk_64MHz_clk_p;
  TRX_rx_clkdiv_16MHz_o(0) <= TRX_rx_clkdiv_16MHz(0);
  TRX_rx_data_n_1(1 downto 0) <= TRX_rx_data_n(1 downto 0);
  TRX_rx_data_p_1(1 downto 0) <= TRX_rx_data_p(1 downto 0);
  TRX_spi_io0_o <= Conn2_IO0_O;
  TRX_spi_io0_t <= Conn2_IO0_T;
  TRX_spi_io1_o <= Conn2_IO1_O;
  TRX_spi_io1_t <= Conn2_IO1_T;
  TRX_spi_sck_o <= Conn2_SCK_O;
  TRX_spi_sck_t <= Conn2_SCK_T;
  TRX_spi_ss_o(0) <= Conn2_SS_O(0);
  TRX_spi_ss_t <= Conn2_SS_T;
  TRX_tx_clk_clk_n <= Conn4_CLK_N;
  TRX_tx_clk_clk_p <= Conn4_CLK_P;
  TRX_tx_data_n(1 downto 0) <= TRX_rx_selectio_wiz_0_data_out_to_pins_n(1 downto 0);
  TRX_tx_data_p(1 downto 0) <= TRX_rx_selectio_wiz_0_data_out_to_pins_p(1 downto 0);
  TRX_tx_im_out(20 downto 8) <= TRX_tx_im_out_0(20 downto 8);
  TRX_tx_re_out(20 downto 8) <= TRX_tx_re_out_0(20 downto 8);
  clk_trx_26MHz_vio <= TRX_clock_clk_trx_26MHz_vio;
  clk_trx_pll_25MHz_vio <= TRX_clock_clk_trx_pll_25MHz_vio;
  data_count(11 downto 0) <= TRX_tx_DDS_unit_data_count(11 downto 0);
  data_count1(11 downto 0) <= TRX_rx_FFT_unit_data_count(11 downto 0);
  dds_tx09_ptt_0(0) <= dds_tx09_ptt_in(0);
  decoder_rx09_squelch_lvl(15 downto 0) <= TRX_rx_FFT_unit_decoder_rx09_squelch_lvl(15 downto 0);
  encoder_pull_FIFO_dump(0) <= TRX_tx_DDS_unit_encoder_pull_FIFO_dump(0);
  encoder_pull_data_len(6 downto 0) <= TRX_tx_DDS_unit_encoder_pull_data_len(6 downto 0);
  encoder_pull_do_start(0) <= TRX_tx_DDS_unit_encoder_pull_do_start(0);
  fft09_config_tdata_in_0(7 downto 0) <= fft09_config_tdata_in(7 downto 0);
  fft09_config_tvalid_in_0 <= fft09_config_tvalid_in;
  fft09_data_tlast_in_0 <= fft09_data_tlast_in;
  fft09_data_tready_out <= fft09_data_tready_out_0;
  fft09_data_tvalid_in_0 <= fft09_data_tvalid_in;
  ip2intc_irpt <= TRX_axi_quad_spi_0_ip2intc_irpt;
  mig_7series_0_mmcm_locked <= dcm_locked;
  mig_7series_0_ui_addn_clk_0_200MHz <= ref_clock;
  mig_7series_0_ui_clk_sync_rst <= ext_reset_in;
  post_fft_mem_a_rx09_EoT <= TRX_rx_FFT_unit_post_fft_mem_a_rx09_EoT;
  post_fft_rx09_mem_a_addr_out(41 downto 0) <= post_fft_rx09_mem_a_addr_0(41 downto 0);
  post_fft_rx09_mem_b_addr_0(9 downto 0) <= post_fft_rx09_mem_b_addr_in(9 downto 0);
  post_fft_rx09_mem_b_dout_out(15 downto 0) <= post_fft_rx09_mem_b_dout_0(15 downto 0);
  premem_rx09_addra_in_0(10 downto 0) <= premem_rx09_addra_in(10 downto 0);
  premem_rx09_addrb_in_0(10 downto 0) <= premem_rx09_addrb_in(10 downto 0);
  premem_rx09_dina_in_0(25 downto 0) <= premem_rx09_dina_in(25 downto 0);
  premem_rx09_wea_in_0(0) <= premem_rx09_wea_in(0);
  pulldata_dds_inc_1(25 downto 0) <= pulldata_dds_inc(25 downto 0);
  pulldata_tx09_byteData(7 downto 0) <= TRX_tx_DDS_unit_pulldata_tx09_byteData(7 downto 0);
  pulldata_tx09_en_1 <= pulldata_tx09_en;
  pushdata_rx09_byteData_1(7 downto 0) <= pushdata_rx09_byteData(7 downto 0);
  pushdata_rx09_en_1 <= pushdata_rx09_en;
  pushdata_rx09_irpt_out <= pushdata_rx09_irpt;
  rd_data_count_CD100_o(8 downto 0) <= TRX_rx_LVDS_rd_data_count_CD100(8 downto 0);
  rst_mig_7series_0_100M_peripheral_aresetn <= s_axi_aresetn;
  rst_mig_7series_0_100M_peripheral_reset <= reset_CD100_i;
  rx09_32bits_CD100_o(31 downto 0) <= TRX_rx09_fifo_o_1(31 downto 0);
  rx24_32bits_CD100_o(31 downto 0) <= TRX_rx24_fifo_o_1(31 downto 0);
  s_axi_aclk_100MHz <= s_axi_aclk;
  xfft_rx09_dly3449_event_data_in_channel_halt_out <= TRX_rx_FFT_unit_event_data_in_channel_halt_0;
  xfft_rx09_dly3449_event_frame_started_out <= xfft_rx09_dly3449_event_frame_started_out_0;
  xfft_rx09_dly3449_event_tlast_missing_out <= xfft_rx09_dly3449_event_tlast_missing_out_0;
  xfft_rx09_dly3449_event_tlast_unexpected_out <= xfft_rx09_dly3449_event_tlast_unexpected_out_0;
TRX_LVDS: entity work.TRX_LVDS_imp_1YILY8K
     port map (
      TRX_config_LVDS_tx_blank_in(0) => TRX_config_LVDS_tx_blank_0(0),
      TRX_io_reset_i => TRX_io_reset(0),
      TRX_rx09_fifo_o(31 downto 0) => TRX_rx09_fifo_o_1(31 downto 0),
      TRX_rx09_fifo_valid_o => TRX_rx09_fifo_valid_o_0,
      TRX_rx24_fifo_o(31 downto 0) => TRX_rx24_fifo_o_1(31 downto 0),
      TRX_rx24_fifo_valid_o => TRX_rx24_fifo_valid_o_1,
      TRX_rx_clk_64MHz_clk_n => TRX_rx_clk_64MHz_1_CLK_N,
      TRX_rx_clk_64MHz_clk_p => TRX_rx_clk_64MHz_1_CLK_P,
      TRX_rx_clkdiv_16MHz_o(0) => TRX_rx_clkdiv_16MHz(0),
      TRX_rx_data_n(1 downto 0) => TRX_rx_data_n_1(1 downto 0),
      TRX_rx_data_p(1 downto 0) => TRX_rx_data_p_1(1 downto 0),
      TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz => TRX_tx_4to1_c_counter_binary_0_THRESH0_0,
      TRX_tx_clk_clk_n => Conn4_CLK_N,
      TRX_tx_clk_clk_p => Conn4_CLK_P,
      TRX_tx_data_n(1 downto 0) => TRX_rx_selectio_wiz_0_data_out_to_pins_n(1 downto 0),
      TRX_tx_data_p(1 downto 0) => TRX_rx_selectio_wiz_0_data_out_to_pins_p(1 downto 0),
      TRX_tx_im_out(20 downto 8) => TRX_tx_im_out_0(20 downto 8),
      TRX_tx_re_out(20 downto 8) => TRX_tx_re_out_0(20 downto 8),
      clk_rst_i => TRX_proc_sys_reset_0_16MHz_peripheral_reset(0),
      dds_tx09_ptt_in(0) => dds_tx09_ptt_0(0),
      ref_clock_i => mig_7series_0_ui_addn_clk_0_200MHz,
      reset_CD100_i => rst_mig_7series_0_100M_peripheral_reset,
      rx09_rd_data_count_CD100_o(8 downto 0) => TRX_rx_LVDS_rd_data_count_CD100(8 downto 0),
      s_axi_aclk => s_axi_aclk_100MHz
    );
TRX_clock: entity work.TRX_clock_imp_19R9ARK
     port map (
      TRX_PLL_clk_25MHz_N(0) => TRX_clock_TRX_PLL_clk_25MHz_N(0),
      TRX_PLL_clk_25MHz_P(0) => TRX_clock_TRX_PLL_clk_25MHz_P(0),
      TRX_clk_26MHz => TRX_clk_26MHz_1,
      clk_trx_26MHz_vio => TRX_clock_clk_trx_26MHz_vio,
      clk_trx_pll_25MHz_vio => TRX_clock_clk_trx_pll_25MHz_vio,
      locked => TRX_clock_locked
    );
TRX_config: entity work.TRX_config_imp_SLQI5S
     port map (
      LVDS_tx_blank(0) => TRX_config_LVDS_tx_blank_0(0),
      S_AXI_gpio_araddr(31 downto 0) => S_AXI_gpio_0_ARADDR(31 downto 0),
      S_AXI_gpio_arready(0) => S_AXI_gpio_0_ARREADY(0),
      S_AXI_gpio_arvalid(0) => S_AXI_gpio_0_ARVALID(0),
      S_AXI_gpio_awaddr(31 downto 0) => S_AXI_gpio_0_AWADDR(31 downto 0),
      S_AXI_gpio_awready(0) => S_AXI_gpio_0_AWREADY(0),
      S_AXI_gpio_awvalid(0) => S_AXI_gpio_0_AWVALID(0),
      S_AXI_gpio_bready(0) => S_AXI_gpio_0_BREADY(0),
      S_AXI_gpio_bresp(1 downto 0) => S_AXI_gpio_0_BRESP(1 downto 0),
      S_AXI_gpio_bvalid(0) => S_AXI_gpio_0_BVALID(0),
      S_AXI_gpio_rdata(31 downto 0) => S_AXI_gpio_0_RDATA(31 downto 0),
      S_AXI_gpio_rready(0) => S_AXI_gpio_0_RREADY(0),
      S_AXI_gpio_rresp(1 downto 0) => S_AXI_gpio_0_RRESP(1 downto 0),
      S_AXI_gpio_rvalid(0) => S_AXI_gpio_0_RVALID(0),
      S_AXI_gpio_wdata(31 downto 0) => S_AXI_gpio_0_WDATA(31 downto 0),
      S_AXI_gpio_wready(0) => S_AXI_gpio_0_WREADY(0),
      S_AXI_gpio_wstrb(3 downto 0) => S_AXI_gpio_0_WSTRB(3 downto 0),
      S_AXI_gpio_wvalid(0) => S_AXI_gpio_0_WVALID(0),
      S_AXI_spi_araddr(31 downto 0) => S_AXI_spi_0_ARADDR(31 downto 0),
      S_AXI_spi_arready(0) => S_AXI_spi_0_ARREADY(0),
      S_AXI_spi_arvalid(0) => S_AXI_spi_0_ARVALID(0),
      S_AXI_spi_awaddr(31 downto 0) => S_AXI_spi_0_AWADDR(31 downto 0),
      S_AXI_spi_awready(0) => S_AXI_spi_0_AWREADY(0),
      S_AXI_spi_awvalid(0) => S_AXI_spi_0_AWVALID(0),
      S_AXI_spi_bready(0) => S_AXI_spi_0_BREADY(0),
      S_AXI_spi_bresp(1 downto 0) => S_AXI_spi_0_BRESP(1 downto 0),
      S_AXI_spi_bvalid(0) => S_AXI_spi_0_BVALID(0),
      S_AXI_spi_rdata(31 downto 0) => S_AXI_spi_0_RDATA(31 downto 0),
      S_AXI_spi_rready(0) => S_AXI_spi_0_RREADY(0),
      S_AXI_spi_rresp(1 downto 0) => S_AXI_spi_0_RRESP(1 downto 0),
      S_AXI_spi_rvalid(0) => S_AXI_spi_0_RVALID(0),
      S_AXI_spi_wdata(31 downto 0) => S_AXI_spi_0_WDATA(31 downto 0),
      S_AXI_spi_wready(0) => S_AXI_spi_0_WREADY(0),
      S_AXI_spi_wstrb(3 downto 0) => S_AXI_spi_0_WSTRB(3 downto 0),
      S_AXI_spi_wvalid(0) => S_AXI_spi_0_WVALID(0),
      Status_LVDS_rx09_synced(0) => Status_LVDS_rx09_synced_1(0),
      Status_LVDS_rx24_synced(0) => Status_LVDS_rx24_synced_1(0),
      TRX_resetn(0) => TRX_config_TRX_resetn(0),
      TRX_rfx_mode(0) => TRX_config_TRX_rfx_mode(0),
      TRX_spi_io0_i => Conn2_IO0_I,
      TRX_spi_io0_o => Conn2_IO0_O,
      TRX_spi_io0_t => Conn2_IO0_T,
      TRX_spi_io1_i => Conn2_IO1_I,
      TRX_spi_io1_o => Conn2_IO1_O,
      TRX_spi_io1_t => Conn2_IO1_T,
      TRX_spi_sck_i => Conn2_SCK_I,
      TRX_spi_sck_o => Conn2_SCK_O,
      TRX_spi_sck_t => Conn2_SCK_T,
      TRX_spi_ss_i(0) => Conn2_SS_I(0),
      TRX_spi_ss_o(0) => Conn2_SS_O(0),
      TRX_spi_ss_t => Conn2_SS_T,
      ip2intc_irpt => TRX_axi_quad_spi_0_ip2intc_irpt,
      locked => TRX_clock_locked,
      s_axi_aclk => s_axi_aclk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn
    );
TRX_io_reset_counter_binary_0: component msys_c_counter_binary_0_2
     port map (
      CE => TRX_io_reset(0),
      CLK => TRX_rx_clkdiv_16MHz(0),
      Q(4 downto 0) => NLW_TRX_io_reset_counter_binary_0_Q_UNCONNECTED(4 downto 0),
      SCLR => TRX_proc_sys_reset_0_16MHz_peripheral_reset(0),
      THRESH0 => TRX_io_reset_counter_binary_0_THRESH0
    );
TRX_proc_sys_reset_0: component msys_proc_sys_reset_0_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_TRX_proc_sys_reset_0_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => mig_7series_0_mmcm_locked,
      ext_reset_in => mig_7series_0_ui_clk_sync_rst,
      interconnect_aresetn(0) => NLW_TRX_proc_sys_reset_0_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_TRX_proc_sys_reset_0_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => TRX_proc_sys_reset_0_peripheral_aresetn(0),
      peripheral_reset(0) => TRX_proc_sys_reset_0_16MHz_peripheral_reset(0),
      slowest_sync_clk => TRX_rx_clkdiv_16MHz(0)
    );
TRX_reset_util_vector_logic_0: component msys_util_vector_logic_0_4
     port map (
      Op1(0) => TRX_io_reset_counter_binary_0_THRESH0,
      Res(0) => TRX_io_reset(0)
    );
TRX_rx_FFT_unit: entity work.TRX_rx_FFT_unit_imp_1NLKML1
     port map (
      FFT_window_coef_rom_rx09(9 downto 0) => FFT_window_coef_rom_rx09_1(9 downto 0),
      RF09_framectr(29 downto 0) => RF09_framectr_0(29 downto 0),
      RF09_quarterfrm(1 downto 0) => RF09_quarterfrm_0(1 downto 0),
      S_AXI_araddr(31 downto 0) => Conn3_ARADDR(31 downto 0),
      S_AXI_arready(0) => Conn3_ARREADY(0),
      S_AXI_arvalid(0) => Conn3_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => Conn3_AWADDR(31 downto 0),
      S_AXI_awready(0) => Conn3_AWREADY(0),
      S_AXI_awvalid(0) => Conn3_AWVALID(0),
      S_AXI_bready(0) => Conn3_BREADY(0),
      S_AXI_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      S_AXI_bvalid(0) => Conn3_BVALID(0),
      S_AXI_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      S_AXI_rready(0) => Conn3_RREADY(0),
      S_AXI_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      S_AXI_rvalid(0) => Conn3_RVALID(0),
      S_AXI_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      S_AXI_wready(0) => Conn3_WREADY(0),
      S_AXI_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => Conn3_WVALID(0),
      TRX_RX_RF09_PUSHDATA_FIFO_empty => TRX_RX_RF09_PUSHDATA_FIFO_empty,
      aresetn_CD100_in => rst_mig_7series_0_100M_peripheral_aresetn,
      data_count(11 downto 0) => TRX_rx_FFT_unit_data_count(11 downto 0),
      decoder_rx09_squelch_lvl(15 downto 0) => TRX_rx_FFT_unit_decoder_rx09_squelch_lvl(15 downto 0),
      fft09_config_tdata_in(7 downto 0) => fft09_config_tdata_in_0(7 downto 0),
      fft09_config_tvalid_in => fft09_config_tvalid_in_0,
      fft09_data_tlast_in => fft09_data_tlast_in_0,
      fft09_data_tready_out => fft09_data_tready_out_0,
      fft09_data_tvalid_in => fft09_data_tvalid_in_0,
      post_fft_mem_a_rx09_EoT => TRX_rx_FFT_unit_post_fft_mem_a_rx09_EoT,
      post_fft_rx09_mem_a_addr_out(41 downto 0) => post_fft_rx09_mem_a_addr_0(41 downto 0),
      post_fft_rx09_mem_b_addr_in(9 downto 0) => post_fft_rx09_mem_b_addr_0(9 downto 0),
      post_fft_rx09_mem_b_dout_out(15 downto 0) => post_fft_rx09_mem_b_dout_0(15 downto 0),
      premem_rx09_addra_in(10 downto 0) => premem_rx09_addra_in_0(10 downto 0),
      premem_rx09_addrb_in(10 downto 0) => premem_rx09_addrb_in_0(10 downto 0),
      premem_rx09_dina_in(25 downto 0) => premem_rx09_dina_in_0(25 downto 0),
      premem_rx09_wea_in(0) => premem_rx09_wea_in_0(0),
      pushdata_rx09_byteData(7 downto 0) => pushdata_rx09_byteData_1(7 downto 0),
      pushdata_rx09_en => pushdata_rx09_en_1,
      pushdata_rx09_irpt_out => pushdata_rx09_irpt,
      rst_mig_7series_0_100M_peripheral_reset_in => rst_mig_7series_0_100M_peripheral_reset,
      s_axi_aclk_CD100_in => s_axi_aclk_100MHz,
      xfft_rx09_dly3449_event_data_in_channel_halt_out => TRX_rx_FFT_unit_event_data_in_channel_halt_0,
      xfft_rx09_dly3449_event_frame_started_out => xfft_rx09_dly3449_event_frame_started_out_0,
      xfft_rx09_dly3449_event_tlast_missing_out => xfft_rx09_dly3449_event_tlast_missing_out_0,
      xfft_rx09_dly3449_event_tlast_unexpected_out => xfft_rx09_dly3449_event_tlast_unexpected_out_0
    );
TRX_tx_DDS_unit: entity work.TRX_tx_DDS_unit_imp_195K6TC
     port map (
      SCLR => TRX_proc_sys_reset_0_16MHz_peripheral_reset(0),
      S_AXI1_araddr(31 downto 0) => Conn1_ARADDR(31 downto 0),
      S_AXI1_arready(0) => Conn1_ARREADY(0),
      S_AXI1_arvalid(0) => Conn1_ARVALID(0),
      S_AXI1_awaddr(31 downto 0) => Conn1_AWADDR(31 downto 0),
      S_AXI1_awready(0) => Conn1_AWREADY(0),
      S_AXI1_awvalid(0) => Conn1_AWVALID(0),
      S_AXI1_bready(0) => Conn1_BREADY(0),
      S_AXI1_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      S_AXI1_bvalid(0) => Conn1_BVALID(0),
      S_AXI1_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      S_AXI1_rready(0) => Conn1_RREADY(0),
      S_AXI1_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      S_AXI1_rvalid(0) => Conn1_RVALID(0),
      S_AXI1_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      S_AXI1_wready(0) => Conn1_WREADY(0),
      S_AXI1_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      S_AXI1_wvalid(0) => Conn1_WVALID(0),
      S_AXI_araddr(31 downto 0) => S_AXI_dds_0_ARADDR(31 downto 0),
      S_AXI_arready(0) => S_AXI_dds_0_ARREADY(0),
      S_AXI_arvalid(0) => S_AXI_dds_0_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => S_AXI_dds_0_AWADDR(31 downto 0),
      S_AXI_awready(0) => S_AXI_dds_0_AWREADY(0),
      S_AXI_awvalid(0) => S_AXI_dds_0_AWVALID(0),
      S_AXI_bready(0) => S_AXI_dds_0_BREADY(0),
      S_AXI_bresp(1 downto 0) => S_AXI_dds_0_BRESP(1 downto 0),
      S_AXI_bvalid(0) => S_AXI_dds_0_BVALID(0),
      S_AXI_rdata(31 downto 0) => S_AXI_dds_0_RDATA(31 downto 0),
      S_AXI_rready(0) => S_AXI_dds_0_RREADY(0),
      S_AXI_rresp(1 downto 0) => S_AXI_dds_0_RRESP(1 downto 0),
      S_AXI_rvalid(0) => S_AXI_dds_0_RVALID(0),
      S_AXI_wdata(31 downto 0) => S_AXI_dds_0_WDATA(31 downto 0),
      S_AXI_wready(0) => S_AXI_dds_0_WREADY(0),
      S_AXI_wstrb(3 downto 0) => S_AXI_dds_0_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => S_AXI_dds_0_WVALID(0),
      TRX_TX_RF09_PULLDATA_FIFO_empty => TRX_TX_RF09_PULLDATA_FIFO_empty,
      TRX_rx_clkdiv_16MHz_i => TRX_rx_clkdiv_16MHz(0),
      TRX_tx_4to1_c_counter_binary_0_THRESH0 => TRX_tx_4to1_c_counter_binary_0_THRESH0_0,
      TRX_tx_DDS0_gpio_ampt(15 downto 0) => TRX_tx_DDS0_gpio_ampt(15 downto 0),
      TRX_tx_DDS1_gpio_ampt(15 downto 0) => TRX_tx_DDS1_gpio_ampt(15 downto 0),
      TRX_tx_DDS1_gpio_inc(31 downto 0) => TRX_tx_DDS0_gpio_inc(31 downto 0),
      TRX_tx_im_out(20 downto 8) => TRX_tx_im_out_0(20 downto 8),
      TRX_tx_re_out(20 downto 8) => TRX_tx_re_out_0(20 downto 8),
      aresetn => TRX_proc_sys_reset_0_peripheral_aresetn(0),
      data_count(11 downto 0) => TRX_tx_DDS_unit_data_count(11 downto 0),
      encoder_pull_FIFO_dump(0) => TRX_tx_DDS_unit_encoder_pull_FIFO_dump(0),
      encoder_pull_data_len(6 downto 0) => TRX_tx_DDS_unit_encoder_pull_data_len(6 downto 0),
      encoder_pull_do_start(0) => TRX_tx_DDS_unit_encoder_pull_do_start(0),
      pulldata_dds_inc(25 downto 0) => pulldata_dds_inc_1(25 downto 0),
      pulldata_tx09_byteData(7 downto 0) => TRX_tx_DDS_unit_pulldata_tx09_byteData(7 downto 0),
      pulldata_tx09_en => pulldata_tx09_en_1,
      s_axi_aclk => s_axi_aclk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn,
      ui_clk_sync_rst => mig_7series_0_ui_clk_sync_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity msys is
  port (
    BOARD_IIC_scl_i : in STD_LOGIC;
    BOARD_IIC_scl_o : out STD_LOGIC;
    BOARD_IIC_scl_t : out STD_LOGIC;
    BOARD_IIC_sda_i : in STD_LOGIC;
    BOARD_IIC_sda_o : out STD_LOGIC;
    BOARD_IIC_sda_t : out STD_LOGIC;
    BOARD_ROTENC_PUSH : in STD_LOGIC;
    CLK0_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK0_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK1B_clk : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK2_mgt_clk0_clk_n : in STD_LOGIC;
    CLK2_mgt_clk0_clk_p : in STD_LOGIC;
    CLK3_sys_diff_clk_n : in STD_LOGIC;
    CLK3_sys_diff_clk_p : in STD_LOGIC;
    DDR3_SDRAM_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DDR3_SDRAM_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DDR3_SDRAM_cas_n : out STD_LOGIC;
    DDR3_SDRAM_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    DDR3_SDRAM_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    DDR3_SDRAM_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    DDR3_SDRAM_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    DDR3_SDRAM_dm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR3_SDRAM_dq : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    DDR3_SDRAM_dqs_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR3_SDRAM_dqs_p : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR3_SDRAM_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    DDR3_SDRAM_ras_n : out STD_LOGIC;
    DDR3_SDRAM_reset_n : out STD_LOGIC;
    DDR3_SDRAM_we_n : out STD_LOGIC;
    DDR3_init_calib_complete : out STD_LOGIC;
    ETH0_DA_G : out STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_DA_Y : out STD_LOGIC_VECTOR ( 0 to 0 );
    ETH0_LINK_LED_g : in STD_LOGIC;
    ETH0_MDIO_MDC_mdc : out STD_LOGIC;
    ETH0_MDIO_MDC_mdio_i : in STD_LOGIC;
    ETH0_MDIO_MDC_mdio_o : out STD_LOGIC;
    ETH0_MDIO_MDC_mdio_t : out STD_LOGIC;
    EUI48_FSM_run : in STD_LOGIC;
    EUI48_FSM_start : out STD_LOGIC_VECTOR ( 0 to 0 );
    EUI48_abort : in STD_LOGIC_VECTOR ( 7 downto 0 );
    EUI48_data : in STD_LOGIC_VECTOR ( 47 downto 0 );
    EUI48_state : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FFT_window_coef_rom_rx09 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    FPGA_IO : in STD_LOGIC;
    LCD_BL : out STD_LOGIC_VECTOR ( 0 to 0 );
    LCD_rstn : out STD_LOGIC_VECTOR ( 0 to 0 );
    LED_RGB_blue : out STD_LOGIC_VECTOR ( 0 to 0 );
    LED_RGB_green : out STD_LOGIC_VECTOR ( 0 to 0 );
    LED_RGB_red : out STD_LOGIC_VECTOR ( 0 to 0 );
    LVDS_rx09_synced : in STD_LOGIC;
    LVDS_rx24_synced : in STD_LOGIC;
    PLL_I2C_ext_scl_o : out STD_LOGIC;
    PLL_I2C_ext_sda : inout STD_LOGIC;
    PLL_int : in STD_LOGIC;
    RF09_framectr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    RF09_quarterfrm : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RMII_PHY_M_0_crs_dv : in STD_LOGIC;
    RMII_PHY_M_0_rxd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RMII_PHY_M_0_tx_en : out STD_LOGIC;
    RMII_PHY_M_0_txd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SCOPE_FSM_FIFO_RdEmpty : out STD_LOGIC;
    SCOPE_FSM_FIFO_RdEn : in STD_LOGIC;
    SCOPE_FSM_FIFO_RdValid : out STD_LOGIC;
    SCOPE_FSM_FIFO_Rst : in STD_LOGIC;
    SCOPE_FSM_FIFO_WrEn : in STD_LOGIC;
    SCOPE_FSM_FIFO_WrFull : out STD_LOGIC;
    SCOPE_FSM_FIFO_rd_rst_busy : out STD_LOGIC;
    SCOPE_FSM_FIFO_wr_rst_busy : out STD_LOGIC;
    SCOPE_FSM_GPIO0_Out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SCOPE_FSM_GPIO1_In : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SCOPE_FSM_Timebase_CE : in STD_LOGIC;
    SCOPE_FSM_TrigSrc : out STD_LOGIC_VECTOR ( 47 downto 0 );
    TRX_PLL_clk_25MHz_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_PLL_clk_25MHz_P : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_clk_26MHz : in STD_LOGIC;
    TRX_int : in STD_LOGIC;
    TRX_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_rfx_mode : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_rx09_fifo_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_rx09_fifo_valid_o : out STD_LOGIC;
    TRX_rx24_fifo_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TRX_rx24_fifo_valid_o : out STD_LOGIC;
    TRX_rx_clk_64MHz_clk_n : in STD_LOGIC;
    TRX_rx_clk_64MHz_clk_p : in STD_LOGIC;
    TRX_rx_data_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_rx_data_p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_spi_io0_i : in STD_LOGIC;
    TRX_spi_io0_o : out STD_LOGIC;
    TRX_spi_io0_t : out STD_LOGIC;
    TRX_spi_io1_i : in STD_LOGIC;
    TRX_spi_io1_o : out STD_LOGIC;
    TRX_spi_io1_t : out STD_LOGIC;
    TRX_spi_sck_i : in STD_LOGIC;
    TRX_spi_sck_o : out STD_LOGIC;
    TRX_spi_sck_t : out STD_LOGIC;
    TRX_spi_ss_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_spi_ss_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    TRX_spi_ss_t : out STD_LOGIC;
    TRX_tx_clk_clk_n : out STD_LOGIC;
    TRX_tx_clk_clk_p : out STD_LOGIC;
    TRX_tx_data_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TRX_tx_data_p : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UART0EXT_CTSn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_DCDn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_DSRn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_DTRn : in STD_LOGIC;
    UART0EXT_RIn : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0EXT_RTSn : in STD_LOGIC;
    UART0_clk : out STD_LOGIC;
    UART0_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    UART0_rxd : in STD_LOGIC;
    UART0_txd : out STD_LOGIC;
    ULI_SYSTEM_XIO : in STD_LOGIC;
    USER_dbg_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dds_tx09_inc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    dds_tx09_ptt : in STD_LOGIC;
    decoder_rx09_active : in STD_LOGIC;
    decoder_rx09_center_pos : in STD_LOGIC_VECTOR ( 7 downto 0 );
    decoder_rx09_noise : in STD_LOGIC_VECTOR ( 18 downto 0 );
    decoder_rx09_sql_open : in STD_LOGIC;
    decoder_rx09_squelch_lvl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    decoder_rx09_strength : in STD_LOGIC_VECTOR ( 18 downto 0 );
    encoder_pull_FIFO_dump : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoder_pull_data_len : out STD_LOGIC_VECTOR ( 6 downto 0 );
    encoder_pull_do_start : out STD_LOGIC_VECTOR ( 0 to 0 );
    fft09_config_tdata_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fft09_config_tvalid_in : in STD_LOGIC;
    fft09_data_tlast_in : in STD_LOGIC;
    fft09_data_tready_out : out STD_LOGIC;
    fft09_data_tvalid_in : in STD_LOGIC;
    microblaze_0_Clk_100MHz_o : out STD_LOGIC;
    mig_7series_0_ui_clk_sync_rst : out STD_LOGIC;
    phy_rst_n : out STD_LOGIC;
    post_fft_rx09_mem_a_EoT : out STD_LOGIC;
    post_fft_rx09_mem_a_addr : out STD_LOGIC_VECTOR ( 41 downto 0 );
    post_fft_rx09_mem_b_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    post_fft_rx09_mem_b_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    premem_rx09_addra_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    premem_rx09_addrb_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    premem_rx09_dina_in : in STD_LOGIC_VECTOR ( 25 downto 0 );
    premem_rx09_wea_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pulldata_tx09_byteData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pulldata_tx09_en : in STD_LOGIC;
    pushdata_rx09_byteData : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pushdata_rx09_en : in STD_LOGIC;
    qspi_flash_io0_i : in STD_LOGIC;
    qspi_flash_io0_o : out STD_LOGIC;
    qspi_flash_io0_t : out STD_LOGIC;
    qspi_flash_io1_i : in STD_LOGIC;
    qspi_flash_io1_o : out STD_LOGIC;
    qspi_flash_io1_t : out STD_LOGIC;
    qspi_flash_io2_i : in STD_LOGIC;
    qspi_flash_io2_o : out STD_LOGIC;
    qspi_flash_io2_t : out STD_LOGIC;
    qspi_flash_io3_i : in STD_LOGIC;
    qspi_flash_io3_o : out STD_LOGIC;
    qspi_flash_io3_t : out STD_LOGIC;
    qspi_flash_ss_i : in STD_LOGIC;
    qspi_flash_ss_o : out STD_LOGIC;
    qspi_flash_ss_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    rotenc_dec_cnt_en : in STD_LOGIC;
    rotenc_dec_cnt_up_dwn : in STD_LOGIC
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of msys : entity is "msys,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=msys,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=316,numReposBlks=252,numNonXlnxBlks=2,numHierBlks=64,maxHierDepth=4,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,synth_mode=OOC_per_BD}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of msys : entity is "msys.hwdef";
end msys;

architecture STRUCTURE of msys is
  component msys_labtools_fmeter_0_0 is
  port (
    refclk : in STD_LOGIC;
    fin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    F0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    F9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    update : out STD_LOGIC
  );
  end component msys_labtools_fmeter_0_0;
  component msys_mig_7series_0_0 is
  port (
    sys_rst : in STD_LOGIC;
    clk_ref_i : in STD_LOGIC;
    ddr3_dq : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    ddr3_dqs_p : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr3_dqs_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr3_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ddr3_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr3_ras_n : out STD_LOGIC;
    ddr3_cas_n : out STD_LOGIC;
    ddr3_we_n : out STD_LOGIC;
    ddr3_reset_n : out STD_LOGIC;
    ddr3_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr3_dm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ddr3_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ui_clk_sync_rst : out STD_LOGIC;
    ui_clk : out STD_LOGIC;
    ui_addn_clk_0 : out STD_LOGIC;
    ui_addn_clk_1 : out STD_LOGIC;
    ui_addn_clk_2 : out STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    mmcm_locked : out STD_LOGIC;
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  end component msys_mig_7series_0_0;
  component msys_rst_mig_7series_0_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_rst_mig_7series_0_100M_0;
  component msys_rst_mig_7series_0_50M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_rst_mig_7series_0_50M_0;
  component msys_vio_0_0 is
  port (
    clk : in STD_LOGIC;
    probe_in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in8 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    probe_in12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in18 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe_in19 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in20 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in21 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    probe_in22 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    probe_in23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe_in24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in27 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in28 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe_in29 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe_in30 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    probe_in31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe_in32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in34 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    probe_in35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe_in36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    probe_in37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in38 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in39 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in40 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in41 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in42 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in43 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in44 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in45 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    probe_in46 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    probe_in47 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    probe_in48 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in49 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in50 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in51 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in52 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe_in53 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in54 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe_in55 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component msys_vio_0_0;
  component msys_xlconcat_0_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component msys_xlconcat_0_0;
  component msys_axi_iic_1_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_axi_iic_1_0;
  component msys_axi_timer_0_0 is
  port (
    capturetrig0 : in STD_LOGIC;
    capturetrig1 : in STD_LOGIC;
    generateout0 : out STD_LOGIC;
    generateout1 : out STD_LOGIC;
    pwm0 : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    freeze : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  end component msys_axi_timer_0_0;
  component msys_clk_wiz_0_0 is
  port (
    reset : in STD_LOGIC;
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC
  );
  end component msys_clk_wiz_0_0;
  component msys_mdm_1_0 is
  port (
    M_AXI_ACLK : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    M_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWLOCK : out STD_LOGIC;
    M_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    M_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ARLOCK : out STD_LOGIC;
    M_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    M_AXI_ARREADY : in STD_LOGIC;
    M_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    M_AXI_RREADY : out STD_LOGIC;
    LMB_Data_Addr_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_0 : out STD_LOGIC;
    LMB_Ready_0 : in STD_LOGIC;
    LMB_Byte_Enable_0 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Read_0 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Read_Strobe_0 : out STD_LOGIC;
    LMB_Write_Strobe_0 : out STD_LOGIC;
    LMB_CE_0 : in STD_LOGIC;
    LMB_UE_0 : in STD_LOGIC;
    LMB_Wait_0 : in STD_LOGIC;
    LMB_Data_Addr_1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_1 : out STD_LOGIC;
    LMB_Ready_1 : in STD_LOGIC;
    LMB_Byte_Enable_1 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Read_1 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Read_Strobe_1 : out STD_LOGIC;
    LMB_Write_Strobe_1 : out STD_LOGIC;
    LMB_CE_1 : in STD_LOGIC;
    LMB_UE_1 : in STD_LOGIC;
    LMB_Wait_1 : in STD_LOGIC;
    Dbg_Clk_0 : out STD_LOGIC;
    Dbg_TDI_0 : out STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_0 : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    Dbg_Update_0 : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_Disable_0 : out STD_LOGIC;
    Dbg_Clk_1 : out STD_LOGIC;
    Dbg_TDI_1 : out STD_LOGIC;
    Dbg_TDO_1 : in STD_LOGIC;
    Dbg_Reg_En_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_1 : out STD_LOGIC;
    Dbg_Shift_1 : out STD_LOGIC;
    Dbg_Update_1 : out STD_LOGIC;
    Dbg_Rst_1 : out STD_LOGIC;
    Dbg_Disable_1 : out STD_LOGIC
  );
  end component msys_mdm_1_0;
  component msys_microblaze_0_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Debug_Rst : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC
  );
  end component msys_microblaze_0_0;
  component msys_util_ds_buf_1_0 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_ODIV2 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_ds_buf_1_0;
  component msys_util_ds_buf_2_0 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_util_ds_buf_2_0;
  component msys_CLK0_util_ds_buf_0_0 is
  port (
    BUFG_I : in STD_LOGIC_VECTOR ( 0 to 0 );
    BUFG_O : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component msys_CLK0_util_ds_buf_0_0;
  component msys_xlslice_0_43 is
  port (
    Din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_0_43;
  component msys_xlslice_0_44 is
  port (
    Din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_0_44;
  component msys_xlconcat_0_20 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  end component msys_xlconcat_0_20;
  component msys_xlconcat_0_21 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  end component msys_xlconcat_0_21;
  component msys_xlslice_0_47 is
  port (
    Din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_0_47;
  component msys_xlslice_0_48 is
  port (
    Din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component msys_xlslice_0_48;
  signal ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOARD_ROTENC_PUSH_1 : STD_LOGIC;
  signal BOOT_PLL_IIC_SCL_I : STD_LOGIC;
  signal BOOT_PLL_IIC_SCL_O : STD_LOGIC;
  signal BOOT_PLL_IIC_SCL_T : STD_LOGIC;
  signal BOOT_PLL_IIC_SDA_I : STD_LOGIC;
  signal BOOT_PLL_IIC_SDA_O : STD_LOGIC;
  signal BOOT_PLL_IIC_SDA_T : STD_LOGIC;
  signal BOOT_PLL_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BOOT_PLL_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal BOOT_PLL_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CFG_PLL_I2C_ext_scl_o : STD_LOGIC;
  signal CFG_clkmclk_pll_65MHz_vio : STD_LOGIC;
  signal CFG_eos : STD_LOGIC;
  signal CFG_mon_GPIO1_I : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CFG_mon_GPIO1_O : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CLK0_NA_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK0_NA_diff_0_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK0_NA_diff_0_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK0_NA_g_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK1B_50MHz_phy_clk_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK1B_CW_0_clk_out1_RMII : STD_LOGIC;
  signal CLK1B_CW_0_clk_out3_Scope : STD_LOGIC;
  signal CLK1B_CW_0_psdone : STD_LOGIC;
  signal CLK1B_clk_wiz_0_clk_out2_fmeter : STD_LOGIC;
  signal CLK2_125MHz_mgt_diff_0_CLK_N : STD_LOGIC;
  signal CLK2_125MHz_mgt_diff_0_CLK_P : STD_LOGIC;
  signal CLK2_125MHz_mgt_g_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK3_50MHz_mig_diff_0_CLK_N : STD_LOGIC;
  signal CLK3_50MHz_mig_diff_0_CLK_P : STD_LOGIC;
  signal ETH0_ETH0_MDIO_MDC_MDC : STD_LOGIC;
  signal ETH0_ETH0_MDIO_MDC_MDIO_I : STD_LOGIC;
  signal ETH0_ETH0_MDIO_MDC_MDIO_O : STD_LOGIC;
  signal ETH0_ETH0_MDIO_MDC_MDIO_T : STD_LOGIC;
  signal ETH0_LEDstatus_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_LINK_LED_g_0 : STD_LOGIC;
  signal ETH0_MIIstatus_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ETH0_RMII_PHY_M_0_CRS_DV : STD_LOGIC;
  signal ETH0_RMII_PHY_M_0_RXD : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ETH0_RMII_PHY_M_0_TXD : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ETH0_RMII_PHY_M_0_TX_EN : STD_LOGIC;
  signal ETH0_ip2intc_irpt : STD_LOGIC;
  signal ETH0_m_mii_tx_en : STD_LOGIC;
  signal ETH0_m_mii_tx_er : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ETH0_m_mii_txd_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_m_mii_txd_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_phy_rst_n : STD_LOGIC;
  signal ETH0_s_mii_col : STD_LOGIC;
  signal ETH0_s_mii_crs : STD_LOGIC;
  signal ETH0_s_mii_rx_clk : STD_LOGIC;
  signal ETH0_s_mii_rx_dv : STD_LOGIC;
  signal ETH0_s_mii_rx_er : STD_LOGIC;
  signal ETH0_s_mii_rxd_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_s_mii_rxd_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ETH0_s_mii_tx_clk : STD_LOGIC;
  signal EUI48_EUI48_FSM_start : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EUI48_FSM_run_1 : STD_LOGIC;
  signal EUI48_abort_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EUI48_data_1 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal EUI48_state_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FFT_window_coef_rom_rx09_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal FPGA_IO_1 : STD_LOGIC;
  signal INT_ctrl_interrupt_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal INT_ctrl_interrupt_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INT_ctrl_interrupt_INTERRUPT : STD_LOGIC;
  signal Net : STD_LOGIC;
  signal PLL_int_1 : STD_LOGIC;
  signal PWM_lights_LCD_BL : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWM_lights_LCD_rstn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWM_lights_LED_RGB_blue : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWM_lights_LED_RGB_green : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWM_lights_LED_RGB_red : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWM_lights_ip2intc_irpt : STD_LOGIC;
  signal RF09_framectr_0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal RF09_quarterfrm_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ROTENC_decoder_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ROTENC_decoder_ip2intc_irpt : STD_LOGIC;
  signal SC0712_0_reset_out : STD_LOGIC;
  signal SCOPE_FSM_FIFO_RdEn_1 : STD_LOGIC;
  signal SCOPE_FSM_FIFO_Rst_1 : STD_LOGIC;
  signal SCOPE_FSM_FIFO_WrEn_0 : STD_LOGIC;
  signal SCOPE_FSM_GPIO1_In_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SCOPE_FSM_Timebase_CE_1 : STD_LOGIC;
  signal SCOPE_SCOPE_FSM_FIFO_RdEmpty : STD_LOGIC;
  signal SCOPE_SCOPE_FSM_FIFO_RdValid : STD_LOGIC;
  signal SCOPE_SCOPE_FSM_FIFO_WrFull : STD_LOGIC;
  signal SCOPE_SCOPE_FSM_FIFO_rd_rst_busy : STD_LOGIC;
  signal SCOPE_SCOPE_FSM_FIFO_wr_rst_busy : STD_LOGIC;
  signal SCOPE_SCOPE_FSM_GPIO0_Out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SCOPE_SCOPE_FSM_TrigSrc : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal S_AXI_dds_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_dds_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_dds_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_dds_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_dds_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_dds_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_gpio_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_gpio_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_gpio_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_gpio_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_gpio_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_spi_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_spi_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_spi_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_spi_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_spi_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Status_LVDS_rx09_synced_1 : STD_LOGIC;
  signal Status_LVDS_rx24_synced_1 : STD_LOGIC;
  signal TRX_RX_RF09_PUSHDATA_FIFO_empty : STD_LOGIC;
  signal TRX_TRX_PLL_clk_25MHz_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_TRX_PLL_clk_25MHz_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_TRX_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_TRX_rfx_mode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_TRX_spi_IO0_I : STD_LOGIC;
  signal TRX_TRX_spi_IO0_O : STD_LOGIC;
  signal TRX_TRX_spi_IO0_T : STD_LOGIC;
  signal TRX_TRX_spi_IO1_I : STD_LOGIC;
  signal TRX_TRX_spi_IO1_O : STD_LOGIC;
  signal TRX_TRX_spi_IO1_T : STD_LOGIC;
  signal TRX_TRX_spi_SCK_I : STD_LOGIC;
  signal TRX_TRX_spi_SCK_O : STD_LOGIC;
  signal TRX_TRX_spi_SCK_T : STD_LOGIC;
  signal TRX_TRX_spi_SS_I : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_TRX_spi_SS_O : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_TRX_spi_SS_T : STD_LOGIC;
  signal TRX_TRX_tx_clk_CLK_N : STD_LOGIC;
  signal TRX_TRX_tx_clk_CLK_P : STD_LOGIC;
  signal TRX_TRX_tx_data_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_TRX_tx_data_p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_TRX_tx_im_out : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal TRX_TRX_tx_re_out : STD_LOGIC_VECTOR ( 20 downto 8 );
  signal TRX_TX_RF09_PULLDATA_FIFO_empty : STD_LOGIC;
  signal TRX_clk_26MHz_1 : STD_LOGIC;
  signal TRX_clk_trx_26MHz_vio : STD_LOGIC;
  signal TRX_clk_trx_pll_25MHz_vio : STD_LOGIC;
  signal TRX_data_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal TRX_data_count1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal TRX_decoder_rx09_squelch_lvl : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_encoder_pull_FIFO_dump : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_encoder_pull_data_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal TRX_encoder_pull_do_start : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_int_1 : STD_LOGIC;
  signal TRX_ip2intc_irpt : STD_LOGIC;
  signal TRX_post_fft_mem_a_rx09_EoT : STD_LOGIC;
  signal TRX_pulldata_tx09_byteData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TRX_rd_data_count_CD100 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal TRX_rx09_32bits_CD100 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx09_fifo_o_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx09_fifo_valid_o_1 : STD_LOGIC;
  signal TRX_rx24_32bits_CD100 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx24_fifo_o_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_rx24_fifo_valid_o_1 : STD_LOGIC;
  signal TRX_rx_clk_64MHz_1_CLK_N : STD_LOGIC;
  signal TRX_rx_clk_64MHz_1_CLK_P : STD_LOGIC;
  signal TRX_rx_clkdiv_16MHz : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TRX_rx_data_n_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_rx_data_p_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TRX_tx_DDS0_gpio_ampt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TRX_tx_DDS0_gpio_inc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRX_tx_DDS1_gpio_ampt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal UART0EXT_DTRn_1 : STD_LOGIC;
  signal UART0EXT_RTSn_1 : STD_LOGIC;
  signal UART0_UART0EXT_CTSn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_UART0EXT_DCDn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_UART0EXT_DSRn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_UART0EXT_RIn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_UART0_RxD : STD_LOGIC;
  signal UART0_UART0_TxD : STD_LOGIC;
  signal UART0_UART0_rst_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal UART0_clk_wiz_0_clk_out1 : STD_LOGIC;
  signal UART0_interrupt : STD_LOGIC;
  signal UART0_ip2intc_irpt : STD_LOGIC;
  signal ULI_SYSTEM_XIO_1 : STD_LOGIC;
  signal USER_dbg_USER_dbg_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_BOARD_iic_0_iic2intc_irpt : STD_LOGIC;
  signal axi_iic_1_IIC_SCL_I : STD_LOGIC;
  signal axi_iic_1_IIC_SCL_O : STD_LOGIC;
  signal axi_iic_1_IIC_SCL_T : STD_LOGIC;
  signal axi_iic_1_IIC_SDA_I : STD_LOGIC;
  signal axi_iic_1_IIC_SDA_O : STD_LOGIC;
  signal axi_iic_1_IIC_SDA_T : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RLAST : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_quad_spi_0_SPI_0_IO0_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO0_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO0_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO1_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO1_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO1_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO2_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO2_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO2_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO3_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO3_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_IO3_T : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_SS_I : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_SS_O : STD_LOGIC;
  signal axi_quad_spi_0_SPI_0_SS_T : STD_LOGIC;
  signal axi_quad_spi_0_ip2intc_irpt : STD_LOGIC;
  signal axi_timer_0_interrupt : STD_LOGIC;
  signal cfgmclk_pll_50MHz : STD_LOGIC;
  signal dcm_locked_1 : STD_LOGIC;
  signal dds_tx09_ptt_1 : STD_LOGIC;
  signal decoder_rx09_active_1 : STD_LOGIC;
  signal decoder_rx09_center_pos_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal decoder_rx09_noise_1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal decoder_rx09_sql_open_1 : STD_LOGIC;
  signal decoder_rx09_strength_1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal fft09_config_tdata_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fft09_config_tvalid_in_0 : STD_LOGIC;
  signal fft09_data_tlast_in_0 : STD_LOGIC;
  signal fft09_data_tready_out_0 : STD_LOGIC;
  signal fft09_data_tvalid_in_0 : STD_LOGIC;
  signal gpio2_io_i_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal labtools_fmeter_0_F5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal labtools_fmeter_0_F6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal labtools_fmeter_0_F7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal labtools_fmeter_0_F8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal labtools_fmeter_0_update : STD_LOGIC;
  signal lt_F0_MIG_50mhz : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lt_F1_mgt_ref : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lt_F2_CLK1B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lt_F3_CLK0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lt_F4_TRX_LVDS_divclk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_LMB_0_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_ADDRSTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mdm_USER2_0_BOOT_LMB_0_CE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_READSTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_READY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_UE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_WAIT : STD_LOGIC;
  signal mdm_USER2_0_BOOT_LMB_0_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_BOOT_LMB_0_WRITESTROBE : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_ARLOCK : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_ARREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_ARVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_AWLOCK : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_AWREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_AWVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_BREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_BVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_RLAST : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_RREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_RVALID : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_WLAST : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_WREADY : STD_LOGIC;
  signal mdm_USER2_0_BOOT_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mdm_USER2_0_BOOT_M_AXI_WVALID : STD_LOGIC;
  signal mdm_USER2_0_Debug_SYS_Rst_0 : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_CAPTURE : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_CLK : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_DISABLE : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal mdm_USER2_0_MBDEBUG_0_RST : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_SHIFT : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_TDI : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_TDO : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_0_UPDATE : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_CAPTURE : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_CLK : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_DISABLE : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal mdm_USER2_0_MBDEBUG_1_RST : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_SHIFT : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_TDI : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_TDO : STD_LOGIC;
  signal mdm_USER2_0_MBDEBUG_1_UPDATE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_microblaze_LMB_1_ADDRSTROBE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal mdm_USER2_0_microblaze_LMB_1_CE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_microblaze_LMB_1_READSTROBE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_READY : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_UE : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_WAIT : STD_LOGIC;
  signal mdm_USER2_0_microblaze_LMB_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mdm_USER2_0_microblaze_LMB_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_Clk_100MHz : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DC_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_DC_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_DC_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_DC_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal microblaze_0_M_AXI_DC_ARLOCK : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_DC_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_DC_ARREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_DC_ARVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DC_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_DC_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_DC_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_DC_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal microblaze_0_M_AXI_DC_AWLOCK : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_DC_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_DC_AWREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_DC_AWVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_DC_BREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_DC_BVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DC_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_DC_RLAST : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_RREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_DC_RVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DC_WLAST : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_WREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DC_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_DC_WVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_IC_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_IC_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_IC_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_IC_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal microblaze_0_M_AXI_IC_ARLOCK : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_IC_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_IC_ARREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_IC_ARVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_IC_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_IC_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_IC_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_IC_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal microblaze_0_M_AXI_IC_AWLOCK : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_IC_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_IC_AWREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_IC_AWVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_IC_BREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_IC_BVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_IC_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_M_AXI_IC_RLAST : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_RREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_IC_RVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_IC_WLAST : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_WREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_IC_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_IC_WVALID : STD_LOGIC;
  signal microblaze_0_axi_dp_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_dp_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_dp_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_dp_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_dp_BREADY : STD_LOGIC;
  signal microblaze_0_axi_dp_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_dp_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_RREADY : STD_LOGIC;
  signal microblaze_0_axi_dp_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_dp_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_dp_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M02_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M02_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M02_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M02_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M02_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M02_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M02_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M04_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M04_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M04_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M04_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M04_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M04_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M04_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_RLAST : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_WLAST : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M05_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M06_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M06_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M06_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M06_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M06_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M06_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M06_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M07_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M07_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M07_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M07_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M07_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M07_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M07_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M07_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M07_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M07_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M08_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M08_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M08_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M08_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M08_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M08_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M08_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M09_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M09_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M09_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M09_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M09_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M09_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M09_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M10_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M14_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M14_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M14_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M14_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M14_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M14_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M14_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M15_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M15_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M16_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M16_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M16_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M16_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M16_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M16_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M16_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M17_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M17_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M17_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M17_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M17_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M17_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M17_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M17_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M18_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M19_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M19_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M19_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M19_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M19_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M19_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M19_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M20_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M20_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M20_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M20_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M20_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M20_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M20_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M20_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_1_CE : STD_LOGIC;
  signal microblaze_0_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_1_READY : STD_LOGIC;
  signal microblaze_0_dlmb_1_UE : STD_LOGIC;
  signal microblaze_0_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_CE : STD_LOGIC;
  signal microblaze_0_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_READY : STD_LOGIC;
  signal microblaze_0_ilmb_1_UE : STD_LOGIC;
  signal microblaze_0_ilmb_1_WAIT : STD_LOGIC;
  signal mig_7series_0_DDR3_ADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal mig_7series_0_DDR3_BA : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mig_7series_0_DDR3_CAS_N : STD_LOGIC;
  signal mig_7series_0_DDR3_CKE : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mig_7series_0_DDR3_CK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mig_7series_0_DDR3_CK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mig_7series_0_DDR3_CS_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mig_7series_0_DDR3_DM : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mig_7series_0_DDR3_DQ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mig_7series_0_DDR3_DQS_N : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mig_7series_0_DDR3_DQS_P : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mig_7series_0_DDR3_ODT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mig_7series_0_DDR3_RAS_N : STD_LOGIC;
  signal mig_7series_0_DDR3_RESET_N : STD_LOGIC;
  signal mig_7series_0_DDR3_WE_N : STD_LOGIC;
  signal mig_7series_0_init_calib_complete : STD_LOGIC;
  signal mig_7series_0_mmcm_locked : STD_LOGIC;
  signal mig_7series_0_ui_addn_clk_0_200MHz : STD_LOGIC;
  signal mig_7series_0_ui_addn_clk_1_100MHz : STD_LOGIC;
  signal mig_7series_0_ui_addn_clk_2_50MHz : STD_LOGIC;
  signal \^mig_7series_0_ui_clk_sync_rst\ : STD_LOGIC;
  signal post_fft_rx09_mem_a_addr_0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal post_fft_rx09_mem_b_addr_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal post_fft_rx09_mem_b_dout_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal premem_rx09_addra_in_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal premem_rx09_addrb_in_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal premem_rx09_dina_in_0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal premem_rx09_wea_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pulldata_dds_inc_1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal pulldata_tx09_en_1 : STD_LOGIC;
  signal pushdata_rx09_byteData_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pushdata_rx09_en_1 : STD_LOGIC;
  signal pushdata_rx09_irpt : STD_LOGIC;
  signal reset_1 : STD_LOGIC;
  signal rotenc_dec_cnt_en_1 : STD_LOGIC;
  signal rotenc_dec_cnt_up_dwn_1 : STD_LOGIC;
  signal rst_mig_7series_0_100M_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_mig_7series_0_100M_mb_reset : STD_LOGIC;
  signal rst_mig_7series_0_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_mig_7series_0_100M_peripheral_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_mig_7series_0_50M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal vio_xlconcat_40_dout : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal vio_xlconcat_41_dout : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal vio_xlslice_40_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal vio_xlslice_41_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal vio_xlslice_rx09_im_25to13_in45_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal vio_xlslice_rx09_re_12to0_in44_Dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal xfft_rx09_dly3449_event_data_in_channel_halt_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_frame_started_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_missing_out_0 : STD_LOGIC;
  signal xfft_rx09_dly3449_event_tlast_unexpected_out_0 : STD_LOGIC;
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_CLK1B_CW_0_clk_out4_000deg_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_BOARD_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_timer_0_generateout0_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_timer_0_generateout1_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_timer_0_pwm0_UNCONNECTED : STD_LOGIC;
  signal NLW_labtools_fmeter_0_F9_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mdm_USER2_0_M_AXI_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mdm_USER2_0_M_AXI_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mgt_clk0_CLK2_util_ds_buf_1_IBUF_DS_ODIV2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_microblaze_0_Dbg_Trig_Ack_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_microblaze_0_Dbg_Trig_In_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_rst_mig_7series_0_50M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_mig_7series_0_50M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_mig_7series_0_50M_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_mig_7series_0_50M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BMM_INFO_PROCESSOR : string;
  attribute BMM_INFO_PROCESSOR of microblaze_0 : label is "microblaze-le > msys microblaze_0_local_memory/dlmb_bram_if_cntlr";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of microblaze_0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of BOARD_IIC_scl_i : signal is "xilinx.com:interface:iic:1.0 BOARD_IIC SCL_I";
  attribute X_INTERFACE_INFO of BOARD_IIC_scl_o : signal is "xilinx.com:interface:iic:1.0 BOARD_IIC SCL_O";
  attribute X_INTERFACE_INFO of BOARD_IIC_scl_t : signal is "xilinx.com:interface:iic:1.0 BOARD_IIC SCL_T";
  attribute X_INTERFACE_INFO of BOARD_IIC_sda_i : signal is "xilinx.com:interface:iic:1.0 BOARD_IIC SDA_I";
  attribute X_INTERFACE_INFO of BOARD_IIC_sda_o : signal is "xilinx.com:interface:iic:1.0 BOARD_IIC SDA_O";
  attribute X_INTERFACE_INFO of BOARD_IIC_sda_t : signal is "xilinx.com:interface:iic:1.0 BOARD_IIC SDA_T";
  attribute X_INTERFACE_INFO of CLK2_mgt_clk0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK2_mgt_clk0 CLK_N";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CLK2_mgt_clk0_clk_n : signal is "XIL_INTERFACENAME CLK2_mgt_clk0, CAN_DEBUG false, FREQ_HZ 125000000";
  attribute X_INTERFACE_INFO of CLK2_mgt_clk0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK2_mgt_clk0 CLK_P";
  attribute X_INTERFACE_INFO of CLK3_sys_diff_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK3_sys_diff CLK_N";
  attribute X_INTERFACE_PARAMETER of CLK3_sys_diff_clk_n : signal is "XIL_INTERFACENAME CLK3_sys_diff, CAN_DEBUG false, FREQ_HZ 50000000";
  attribute X_INTERFACE_INFO of CLK3_sys_diff_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK3_sys_diff CLK_P";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_cas_n : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM CAS_N";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_ras_n : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM RAS_N";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_reset_n : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM RESET_N";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_we_n : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM WE_N";
  attribute X_INTERFACE_INFO of ETH0_MDIO_MDC_mdc : signal is "xilinx.com:interface:mdio:1.0 ETH0_MDIO_MDC MDC";
  attribute X_INTERFACE_PARAMETER of ETH0_MDIO_MDC_mdc : signal is "XIL_INTERFACENAME ETH0_MDIO_MDC, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of ETH0_MDIO_MDC_mdio_i : signal is "xilinx.com:interface:mdio:1.0 ETH0_MDIO_MDC MDIO_I";
  attribute X_INTERFACE_INFO of ETH0_MDIO_MDC_mdio_o : signal is "xilinx.com:interface:mdio:1.0 ETH0_MDIO_MDC MDIO_O";
  attribute X_INTERFACE_INFO of ETH0_MDIO_MDC_mdio_t : signal is "xilinx.com:interface:mdio:1.0 ETH0_MDIO_MDC MDIO_T";
  attribute X_INTERFACE_INFO of PLL_int : signal is "xilinx.com:signal:interrupt:1.0 INTR.PLL_INT INTERRUPT";
  attribute X_INTERFACE_PARAMETER of PLL_int : signal is "XIL_INTERFACENAME INTR.PLL_INT, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of RMII_PHY_M_0_crs_dv : signal is "xilinx.com:interface:rmii:1.0 RMII_PHY_M_0 CRS_DV";
  attribute X_INTERFACE_INFO of RMII_PHY_M_0_tx_en : signal is "xilinx.com:interface:rmii:1.0 RMII_PHY_M_0 TX_EN";
  attribute X_INTERFACE_INFO of SCOPE_FSM_FIFO_Rst : signal is "xilinx.com:signal:reset:1.0 RST.SCOPE_FSM_FIFO_RST RST";
  attribute X_INTERFACE_PARAMETER of SCOPE_FSM_FIFO_Rst : signal is "XIL_INTERFACENAME RST.SCOPE_FSM_FIFO_RST, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of SCOPE_FSM_Timebase_CE : signal is "xilinx.com:signal:clockenable:1.0 CE.SCOPE_FSM_TIMEBASE_CE CE";
  attribute X_INTERFACE_PARAMETER of SCOPE_FSM_Timebase_CE : signal is "XIL_INTERFACENAME CE.SCOPE_FSM_TIMEBASE_CE, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of TRX_clk_26MHz : signal is "xilinx.com:signal:clock:1.0 CLK.TRX_CLK_26MHZ CLK";
  attribute X_INTERFACE_PARAMETER of TRX_clk_26MHz : signal is "XIL_INTERFACENAME CLK.TRX_CLK_26MHZ, CLK_DOMAIN msys_TRX_clk_26MHz, FREQ_HZ 26000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.000";
  attribute X_INTERFACE_INFO of TRX_int : signal is "xilinx.com:signal:interrupt:1.0 INTR.TRX_INT INTERRUPT";
  attribute X_INTERFACE_PARAMETER of TRX_int : signal is "XIL_INTERFACENAME INTR.TRX_INT, PortWidth 1, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of TRX_rx_clk_64MHz_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 TRX_rx_clk_64MHz CLK_N";
  attribute X_INTERFACE_PARAMETER of TRX_rx_clk_64MHz_clk_n : signal is "XIL_INTERFACENAME TRX_rx_clk_64MHz, CAN_DEBUG false, FREQ_HZ 64000000";
  attribute X_INTERFACE_INFO of TRX_rx_clk_64MHz_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 TRX_rx_clk_64MHz CLK_P";
  attribute X_INTERFACE_INFO of TRX_spi_io0_i : signal is "xilinx.com:interface:spi:1.0 TRX_spi IO0_I";
  attribute X_INTERFACE_INFO of TRX_spi_io0_o : signal is "xilinx.com:interface:spi:1.0 TRX_spi IO0_O";
  attribute X_INTERFACE_INFO of TRX_spi_io0_t : signal is "xilinx.com:interface:spi:1.0 TRX_spi IO0_T";
  attribute X_INTERFACE_INFO of TRX_spi_io1_i : signal is "xilinx.com:interface:spi:1.0 TRX_spi IO1_I";
  attribute X_INTERFACE_INFO of TRX_spi_io1_o : signal is "xilinx.com:interface:spi:1.0 TRX_spi IO1_O";
  attribute X_INTERFACE_INFO of TRX_spi_io1_t : signal is "xilinx.com:interface:spi:1.0 TRX_spi IO1_T";
  attribute X_INTERFACE_INFO of TRX_spi_sck_i : signal is "xilinx.com:interface:spi:1.0 TRX_spi SCK_I";
  attribute X_INTERFACE_INFO of TRX_spi_sck_o : signal is "xilinx.com:interface:spi:1.0 TRX_spi SCK_O";
  attribute X_INTERFACE_INFO of TRX_spi_sck_t : signal is "xilinx.com:interface:spi:1.0 TRX_spi SCK_T";
  attribute X_INTERFACE_INFO of TRX_spi_ss_t : signal is "xilinx.com:interface:spi:1.0 TRX_spi SS_T";
  attribute X_INTERFACE_INFO of TRX_tx_clk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 TRX_tx_clk CLK_N";
  attribute X_INTERFACE_PARAMETER of TRX_tx_clk_clk_n : signal is "XIL_INTERFACENAME TRX_tx_clk, CAN_DEBUG false, FREQ_HZ 64000000";
  attribute X_INTERFACE_INFO of TRX_tx_clk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 TRX_tx_clk CLK_P";
  attribute X_INTERFACE_INFO of UART0_clk : signal is "xilinx.com:signal:clock:1.0 CLK.UART0_CLK CLK";
  attribute X_INTERFACE_PARAMETER of UART0_clk : signal is "XIL_INTERFACENAME CLK.UART0_CLK, ASSOCIATED_RESET UART0_rst_n, CLK_DOMAIN /BOARD_clk_wiz_0_clk_out1, FREQ_HZ 12000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of UART0_rxd : signal is "xilinx.com:interface:uart:1.0 UART0 RxD";
  attribute X_INTERFACE_INFO of UART0_txd : signal is "xilinx.com:interface:uart:1.0 UART0 TxD";
  attribute X_INTERFACE_INFO of microblaze_0_Clk_100MHz_o : signal is "xilinx.com:signal:clock:1.0 CLK.MICROBLAZE_0_CLK_100MHZ_O CLK";
  attribute X_INTERFACE_PARAMETER of microblaze_0_Clk_100MHz_o : signal is "XIL_INTERFACENAME CLK.MICROBLAZE_0_CLK_100MHZ_O, ASSOCIATED_RESET mig_7series_0_ui_clk_sync_rst, CLK_DOMAIN msys_mig_7series_0_0_ui_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of mig_7series_0_ui_clk_sync_rst : signal is "xilinx.com:signal:reset:1.0 RST.MIG_7SERIES_0_UI_CLK_SYNC_RST RST";
  attribute X_INTERFACE_PARAMETER of mig_7series_0_ui_clk_sync_rst : signal is "XIL_INTERFACENAME RST.MIG_7SERIES_0_UI_CLK_SYNC_RST, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of pulldata_tx09_en : signal is "xilinx.com:signal:clockenable:1.0 CE.PULLDATA_TX09_EN CE";
  attribute X_INTERFACE_PARAMETER of pulldata_tx09_en : signal is "XIL_INTERFACENAME CE.PULLDATA_TX09_EN, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of pushdata_rx09_en : signal is "xilinx.com:signal:clockenable:1.0 CE.PUSHDATA_RX09_EN CE";
  attribute X_INTERFACE_PARAMETER of pushdata_rx09_en : signal is "XIL_INTERFACENAME CE.PUSHDATA_RX09_EN, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of qspi_flash_io0_i : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO0_I";
  attribute X_INTERFACE_INFO of qspi_flash_io0_o : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO0_O";
  attribute X_INTERFACE_INFO of qspi_flash_io0_t : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO0_T";
  attribute X_INTERFACE_INFO of qspi_flash_io1_i : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO1_I";
  attribute X_INTERFACE_INFO of qspi_flash_io1_o : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO1_O";
  attribute X_INTERFACE_INFO of qspi_flash_io1_t : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO1_T";
  attribute X_INTERFACE_INFO of qspi_flash_io2_i : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO2_I";
  attribute X_INTERFACE_INFO of qspi_flash_io2_o : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO2_O";
  attribute X_INTERFACE_INFO of qspi_flash_io2_t : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO2_T";
  attribute X_INTERFACE_INFO of qspi_flash_io3_i : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO3_I";
  attribute X_INTERFACE_INFO of qspi_flash_io3_o : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO3_O";
  attribute X_INTERFACE_INFO of qspi_flash_io3_t : signal is "xilinx.com:interface:spi:1.0 qspi_flash IO3_T";
  attribute X_INTERFACE_INFO of qspi_flash_ss_i : signal is "xilinx.com:interface:spi:1.0 qspi_flash SS_I";
  attribute X_INTERFACE_INFO of qspi_flash_ss_o : signal is "xilinx.com:interface:spi:1.0 qspi_flash SS_O";
  attribute X_INTERFACE_INFO of qspi_flash_ss_t : signal is "xilinx.com:interface:spi:1.0 qspi_flash SS_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME RST.RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of CLK0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK0 CLK_N";
  attribute X_INTERFACE_PARAMETER of CLK0_clk_n : signal is "XIL_INTERFACENAME CLK0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of CLK0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK0 CLK_P";
  attribute X_INTERFACE_INFO of CLK1B_clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK1B_CLK CLK";
  attribute X_INTERFACE_PARAMETER of CLK1B_clk : signal is "XIL_INTERFACENAME CLK.CLK1B_CLK, CLK_DOMAIN msys_CLK1B_clk, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.000";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_addr : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM ADDR";
  attribute X_INTERFACE_PARAMETER of DDR3_SDRAM_addr : signal is "XIL_INTERFACENAME DDR3_SDRAM, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_ba : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM BA";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_ck_n : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM CK_N";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_ck_p : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM CK_P";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_cke : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM CKE";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_cs_n : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM CS_N";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_dm : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM DM";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_dq : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM DQ";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_dqs_n : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM DQS_N";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_dqs_p : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM DQS_P";
  attribute X_INTERFACE_INFO of DDR3_SDRAM_odt : signal is "xilinx.com:interface:ddrx:1.0 DDR3_SDRAM ODT";
  attribute X_INTERFACE_INFO of EUI48_abort : signal is "xilinx.com:signal:data:1.0 DATA.EUI48_ABORT DATA";
  attribute X_INTERFACE_PARAMETER of EUI48_abort : signal is "XIL_INTERFACENAME DATA.EUI48_ABORT, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of EUI48_data : signal is "xilinx.com:signal:data:1.0 DATA.EUI48_DATA DATA";
  attribute X_INTERFACE_PARAMETER of EUI48_data : signal is "XIL_INTERFACENAME DATA.EUI48_DATA, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of EUI48_state : signal is "xilinx.com:signal:data:1.0 DATA.EUI48_STATE DATA";
  attribute X_INTERFACE_PARAMETER of EUI48_state : signal is "XIL_INTERFACENAME DATA.EUI48_STATE, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of LCD_rstn : signal is "xilinx.com:signal:reset:1.0 RST.LCD_RSTN RST";
  attribute X_INTERFACE_PARAMETER of LCD_rstn : signal is "XIL_INTERFACENAME RST.LCD_RSTN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of RF09_quarterfrm : signal is "xilinx.com:signal:data:1.0 DATA.RF09_QUARTERFRM DATA";
  attribute X_INTERFACE_PARAMETER of RF09_quarterfrm : signal is "XIL_INTERFACENAME DATA.RF09_QUARTERFRM, LAYERED_METADATA undef, PortType data, PortType.PROP_SRC false";
  attribute X_INTERFACE_INFO of RMII_PHY_M_0_rxd : signal is "xilinx.com:interface:rmii:1.0 RMII_PHY_M_0 RXD";
  attribute X_INTERFACE_INFO of RMII_PHY_M_0_txd : signal is "xilinx.com:interface:rmii:1.0 RMII_PHY_M_0 TXD";
  attribute X_INTERFACE_INFO of TRX_PLL_clk_25MHz_N : signal is "xilinx.com:signal:clock:1.0 CLK.TRX_PLL_CLK_25MHZ_N CLK";
  attribute X_INTERFACE_PARAMETER of TRX_PLL_clk_25MHz_N : signal is "XIL_INTERFACENAME CLK.TRX_PLL_CLK_25MHZ_N, CLK_DOMAIN /TRX/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1, FREQ_HZ 25000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of TRX_PLL_clk_25MHz_P : signal is "xilinx.com:signal:clock:1.0 CLK.TRX_PLL_CLK_25MHZ_P CLK";
  attribute X_INTERFACE_PARAMETER of TRX_PLL_clk_25MHz_P : signal is "XIL_INTERFACENAME CLK.TRX_PLL_CLK_25MHZ_P, CLK_DOMAIN /TRX/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1, FREQ_HZ 25000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of TRX_resetn : signal is "xilinx.com:signal:reset:1.0 RST.TRX_RESETN RST";
  attribute X_INTERFACE_PARAMETER of TRX_resetn : signal is "XIL_INTERFACENAME RST.TRX_RESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of TRX_spi_ss_i : signal is "xilinx.com:interface:spi:1.0 TRX_spi SS_I";
  attribute X_INTERFACE_INFO of TRX_spi_ss_o : signal is "xilinx.com:interface:spi:1.0 TRX_spi SS_O";
  attribute X_INTERFACE_INFO of UART0_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.UART0_RST_N RST";
  attribute X_INTERFACE_PARAMETER of UART0_rst_n : signal is "XIL_INTERFACENAME RST.UART0_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of decoder_rx09_center_pos : signal is "xilinx.com:signal:data:1.0 DATA.DECODER_RX09_CENTER_POS DATA";
  attribute X_INTERFACE_PARAMETER of decoder_rx09_center_pos : signal is "XIL_INTERFACENAME DATA.DECODER_RX09_CENTER_POS, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoder_rx09_noise : signal is "xilinx.com:signal:data:1.0 DATA.DECODER_RX09_NOISE DATA";
  attribute X_INTERFACE_PARAMETER of decoder_rx09_noise : signal is "XIL_INTERFACENAME DATA.DECODER_RX09_NOISE, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoder_rx09_squelch_lvl : signal is "xilinx.com:signal:data:1.0 DATA.DECODER_RX09_SQUELCH_LVL DATA";
  attribute X_INTERFACE_PARAMETER of decoder_rx09_squelch_lvl : signal is "XIL_INTERFACENAME DATA.DECODER_RX09_SQUELCH_LVL, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoder_rx09_strength : signal is "xilinx.com:signal:data:1.0 DATA.DECODER_RX09_STRENGTH DATA";
  attribute X_INTERFACE_PARAMETER of decoder_rx09_strength : signal is "XIL_INTERFACENAME DATA.DECODER_RX09_STRENGTH, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoder_pull_data_len : signal is "xilinx.com:signal:data:1.0 DATA.ENCODER_PULL_DATA_LEN DATA";
  attribute X_INTERFACE_PARAMETER of encoder_pull_data_len : signal is "XIL_INTERFACENAME DATA.ENCODER_PULL_DATA_LEN, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of post_fft_rx09_mem_b_dout : signal is "xilinx.com:signal:data:1.0 DATA.POST_FFT_RX09_MEM_B_DOUT DATA";
  attribute X_INTERFACE_PARAMETER of post_fft_rx09_mem_b_dout : signal is "XIL_INTERFACENAME DATA.POST_FFT_RX09_MEM_B_DOUT, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of pulldata_tx09_byteData : signal is "xilinx.com:signal:data:1.0 DATA.PULLDATA_TX09_BYTEDATA DATA";
  attribute X_INTERFACE_PARAMETER of pulldata_tx09_byteData : signal is "XIL_INTERFACENAME DATA.PULLDATA_TX09_BYTEDATA, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of pushdata_rx09_byteData : signal is "xilinx.com:signal:data:1.0 DATA.PUSHDATA_RX09_BYTEDATA DATA";
  attribute X_INTERFACE_PARAMETER of pushdata_rx09_byteData : signal is "XIL_INTERFACENAME DATA.PUSHDATA_RX09_BYTEDATA, LAYERED_METADATA undef";
begin
  BOARD_IIC_scl_o <= axi_iic_1_IIC_SCL_O;
  BOARD_IIC_scl_t <= axi_iic_1_IIC_SCL_T;
  BOARD_IIC_sda_o <= axi_iic_1_IIC_SDA_O;
  BOARD_IIC_sda_t <= axi_iic_1_IIC_SDA_T;
  BOARD_ROTENC_PUSH_1 <= BOARD_ROTENC_PUSH;
  CLK0_NA_diff_0_CLK_N(0) <= CLK0_clk_n(0);
  CLK0_NA_diff_0_CLK_P(0) <= CLK0_clk_p(0);
  CLK1B_50MHz_phy_clk_0(0) <= CLK1B_clk(0);
  CLK2_125MHz_mgt_diff_0_CLK_N <= CLK2_mgt_clk0_clk_n;
  CLK2_125MHz_mgt_diff_0_CLK_P <= CLK2_mgt_clk0_clk_p;
  CLK3_50MHz_mig_diff_0_CLK_N <= CLK3_sys_diff_clk_n;
  CLK3_50MHz_mig_diff_0_CLK_P <= CLK3_sys_diff_clk_p;
  DDR3_SDRAM_addr(14 downto 0) <= mig_7series_0_DDR3_ADDR(14 downto 0);
  DDR3_SDRAM_ba(2 downto 0) <= mig_7series_0_DDR3_BA(2 downto 0);
  DDR3_SDRAM_cas_n <= mig_7series_0_DDR3_CAS_N;
  DDR3_SDRAM_ck_n(0) <= mig_7series_0_DDR3_CK_N(0);
  DDR3_SDRAM_ck_p(0) <= mig_7series_0_DDR3_CK_P(0);
  DDR3_SDRAM_cke(0) <= mig_7series_0_DDR3_CKE(0);
  DDR3_SDRAM_cs_n(0) <= mig_7series_0_DDR3_CS_N(0);
  DDR3_SDRAM_dm(3 downto 0) <= mig_7series_0_DDR3_DM(3 downto 0);
  DDR3_SDRAM_odt(0) <= mig_7series_0_DDR3_ODT(0);
  DDR3_SDRAM_ras_n <= mig_7series_0_DDR3_RAS_N;
  DDR3_SDRAM_reset_n <= mig_7series_0_DDR3_RESET_N;
  DDR3_SDRAM_we_n <= mig_7series_0_DDR3_WE_N;
  DDR3_init_calib_complete <= mig_7series_0_init_calib_complete;
  ETH0_ETH0_MDIO_MDC_MDIO_I <= ETH0_MDIO_MDC_mdio_i;
  ETH0_LINK_LED_g_0 <= ETH0_LINK_LED_g;
  ETH0_MDIO_MDC_mdc <= ETH0_ETH0_MDIO_MDC_MDC;
  ETH0_MDIO_MDC_mdio_o <= ETH0_ETH0_MDIO_MDC_MDIO_O;
  ETH0_MDIO_MDC_mdio_t <= ETH0_ETH0_MDIO_MDC_MDIO_T;
  ETH0_RMII_PHY_M_0_CRS_DV <= RMII_PHY_M_0_crs_dv;
  ETH0_RMII_PHY_M_0_RXD(1 downto 0) <= RMII_PHY_M_0_rxd(1 downto 0);
  EUI48_FSM_run_1 <= EUI48_FSM_run;
  EUI48_FSM_start(0) <= EUI48_EUI48_FSM_start(0);
  EUI48_abort_1(7 downto 0) <= EUI48_abort(7 downto 0);
  EUI48_data_1(47 downto 0) <= EUI48_data(47 downto 0);
  EUI48_state_1(7 downto 0) <= EUI48_state(7 downto 0);
  FFT_window_coef_rom_rx09_1(9 downto 0) <= FFT_window_coef_rom_rx09(9 downto 0);
  FPGA_IO_1 <= FPGA_IO;
  LCD_BL(0) <= PWM_lights_LCD_BL(0);
  LCD_rstn(0) <= PWM_lights_LCD_rstn(0);
  LED_RGB_blue(0) <= PWM_lights_LED_RGB_blue(0);
  LED_RGB_green(0) <= PWM_lights_LED_RGB_green(0);
  LED_RGB_red(0) <= PWM_lights_LED_RGB_red(0);
  PLL_I2C_ext_scl_o <= CFG_PLL_I2C_ext_scl_o;
  PLL_int_1 <= PLL_int;
  RF09_framectr_0(29 downto 0) <= RF09_framectr(29 downto 0);
  RF09_quarterfrm_0(1 downto 0) <= RF09_quarterfrm(1 downto 0);
  RMII_PHY_M_0_tx_en <= ETH0_RMII_PHY_M_0_TX_EN;
  RMII_PHY_M_0_txd(1 downto 0) <= ETH0_RMII_PHY_M_0_TXD(1 downto 0);
  SCOPE_FSM_FIFO_RdEmpty <= SCOPE_SCOPE_FSM_FIFO_RdEmpty;
  SCOPE_FSM_FIFO_RdEn_1 <= SCOPE_FSM_FIFO_RdEn;
  SCOPE_FSM_FIFO_RdValid <= SCOPE_SCOPE_FSM_FIFO_RdValid;
  SCOPE_FSM_FIFO_Rst_1 <= SCOPE_FSM_FIFO_Rst;
  SCOPE_FSM_FIFO_WrEn_0 <= SCOPE_FSM_FIFO_WrEn;
  SCOPE_FSM_FIFO_WrFull <= SCOPE_SCOPE_FSM_FIFO_WrFull;
  SCOPE_FSM_FIFO_rd_rst_busy <= SCOPE_SCOPE_FSM_FIFO_rd_rst_busy;
  SCOPE_FSM_FIFO_wr_rst_busy <= SCOPE_SCOPE_FSM_FIFO_wr_rst_busy;
  SCOPE_FSM_GPIO0_Out(31 downto 0) <= SCOPE_SCOPE_FSM_GPIO0_Out(31 downto 0);
  SCOPE_FSM_GPIO1_In_1(31 downto 0) <= SCOPE_FSM_GPIO1_In(31 downto 0);
  SCOPE_FSM_Timebase_CE_1 <= SCOPE_FSM_Timebase_CE;
  SCOPE_FSM_TrigSrc(47 downto 0) <= SCOPE_SCOPE_FSM_TrigSrc(47 downto 0);
  Status_LVDS_rx09_synced_1 <= LVDS_rx09_synced;
  Status_LVDS_rx24_synced_1 <= LVDS_rx24_synced;
  TRX_PLL_clk_25MHz_N(0) <= TRX_TRX_PLL_clk_25MHz_N(0);
  TRX_PLL_clk_25MHz_P(0) <= TRX_TRX_PLL_clk_25MHz_P(0);
  TRX_TRX_spi_IO0_I <= TRX_spi_io0_i;
  TRX_TRX_spi_IO1_I <= TRX_spi_io1_i;
  TRX_TRX_spi_SCK_I <= TRX_spi_sck_i;
  TRX_TRX_spi_SS_I(0) <= TRX_spi_ss_i(0);
  TRX_clk_26MHz_1 <= TRX_clk_26MHz;
  TRX_int_1 <= TRX_int;
  TRX_resetn(0) <= TRX_TRX_resetn(0);
  TRX_rfx_mode(0) <= TRX_TRX_rfx_mode(0);
  TRX_rx09_fifo_o(31 downto 0) <= TRX_rx09_fifo_o_1(31 downto 0);
  TRX_rx09_fifo_valid_o <= TRX_rx09_fifo_valid_o_1;
  TRX_rx24_fifo_o(31 downto 0) <= TRX_rx24_fifo_o_1(31 downto 0);
  TRX_rx24_fifo_valid_o <= TRX_rx24_fifo_valid_o_1;
  TRX_rx_clk_64MHz_1_CLK_N <= TRX_rx_clk_64MHz_clk_n;
  TRX_rx_clk_64MHz_1_CLK_P <= TRX_rx_clk_64MHz_clk_p;
  TRX_rx_data_n_1(1 downto 0) <= TRX_rx_data_n(1 downto 0);
  TRX_rx_data_p_1(1 downto 0) <= TRX_rx_data_p(1 downto 0);
  TRX_spi_io0_o <= TRX_TRX_spi_IO0_O;
  TRX_spi_io0_t <= TRX_TRX_spi_IO0_T;
  TRX_spi_io1_o <= TRX_TRX_spi_IO1_O;
  TRX_spi_io1_t <= TRX_TRX_spi_IO1_T;
  TRX_spi_sck_o <= TRX_TRX_spi_SCK_O;
  TRX_spi_sck_t <= TRX_TRX_spi_SCK_T;
  TRX_spi_ss_o(0) <= TRX_TRX_spi_SS_O(0);
  TRX_spi_ss_t <= TRX_TRX_spi_SS_T;
  TRX_tx_clk_clk_n <= TRX_TRX_tx_clk_CLK_N;
  TRX_tx_clk_clk_p <= TRX_TRX_tx_clk_CLK_P;
  TRX_tx_data_n(1 downto 0) <= TRX_TRX_tx_data_n(1 downto 0);
  TRX_tx_data_p(1 downto 0) <= TRX_TRX_tx_data_p(1 downto 0);
  UART0EXT_CTSn(0) <= UART0_UART0EXT_CTSn(0);
  UART0EXT_DCDn(0) <= UART0_UART0EXT_DCDn(0);
  UART0EXT_DSRn(0) <= UART0_UART0EXT_DSRn(0);
  UART0EXT_DTRn_1 <= UART0EXT_DTRn;
  UART0EXT_RIn(0) <= UART0_UART0EXT_RIn(0);
  UART0EXT_RTSn_1 <= UART0EXT_RTSn;
  UART0_UART0_RxD <= UART0_rxd;
  UART0_clk <= UART0_clk_wiz_0_clk_out1;
  UART0_rst_n(0) <= UART0_UART0_rst_n(0);
  UART0_txd <= UART0_UART0_TxD;
  ULI_SYSTEM_XIO_1 <= ULI_SYSTEM_XIO;
  USER_dbg_out(13 downto 0) <= USER_dbg_USER_dbg_out(13 downto 0);
  axi_iic_1_IIC_SCL_I <= BOARD_IIC_scl_i;
  axi_iic_1_IIC_SDA_I <= BOARD_IIC_sda_i;
  axi_quad_spi_0_SPI_0_IO0_I <= qspi_flash_io0_i;
  axi_quad_spi_0_SPI_0_IO1_I <= qspi_flash_io1_i;
  axi_quad_spi_0_SPI_0_IO2_I <= qspi_flash_io2_i;
  axi_quad_spi_0_SPI_0_IO3_I <= qspi_flash_io3_i;
  axi_quad_spi_0_SPI_0_SS_I <= qspi_flash_ss_i;
  dds_tx09_ptt_1 <= dds_tx09_ptt;
  decoder_rx09_active_1 <= decoder_rx09_active;
  decoder_rx09_center_pos_1(7 downto 0) <= decoder_rx09_center_pos(7 downto 0);
  decoder_rx09_noise_1(18 downto 0) <= decoder_rx09_noise(18 downto 0);
  decoder_rx09_sql_open_1 <= decoder_rx09_sql_open;
  decoder_rx09_squelch_lvl(15 downto 0) <= TRX_decoder_rx09_squelch_lvl(15 downto 0);
  decoder_rx09_strength_1(18 downto 0) <= decoder_rx09_strength(18 downto 0);
  encoder_pull_FIFO_dump(0) <= TRX_encoder_pull_FIFO_dump(0);
  encoder_pull_data_len(6 downto 0) <= TRX_encoder_pull_data_len(6 downto 0);
  encoder_pull_do_start(0) <= TRX_encoder_pull_do_start(0);
  fft09_config_tdata_in_0(7 downto 0) <= fft09_config_tdata_in(7 downto 0);
  fft09_config_tvalid_in_0 <= fft09_config_tvalid_in;
  fft09_data_tlast_in_0 <= fft09_data_tlast_in;
  fft09_data_tready_out <= fft09_data_tready_out_0;
  fft09_data_tvalid_in_0 <= fft09_data_tvalid_in;
  microblaze_0_Clk_100MHz_o <= microblaze_0_Clk_100MHz;
  mig_7series_0_ui_clk_sync_rst <= \^mig_7series_0_ui_clk_sync_rst\;
  phy_rst_n <= ETH0_phy_rst_n;
  post_fft_rx09_mem_a_EoT <= TRX_post_fft_mem_a_rx09_EoT;
  post_fft_rx09_mem_a_addr(41 downto 0) <= post_fft_rx09_mem_a_addr_0(41 downto 0);
  post_fft_rx09_mem_b_addr_0(9 downto 0) <= post_fft_rx09_mem_b_addr(9 downto 0);
  post_fft_rx09_mem_b_dout(15 downto 0) <= post_fft_rx09_mem_b_dout_0(15 downto 0);
  premem_rx09_addra_in_0(10 downto 0) <= premem_rx09_addra_in(10 downto 0);
  premem_rx09_addrb_in_0(10 downto 0) <= premem_rx09_addrb_in(10 downto 0);
  premem_rx09_dina_in_0(25 downto 0) <= premem_rx09_dina_in(25 downto 0);
  premem_rx09_wea_in_0(0) <= premem_rx09_wea_in(0);
  pulldata_dds_inc_1(25 downto 0) <= dds_tx09_inc(25 downto 0);
  pulldata_tx09_byteData(7 downto 0) <= TRX_pulldata_tx09_byteData(7 downto 0);
  pulldata_tx09_en_1 <= pulldata_tx09_en;
  pushdata_rx09_byteData_1(7 downto 0) <= pushdata_rx09_byteData(7 downto 0);
  pushdata_rx09_en_1 <= pushdata_rx09_en;
  qspi_flash_io0_o <= axi_quad_spi_0_SPI_0_IO0_O;
  qspi_flash_io0_t <= axi_quad_spi_0_SPI_0_IO0_T;
  qspi_flash_io1_o <= axi_quad_spi_0_SPI_0_IO1_O;
  qspi_flash_io1_t <= axi_quad_spi_0_SPI_0_IO1_T;
  qspi_flash_io2_o <= axi_quad_spi_0_SPI_0_IO2_O;
  qspi_flash_io2_t <= axi_quad_spi_0_SPI_0_IO2_T;
  qspi_flash_io3_o <= axi_quad_spi_0_SPI_0_IO3_O;
  qspi_flash_io3_t <= axi_quad_spi_0_SPI_0_IO3_T;
  qspi_flash_ss_o <= axi_quad_spi_0_SPI_0_SS_O;
  qspi_flash_ss_t <= axi_quad_spi_0_SPI_0_SS_T;
  reset_1 <= reset;
  rotenc_dec_cnt_en_1 <= rotenc_dec_cnt_en;
  rotenc_dec_cnt_up_dwn_1 <= rotenc_dec_cnt_up_dwn;
BOARD_clk_wiz_0: component msys_clk_wiz_0_0
     port map (
      clk_in1 => mig_7series_0_ui_addn_clk_1_100MHz,
      clk_out1 => UART0_clk_wiz_0_clk_out1,
      reset => \^mig_7series_0_ui_clk_sync_rst\
    );
BOOT_PLL: entity work.BOOT_PLL_imp_18MTSN3
     port map (
      BOOT_microblaze_0_Debug_in_capture => mdm_USER2_0_MBDEBUG_0_CAPTURE,
      BOOT_microblaze_0_Debug_in_clk => mdm_USER2_0_MBDEBUG_0_CLK,
      BOOT_microblaze_0_Debug_in_disable => mdm_USER2_0_MBDEBUG_0_DISABLE,
      BOOT_microblaze_0_Debug_in_reg_en(0 to 7) => mdm_USER2_0_MBDEBUG_0_REG_EN(0 to 7),
      BOOT_microblaze_0_Debug_in_rst => mdm_USER2_0_MBDEBUG_0_RST,
      BOOT_microblaze_0_Debug_in_shift => mdm_USER2_0_MBDEBUG_0_SHIFT,
      BOOT_microblaze_0_Debug_in_tdi => mdm_USER2_0_MBDEBUG_0_TDI,
      BOOT_microblaze_0_Debug_in_tdo => mdm_USER2_0_MBDEBUG_0_TDO,
      BOOT_microblaze_0_Debug_in_update => mdm_USER2_0_MBDEBUG_0_UPDATE,
      CFG_eos_in => CFG_eos,
      IIC_scl_i => BOOT_PLL_IIC_SCL_I,
      IIC_scl_o => BOOT_PLL_IIC_SCL_O,
      IIC_scl_t => BOOT_PLL_IIC_SCL_T,
      IIC_sda_i => BOOT_PLL_IIC_SDA_I,
      IIC_sda_o => BOOT_PLL_IIC_SDA_O,
      IIC_sda_t => BOOT_PLL_IIC_SDA_T,
      S02_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M18_AXI_ARADDR(31 downto 0),
      S02_AXI_arprot(2 downto 0) => microblaze_0_axi_periph_M18_AXI_ARPROT(2 downto 0),
      S02_AXI_arready(0) => microblaze_0_axi_periph_M18_AXI_ARREADY(0),
      S02_AXI_arvalid(0) => microblaze_0_axi_periph_M18_AXI_ARVALID(0),
      S02_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M18_AXI_AWADDR(31 downto 0),
      S02_AXI_awprot(2 downto 0) => microblaze_0_axi_periph_M18_AXI_AWPROT(2 downto 0),
      S02_AXI_awready(0) => microblaze_0_axi_periph_M18_AXI_AWREADY(0),
      S02_AXI_awvalid(0) => microblaze_0_axi_periph_M18_AXI_AWVALID(0),
      S02_AXI_bready(0) => microblaze_0_axi_periph_M18_AXI_BREADY(0),
      S02_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M18_AXI_BRESP(1 downto 0),
      S02_AXI_bvalid(0) => microblaze_0_axi_periph_M18_AXI_BVALID(0),
      S02_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M18_AXI_RDATA(31 downto 0),
      S02_AXI_rready(0) => microblaze_0_axi_periph_M18_AXI_RREADY(0),
      S02_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M18_AXI_RRESP(1 downto 0),
      S02_AXI_rvalid(0) => microblaze_0_axi_periph_M18_AXI_RVALID(0),
      S02_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M18_AXI_WDATA(31 downto 0),
      S02_AXI_wready(0) => microblaze_0_axi_periph_M18_AXI_WREADY(0),
      S02_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M18_AXI_WSTRB(3 downto 0),
      S02_AXI_wvalid(0) => microblaze_0_axi_periph_M18_AXI_WVALID(0),
      cfgmclk_pll_50MHz_in => cfgmclk_pll_50MHz,
      gpio2_io_i(31 downto 0) => gpio2_io_i_1(31 downto 0),
      gpio_io_o(31 downto 0) => BOOT_PLL_gpio_io_o(31 downto 0),
      interconnect_aresetn(0) => BOOT_PLL_interconnect_aresetn(0),
      mb_debug_sys_rst_in => mdm_USER2_0_Debug_SYS_Rst_0,
      mdm_USER2_0_BOOT_LMB_0_in_abus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_ABUS(0 to 31),
      mdm_USER2_0_BOOT_LMB_0_in_addrstrobe => mdm_USER2_0_BOOT_LMB_0_ADDRSTROBE,
      mdm_USER2_0_BOOT_LMB_0_in_be(0 to 3) => mdm_USER2_0_BOOT_LMB_0_BE(0 to 3),
      mdm_USER2_0_BOOT_LMB_0_in_ce => mdm_USER2_0_BOOT_LMB_0_CE,
      mdm_USER2_0_BOOT_LMB_0_in_readdbus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_READDBUS(0 to 31),
      mdm_USER2_0_BOOT_LMB_0_in_readstrobe => mdm_USER2_0_BOOT_LMB_0_READSTROBE,
      mdm_USER2_0_BOOT_LMB_0_in_ready => mdm_USER2_0_BOOT_LMB_0_READY,
      mdm_USER2_0_BOOT_LMB_0_in_ue => mdm_USER2_0_BOOT_LMB_0_UE,
      mdm_USER2_0_BOOT_LMB_0_in_wait => mdm_USER2_0_BOOT_LMB_0_WAIT,
      mdm_USER2_0_BOOT_LMB_0_in_writedbus(0 to 31) => mdm_USER2_0_BOOT_LMB_0_WRITEDBUS(0 to 31),
      mdm_USER2_0_BOOT_LMB_0_in_writestrobe => mdm_USER2_0_BOOT_LMB_0_WRITESTROBE,
      mdm_USER2_0_BOOT_M_AXI_in_araddr(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARADDR(31 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_arburst(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARBURST(1 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_arcache(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARCACHE(3 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_arlen(7 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARLEN(7 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_arlock(0) => mdm_USER2_0_BOOT_M_AXI_ARLOCK,
      mdm_USER2_0_BOOT_M_AXI_in_arprot(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARPROT(2 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_arqos(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARQOS(3 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_arready => mdm_USER2_0_BOOT_M_AXI_ARREADY,
      mdm_USER2_0_BOOT_M_AXI_in_arsize(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARSIZE(2 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_arvalid => mdm_USER2_0_BOOT_M_AXI_ARVALID,
      mdm_USER2_0_BOOT_M_AXI_in_awaddr(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWADDR(31 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_awburst(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWBURST(1 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_awcache(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWCACHE(3 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_awlen(7 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWLEN(7 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_awlock(0) => mdm_USER2_0_BOOT_M_AXI_AWLOCK,
      mdm_USER2_0_BOOT_M_AXI_in_awprot(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWPROT(2 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_awqos(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWQOS(3 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_awready => mdm_USER2_0_BOOT_M_AXI_AWREADY,
      mdm_USER2_0_BOOT_M_AXI_in_awsize(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWSIZE(2 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_awvalid => mdm_USER2_0_BOOT_M_AXI_AWVALID,
      mdm_USER2_0_BOOT_M_AXI_in_bready => mdm_USER2_0_BOOT_M_AXI_BREADY,
      mdm_USER2_0_BOOT_M_AXI_in_bresp(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_BRESP(1 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_bvalid => mdm_USER2_0_BOOT_M_AXI_BVALID,
      mdm_USER2_0_BOOT_M_AXI_in_rdata(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_RDATA(31 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_rlast => mdm_USER2_0_BOOT_M_AXI_RLAST,
      mdm_USER2_0_BOOT_M_AXI_in_rready => mdm_USER2_0_BOOT_M_AXI_RREADY,
      mdm_USER2_0_BOOT_M_AXI_in_rresp(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_RRESP(1 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_rvalid => mdm_USER2_0_BOOT_M_AXI_RVALID,
      mdm_USER2_0_BOOT_M_AXI_in_wdata(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_WDATA(31 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_wlast => mdm_USER2_0_BOOT_M_AXI_WLAST,
      mdm_USER2_0_BOOT_M_AXI_in_wready => mdm_USER2_0_BOOT_M_AXI_WREADY,
      mdm_USER2_0_BOOT_M_AXI_in_wstrb(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_WSTRB(3 downto 0),
      mdm_USER2_0_BOOT_M_AXI_in_wvalid => mdm_USER2_0_BOOT_M_AXI_WVALID,
      peripheral_aresetn(0) => BOOT_PLL_peripheral_aresetn(0),
      reset_in => reset_1
    );
CFG: entity work.CFG_imp_1BJ6JE9
     port map (
      AXI_LITE_araddr(6 downto 0) => microblaze_0_axi_periph_M03_AXI_ARADDR(6 downto 0),
      AXI_LITE_arready => microblaze_0_axi_periph_M03_AXI_ARREADY,
      AXI_LITE_arvalid => microblaze_0_axi_periph_M03_AXI_ARVALID,
      AXI_LITE_awaddr(6 downto 0) => microblaze_0_axi_periph_M03_AXI_AWADDR(6 downto 0),
      AXI_LITE_awready => microblaze_0_axi_periph_M03_AXI_AWREADY,
      AXI_LITE_awvalid => microblaze_0_axi_periph_M03_AXI_AWVALID,
      AXI_LITE_bready => microblaze_0_axi_periph_M03_AXI_BREADY,
      AXI_LITE_bresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_BRESP(1 downto 0),
      AXI_LITE_bvalid => microblaze_0_axi_periph_M03_AXI_BVALID,
      AXI_LITE_rdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_RDATA(31 downto 0),
      AXI_LITE_rready => microblaze_0_axi_periph_M03_AXI_RREADY,
      AXI_LITE_rresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_RRESP(1 downto 0),
      AXI_LITE_rvalid => microblaze_0_axi_periph_M03_AXI_RVALID,
      AXI_LITE_wdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_WDATA(31 downto 0),
      AXI_LITE_wready => microblaze_0_axi_periph_M03_AXI_WREADY,
      AXI_LITE_wstrb(3 downto 0) => microblaze_0_axi_periph_M03_AXI_WSTRB(3 downto 0),
      AXI_LITE_wvalid => microblaze_0_axi_periph_M03_AXI_WVALID,
      EMIO_I2C_scl_i => BOOT_PLL_IIC_SCL_I,
      EMIO_I2C_scl_o => BOOT_PLL_IIC_SCL_O,
      EMIO_I2C_scl_t => BOOT_PLL_IIC_SCL_T,
      EMIO_I2C_sda_i => BOOT_PLL_IIC_SDA_I,
      EMIO_I2C_sda_o => BOOT_PLL_IIC_SDA_O,
      EMIO_I2C_sda_t => BOOT_PLL_IIC_SDA_T,
      GPIO1_I(31 downto 0) => gpio2_io_i_1(31 downto 0),
      GPIO1_O(31 downto 0) => BOOT_PLL_gpio_io_o(31 downto 0),
      PLL_I2C_ext_scl_o => CFG_PLL_I2C_ext_scl_o,
      PLL_I2C_ext_sda => PLL_I2C_ext_sda,
      cfgmclk_pll_50MHz_out => cfgmclk_pll_50MHz,
      clkmclk_pll_65MHz_vio => CFG_clkmclk_pll_65MHz_vio,
      eos => CFG_eos,
      ip2intc_irpt => axi_quad_spi_0_ip2intc_irpt,
      mon_GPIO1_I(31 downto 0) => CFG_mon_GPIO1_I(31 downto 0),
      mon_GPIO1_O(31 downto 0) => CFG_mon_GPIO1_O(31 downto 0),
      qspi_flash_io0_i => axi_quad_spi_0_SPI_0_IO0_I,
      qspi_flash_io0_o => axi_quad_spi_0_SPI_0_IO0_O,
      qspi_flash_io0_t => axi_quad_spi_0_SPI_0_IO0_T,
      qspi_flash_io1_i => axi_quad_spi_0_SPI_0_IO1_I,
      qspi_flash_io1_o => axi_quad_spi_0_SPI_0_IO1_O,
      qspi_flash_io1_t => axi_quad_spi_0_SPI_0_IO1_T,
      qspi_flash_io2_i => axi_quad_spi_0_SPI_0_IO2_I,
      qspi_flash_io2_o => axi_quad_spi_0_SPI_0_IO2_O,
      qspi_flash_io2_t => axi_quad_spi_0_SPI_0_IO2_T,
      qspi_flash_io3_i => axi_quad_spi_0_SPI_0_IO3_I,
      qspi_flash_io3_o => axi_quad_spi_0_SPI_0_IO3_O,
      qspi_flash_io3_t => axi_quad_spi_0_SPI_0_IO3_T,
      qspi_flash_ss_i => axi_quad_spi_0_SPI_0_SS_I,
      qspi_flash_ss_o => axi_quad_spi_0_SPI_0_SS_O,
      qspi_flash_ss_t => axi_quad_spi_0_SPI_0_SS_T,
      reset_out => SC0712_0_reset_out,
      s_axi_aclk => mig_7series_0_ui_addn_clk_2_50MHz,
      s_axi_aresetn => rst_mig_7series_0_50M_peripheral_aresetn(0)
    );
CLK0_util_ds_buf_0: component msys_util_ds_buf_2_0
     port map (
      IBUF_DS_N(0) => CLK0_NA_diff_0_CLK_N(0),
      IBUF_DS_P(0) => CLK0_NA_diff_0_CLK_P(0),
      IBUF_OUT(0) => CLK0_NA_0(0)
    );
CLK0_util_ds_buf_1: component msys_CLK0_util_ds_buf_0_0
     port map (
      BUFG_I(0) => CLK0_NA_0(0),
      BUFG_O(0) => CLK0_NA_g_0(0)
    );
CLK1B_CW_0: entity work.CLK1B_CW_0_imp_GGLS6Z
     port map (
      CLK1B_clk => CLK1B_50MHz_phy_clk_0(0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M14_AXI_ARADDR(31 downto 0),
      S_AXI_arready => microblaze_0_axi_periph_M14_AXI_ARREADY,
      S_AXI_arvalid => microblaze_0_axi_periph_M14_AXI_ARVALID,
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M14_AXI_AWADDR(31 downto 0),
      S_AXI_awready => microblaze_0_axi_periph_M14_AXI_AWREADY,
      S_AXI_awvalid => microblaze_0_axi_periph_M14_AXI_AWVALID,
      S_AXI_bready => microblaze_0_axi_periph_M14_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M14_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => microblaze_0_axi_periph_M14_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M14_AXI_RDATA(31 downto 0),
      S_AXI_rready => microblaze_0_axi_periph_M14_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M14_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => microblaze_0_axi_periph_M14_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M14_AXI_WDATA(31 downto 0),
      S_AXI_wready => microblaze_0_axi_periph_M14_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M14_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => microblaze_0_axi_periph_M14_AXI_WVALID,
      clk_out1_RMII => CLK1B_CW_0_clk_out1_RMII,
      clk_out2_fMeter => CLK1B_clk_wiz_0_clk_out2_fmeter,
      clk_out3_Scope => CLK1B_CW_0_clk_out3_Scope,
      clk_out4_000deg => NLW_CLK1B_CW_0_clk_out4_000deg_UNCONNECTED,
      locked => dcm_locked_1,
      psdone => CLK1B_CW_0_psdone,
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0),
      s_axi_lite_araddr(31 downto 0) => microblaze_0_axi_periph_M16_AXI_ARADDR(31 downto 0),
      s_axi_lite_arready => microblaze_0_axi_periph_M16_AXI_ARREADY,
      s_axi_lite_arvalid => microblaze_0_axi_periph_M16_AXI_ARVALID,
      s_axi_lite_awaddr(31 downto 0) => microblaze_0_axi_periph_M16_AXI_AWADDR(31 downto 0),
      s_axi_lite_awready => microblaze_0_axi_periph_M16_AXI_AWREADY,
      s_axi_lite_awvalid => microblaze_0_axi_periph_M16_AXI_AWVALID,
      s_axi_lite_bready => microblaze_0_axi_periph_M16_AXI_BREADY,
      s_axi_lite_bresp(1 downto 0) => microblaze_0_axi_periph_M16_AXI_BRESP(1 downto 0),
      s_axi_lite_bvalid => microblaze_0_axi_periph_M16_AXI_BVALID,
      s_axi_lite_rdata(31 downto 0) => microblaze_0_axi_periph_M16_AXI_RDATA(31 downto 0),
      s_axi_lite_rready => microblaze_0_axi_periph_M16_AXI_RREADY,
      s_axi_lite_rresp(1 downto 0) => microblaze_0_axi_periph_M16_AXI_RRESP(1 downto 0),
      s_axi_lite_rvalid => microblaze_0_axi_periph_M16_AXI_RVALID,
      s_axi_lite_wdata(31 downto 0) => microblaze_0_axi_periph_M16_AXI_WDATA(31 downto 0),
      s_axi_lite_wready => microblaze_0_axi_periph_M16_AXI_WREADY,
      s_axi_lite_wstrb(3 downto 0) => microblaze_0_axi_periph_M16_AXI_WSTRB(3 downto 0),
      s_axi_lite_wvalid => microblaze_0_axi_periph_M16_AXI_WVALID
    );
CLOCK: entity work.CLOCK_imp_XE2NXR
     port map (
      CLK => CLK0_NA_g_0(0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M17_AXI_ARADDR(31 downto 0),
      S_AXI_arready => microblaze_0_axi_periph_M17_AXI_ARREADY,
      S_AXI_arvalid => microblaze_0_axi_periph_M17_AXI_ARVALID,
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M17_AXI_AWADDR(31 downto 0),
      S_AXI_awready => microblaze_0_axi_periph_M17_AXI_AWREADY,
      S_AXI_awvalid => microblaze_0_axi_periph_M17_AXI_AWVALID,
      S_AXI_bready => microblaze_0_axi_periph_M17_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M17_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => microblaze_0_axi_periph_M17_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M17_AXI_RDATA(31 downto 0),
      S_AXI_rready => microblaze_0_axi_periph_M17_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M17_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => microblaze_0_axi_periph_M17_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M17_AXI_WDATA(31 downto 0),
      S_AXI_wready => microblaze_0_axi_periph_M17_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M17_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => microblaze_0_axi_periph_M17_AXI_WVALID,
      reset(0) => reset_1,
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0)
    );
ETH0: entity work.ETH0_imp_1S8N2C8
     port map (
      CLK1B_50MHz_phy_clk_in => CLK1B_CW_0_clk_out1_RMII,
      ETH0_DA_G_out(0) => ETH0_DA_G(0),
      ETH0_DA_Y_out(0) => ETH0_DA_Y(0),
      ETH0_LINK_LED_in(0) => ETH0_LINK_LED_g_0,
      ETH0_MDIO_MDC_mdc => ETH0_ETH0_MDIO_MDC_MDC,
      ETH0_MDIO_MDC_mdio_i => ETH0_ETH0_MDIO_MDC_MDIO_I,
      ETH0_MDIO_MDC_mdio_o => ETH0_ETH0_MDIO_MDC_MDIO_O,
      ETH0_MDIO_MDC_mdio_t => ETH0_ETH0_MDIO_MDC_MDIO_T,
      ETH0_MIIstatus_out(4 downto 0) => ETH0_MIIstatus_0(4 downto 0),
      ETH0_status_out(3 downto 0) => ETH0_LEDstatus_0(3 downto 0),
      RMII_PHY_M_0_crs_dv => ETH0_RMII_PHY_M_0_CRS_DV,
      RMII_PHY_M_0_rxd(1 downto 0) => ETH0_RMII_PHY_M_0_RXD(1 downto 0),
      RMII_PHY_M_0_tx_en => ETH0_RMII_PHY_M_0_TX_EN,
      RMII_PHY_M_0_txd(1 downto 0) => ETH0_RMII_PHY_M_0_TXD(1 downto 0),
      S_AXI_araddr(12 downto 0) => microblaze_0_axi_periph_M05_AXI_ARADDR(12 downto 0),
      S_AXI_arburst(1 downto 0) => microblaze_0_axi_periph_M05_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => microblaze_0_axi_periph_M05_AXI_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => microblaze_0_axi_periph_M05_AXI_ARLEN(7 downto 0),
      S_AXI_arready => microblaze_0_axi_periph_M05_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => microblaze_0_axi_periph_M05_AXI_ARSIZE(2 downto 0),
      S_AXI_arvalid => microblaze_0_axi_periph_M05_AXI_ARVALID,
      S_AXI_awaddr(12 downto 0) => microblaze_0_axi_periph_M05_AXI_AWADDR(12 downto 0),
      S_AXI_awburst(1 downto 0) => microblaze_0_axi_periph_M05_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => microblaze_0_axi_periph_M05_AXI_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => microblaze_0_axi_periph_M05_AXI_AWLEN(7 downto 0),
      S_AXI_awready => microblaze_0_axi_periph_M05_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => microblaze_0_axi_periph_M05_AXI_AWSIZE(2 downto 0),
      S_AXI_awvalid => microblaze_0_axi_periph_M05_AXI_AWVALID,
      S_AXI_bready => microblaze_0_axi_periph_M05_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M05_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => microblaze_0_axi_periph_M05_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M05_AXI_RDATA(31 downto 0),
      S_AXI_rlast => microblaze_0_axi_periph_M05_AXI_RLAST,
      S_AXI_rready => microblaze_0_axi_periph_M05_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M05_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => microblaze_0_axi_periph_M05_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M05_AXI_WDATA(31 downto 0),
      S_AXI_wlast => microblaze_0_axi_periph_M05_AXI_WLAST,
      S_AXI_wready => microblaze_0_axi_periph_M05_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M05_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => microblaze_0_axi_periph_M05_AXI_WVALID,
      cfgmclk_pll_50MHz_in => cfgmclk_pll_50MHz,
      dcm_locked_in => dcm_locked_1,
      ext_reset_in => \^mig_7series_0_ui_clk_sync_rst\,
      ip2intc_irpt_out => ETH0_ip2intc_irpt,
      m_mii_tx_en_out => ETH0_m_mii_tx_en,
      m_mii_tx_er_out(0) => ETH0_m_mii_tx_er(0),
      m_mii_txd1_out(3 downto 0) => ETH0_m_mii_txd_1(3 downto 0),
      m_mii_txd_out(3 downto 0) => ETH0_m_mii_txd_0(3 downto 0),
      mb_debug_sys_rst_in => mdm_USER2_0_Debug_SYS_Rst_0,
      phy_rst_n_out => ETH0_phy_rst_n,
      s_axi_aclk_in => microblaze_0_Clk_100MHz,
      s_axi_aresetn_in => rst_mig_7series_0_100M_peripheral_aresetn(0),
      s_mii_col_out => ETH0_s_mii_col,
      s_mii_crs_out => ETH0_s_mii_crs,
      s_mii_rx_clk_out => ETH0_s_mii_rx_clk,
      s_mii_rx_dv_out => ETH0_s_mii_rx_dv,
      s_mii_rx_er_out => ETH0_s_mii_rx_er,
      s_mii_rxd1_out(3 downto 0) => ETH0_s_mii_rxd_1(3 downto 0),
      s_mii_rxd_out(3 downto 0) => ETH0_s_mii_rxd_0(3 downto 0),
      s_mii_tx_clk_out => ETH0_s_mii_tx_clk
    );
EUI48: entity work.EUI48_imp_19AI7W9
     port map (
      EUI48_FSM_run(0) => EUI48_FSM_run_1,
      EUI48_FSM_start(0) => EUI48_EUI48_FSM_start(0),
      EUI48_data(47 downto 0) => EUI48_data_1(47 downto 0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M10_AXI_ARADDR(31 downto 0),
      S_AXI_arready => microblaze_0_axi_periph_M10_AXI_ARREADY,
      S_AXI_arvalid => microblaze_0_axi_periph_M10_AXI_ARVALID,
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M10_AXI_AWADDR(31 downto 0),
      S_AXI_awready => microblaze_0_axi_periph_M10_AXI_AWREADY,
      S_AXI_awvalid => microblaze_0_axi_periph_M10_AXI_AWVALID,
      S_AXI_bready => microblaze_0_axi_periph_M10_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M10_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => microblaze_0_axi_periph_M10_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M10_AXI_RDATA(31 downto 0),
      S_AXI_rready => microblaze_0_axi_periph_M10_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M10_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => microblaze_0_axi_periph_M10_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M10_AXI_WDATA(31 downto 0),
      S_AXI_wready => microblaze_0_axi_periph_M10_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M10_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => microblaze_0_axi_periph_M10_AXI_WVALID,
      microblaze_0_Clk_100MHz_o => microblaze_0_Clk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0)
    );
INT_ctrl: entity work.INT_ctrl_imp_PISLEF
     port map (
      In0(0) => axi_timer_0_interrupt,
      In1(0) => UART0_interrupt,
      In10(0) => TRX_ip2intc_irpt,
      In2(0) => axi_quad_spi_0_ip2intc_irpt,
      In3(0) => TRX_int_1,
      In4(0) => ETH0_ip2intc_irpt,
      In5(0) => UART0_ip2intc_irpt,
      In6(0) => axi_BOARD_iic_0_iic2intc_irpt,
      In7(0) => PWM_lights_ip2intc_irpt,
      In8(0) => ROTENC_decoder_ip2intc_irpt,
      PLL_int(0) => PLL_int_1,
      interrupt_ack(0 to 1) => INT_ctrl_interrupt_ACK(0 to 1),
      interrupt_address(31 downto 0) => INT_ctrl_interrupt_ADDRESS(31 downto 0),
      interrupt_interrupt => INT_ctrl_interrupt_INTERRUPT,
      processor_clk => microblaze_0_Clk_100MHz,
      processor_rst => rst_mig_7series_0_100M_mb_reset,
      pushdata_rx09_irpt_in => pushdata_rx09_irpt,
      s_axi_araddr(31 downto 0) => microblaze_0_axi_periph_M00_AXI_ARADDR(31 downto 0),
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0),
      s_axi_arready(0) => microblaze_0_axi_periph_M00_AXI_ARREADY(0),
      s_axi_arvalid(0) => microblaze_0_axi_periph_M00_AXI_ARVALID(0),
      s_axi_awaddr(31 downto 0) => microblaze_0_axi_periph_M00_AXI_AWADDR(31 downto 0),
      s_axi_awready(0) => microblaze_0_axi_periph_M00_AXI_AWREADY(0),
      s_axi_awvalid(0) => microblaze_0_axi_periph_M00_AXI_AWVALID(0),
      s_axi_bready(0) => microblaze_0_axi_periph_M00_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid(0) => microblaze_0_axi_periph_M00_AXI_BVALID(0),
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_RDATA(31 downto 0),
      s_axi_rready(0) => microblaze_0_axi_periph_M00_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid(0) => microblaze_0_axi_periph_M00_AXI_RVALID(0),
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_WDATA(31 downto 0),
      s_axi_wready(0) => microblaze_0_axi_periph_M00_AXI_WREADY(0),
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid(0) => microblaze_0_axi_periph_M00_AXI_WVALID(0)
    );
PWM_lights: entity work.PWM_lights_imp_1HWCS6J
     port map (
      LCD_BL(0) => PWM_lights_LCD_BL(0),
      LCD_rstn(0) => PWM_lights_LCD_rstn(0),
      LED_RGB_blue(0) => PWM_lights_LED_RGB_blue(0),
      LED_RGB_green(0) => PWM_lights_LED_RGB_green(0),
      LED_RGB_red(0) => PWM_lights_LED_RGB_red(0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M08_AXI_ARADDR(31 downto 0),
      S_AXI_arready(0) => microblaze_0_axi_periph_M08_AXI_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_0_axi_periph_M08_AXI_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M08_AXI_AWADDR(31 downto 0),
      S_AXI_awready(0) => microblaze_0_axi_periph_M08_AXI_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_0_axi_periph_M08_AXI_AWVALID(0),
      S_AXI_bready(0) => microblaze_0_axi_periph_M08_AXI_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M08_AXI_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_0_axi_periph_M08_AXI_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M08_AXI_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_0_axi_periph_M08_AXI_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M08_AXI_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_0_axi_periph_M08_AXI_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M08_AXI_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_0_axi_periph_M08_AXI_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M08_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_0_axi_periph_M08_AXI_WVALID(0),
      ip2intc_irpt => PWM_lights_ip2intc_irpt,
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0)
    );
ROTENC_decoder: entity work.ROTENC_decoder_imp_9V4OMT
     port map (
      BOARD_ROTENC_PUSH(0) => BOARD_ROTENC_PUSH_1,
      CLK => microblaze_0_Clk_100MHz,
      Q(31 downto 0) => ROTENC_decoder_Q(31 downto 0),
      SINIT => rst_mig_7series_0_100M_peripheral_reset(0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M09_AXI_ARADDR(31 downto 0),
      S_AXI_arready(0) => microblaze_0_axi_periph_M09_AXI_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_0_axi_periph_M09_AXI_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M09_AXI_AWADDR(31 downto 0),
      S_AXI_awready(0) => microblaze_0_axi_periph_M09_AXI_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_0_axi_periph_M09_AXI_AWVALID(0),
      S_AXI_bready(0) => microblaze_0_axi_periph_M09_AXI_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M09_AXI_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_0_axi_periph_M09_AXI_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M09_AXI_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_0_axi_periph_M09_AXI_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M09_AXI_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_0_axi_periph_M09_AXI_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M09_AXI_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_0_axi_periph_M09_AXI_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M09_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_0_axi_periph_M09_AXI_WVALID(0),
      ip2intc_irpt => ROTENC_decoder_ip2intc_irpt,
      rotenc_dec_cnt_en => rotenc_dec_cnt_en_1,
      rotenc_dec_cnt_up_dwn => rotenc_dec_cnt_up_dwn_1,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0)
    );
SCOPE: entity work.SCOPE_imp_FH2SDI
     port map (
      CLK1B_CW_0_clk_out3_Scope_RefClk => CLK1B_CW_0_clk_out3_Scope,
      Dbg_RMII_PHY_M_0_crs_dv(0) => '0',
      Dbg_RMII_PHY_M_0_rxd(1 downto 0) => B"00",
      ETH0_m_mii_tx_en => ETH0_m_mii_tx_en,
      ETH0_m_mii_tx_er => ETH0_m_mii_tx_er(0),
      ETH0_m_mii_txd(3 downto 0) => ETH0_m_mii_txd_1(3 downto 0),
      ETH0_s_mii_col => ETH0_s_mii_col,
      ETH0_s_mii_crs => ETH0_s_mii_crs,
      ETH0_s_mii_rx_clk(0) => ETH0_s_mii_rx_clk,
      ETH0_s_mii_rx_dv => ETH0_s_mii_rx_dv,
      ETH0_s_mii_rx_er => ETH0_s_mii_rx_er,
      ETH0_s_mii_rxd(3 downto 0) => ETH0_s_mii_rxd_1(3 downto 0),
      ETH0_s_mii_tx_clk(0) => ETH0_s_mii_tx_clk,
      SCLR => \^mig_7series_0_ui_clk_sync_rst\,
      SCOPE_FSM_FIFO_RdEmpty => SCOPE_SCOPE_FSM_FIFO_RdEmpty,
      SCOPE_FSM_FIFO_RdEn => SCOPE_FSM_FIFO_RdEn_1,
      SCOPE_FSM_FIFO_RdValid => SCOPE_SCOPE_FSM_FIFO_RdValid,
      SCOPE_FSM_FIFO_Rst => SCOPE_FSM_FIFO_Rst_1,
      SCOPE_FSM_FIFO_WrEn => SCOPE_FSM_FIFO_WrEn_0,
      SCOPE_FSM_FIFO_WrFull => SCOPE_SCOPE_FSM_FIFO_WrFull,
      SCOPE_FSM_FIFO_rd_rst_busy => SCOPE_SCOPE_FSM_FIFO_rd_rst_busy,
      SCOPE_FSM_FIFO_wr_rst_busy => SCOPE_SCOPE_FSM_FIFO_wr_rst_busy,
      SCOPE_FSM_GPIO0_Out(31 downto 0) => SCOPE_SCOPE_FSM_GPIO0_Out(31 downto 0),
      SCOPE_FSM_GPIO1_In(31 downto 0) => SCOPE_FSM_GPIO1_In_1(31 downto 0),
      SCOPE_FSM_Timebase_CE => SCOPE_FSM_Timebase_CE_1,
      SCOPE_FSM_TrigSrc(47 downto 0) => SCOPE_SCOPE_FSM_TrigSrc(47 downto 0),
      S_AXI1_araddr(31 downto 0) => microblaze_0_axi_periph_M04_AXI_ARADDR(31 downto 0),
      S_AXI1_arready => microblaze_0_axi_periph_M04_AXI_ARREADY,
      S_AXI1_arvalid => microblaze_0_axi_periph_M04_AXI_ARVALID,
      S_AXI1_awaddr(31 downto 0) => microblaze_0_axi_periph_M04_AXI_AWADDR(31 downto 0),
      S_AXI1_awready => microblaze_0_axi_periph_M04_AXI_AWREADY,
      S_AXI1_awvalid => microblaze_0_axi_periph_M04_AXI_AWVALID,
      S_AXI1_bready => microblaze_0_axi_periph_M04_AXI_BREADY,
      S_AXI1_bresp(1 downto 0) => microblaze_0_axi_periph_M04_AXI_BRESP(1 downto 0),
      S_AXI1_bvalid => microblaze_0_axi_periph_M04_AXI_BVALID,
      S_AXI1_rdata(31 downto 0) => microblaze_0_axi_periph_M04_AXI_RDATA(31 downto 0),
      S_AXI1_rready => microblaze_0_axi_periph_M04_AXI_RREADY,
      S_AXI1_rresp(1 downto 0) => microblaze_0_axi_periph_M04_AXI_RRESP(1 downto 0),
      S_AXI1_rvalid => microblaze_0_axi_periph_M04_AXI_RVALID,
      S_AXI1_wdata(31 downto 0) => microblaze_0_axi_periph_M04_AXI_WDATA(31 downto 0),
      S_AXI1_wready => microblaze_0_axi_periph_M04_AXI_WREADY,
      S_AXI1_wstrb(3 downto 0) => microblaze_0_axi_periph_M04_AXI_WSTRB(3 downto 0),
      S_AXI1_wvalid => microblaze_0_axi_periph_M04_AXI_WVALID,
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M15_AXI_ARADDR(31 downto 0),
      S_AXI_arready => microblaze_0_axi_periph_M15_AXI_ARREADY,
      S_AXI_arvalid => microblaze_0_axi_periph_M15_AXI_ARVALID,
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M15_AXI_AWADDR(31 downto 0),
      S_AXI_awready => microblaze_0_axi_periph_M15_AXI_AWREADY,
      S_AXI_awvalid => microblaze_0_axi_periph_M15_AXI_AWVALID,
      S_AXI_bready => microblaze_0_axi_periph_M15_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M15_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => microblaze_0_axi_periph_M15_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M15_AXI_RDATA(31 downto 0),
      S_AXI_rready => microblaze_0_axi_periph_M15_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M15_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => microblaze_0_axi_periph_M15_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M15_AXI_WDATA(31 downto 0),
      S_AXI_wready => microblaze_0_axi_periph_M15_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M15_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => microblaze_0_axi_periph_M15_AXI_WVALID,
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0)
    );
TRX: entity work.TRX_imp_W48V8V
     port map (
      FFT_window_coef_rom_rx09(9 downto 0) => FFT_window_coef_rom_rx09_1(9 downto 0),
      RF09_framectr(29 downto 0) => RF09_framectr_0(29 downto 0),
      RF09_quarterfrm(1 downto 0) => RF09_quarterfrm_0(1 downto 0),
      S_AXI1_araddr(31 downto 0) => microblaze_0_axi_periph_M20_AXI_ARADDR(31 downto 0),
      S_AXI1_arready(0) => microblaze_0_axi_periph_M20_AXI_ARREADY(0),
      S_AXI1_arvalid(0) => microblaze_0_axi_periph_M20_AXI_ARVALID(0),
      S_AXI1_awaddr(31 downto 0) => microblaze_0_axi_periph_M20_AXI_AWADDR(31 downto 0),
      S_AXI1_awready(0) => microblaze_0_axi_periph_M20_AXI_AWREADY(0),
      S_AXI1_awvalid(0) => microblaze_0_axi_periph_M20_AXI_AWVALID(0),
      S_AXI1_bready(0) => microblaze_0_axi_periph_M20_AXI_BREADY(0),
      S_AXI1_bresp(1 downto 0) => microblaze_0_axi_periph_M20_AXI_BRESP(1 downto 0),
      S_AXI1_bvalid(0) => microblaze_0_axi_periph_M20_AXI_BVALID(0),
      S_AXI1_rdata(31 downto 0) => microblaze_0_axi_periph_M20_AXI_RDATA(31 downto 0),
      S_AXI1_rready(0) => microblaze_0_axi_periph_M20_AXI_RREADY(0),
      S_AXI1_rresp(1 downto 0) => microblaze_0_axi_periph_M20_AXI_RRESP(1 downto 0),
      S_AXI1_rvalid(0) => microblaze_0_axi_periph_M20_AXI_RVALID(0),
      S_AXI1_wdata(31 downto 0) => microblaze_0_axi_periph_M20_AXI_WDATA(31 downto 0),
      S_AXI1_wready(0) => microblaze_0_axi_periph_M20_AXI_WREADY(0),
      S_AXI1_wstrb(3 downto 0) => microblaze_0_axi_periph_M20_AXI_WSTRB(3 downto 0),
      S_AXI1_wvalid(0) => microblaze_0_axi_periph_M20_AXI_WVALID(0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M19_AXI_ARADDR(31 downto 0),
      S_AXI_arready(0) => microblaze_0_axi_periph_M19_AXI_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_0_axi_periph_M19_AXI_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M19_AXI_AWADDR(31 downto 0),
      S_AXI_awready(0) => microblaze_0_axi_periph_M19_AXI_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_0_axi_periph_M19_AXI_AWVALID(0),
      S_AXI_bready(0) => microblaze_0_axi_periph_M19_AXI_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M19_AXI_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_0_axi_periph_M19_AXI_BVALID(0),
      S_AXI_dds_araddr(31 downto 0) => S_AXI_dds_0_ARADDR(31 downto 0),
      S_AXI_dds_arready(0) => S_AXI_dds_0_ARREADY(0),
      S_AXI_dds_arvalid(0) => S_AXI_dds_0_ARVALID(0),
      S_AXI_dds_awaddr(31 downto 0) => S_AXI_dds_0_AWADDR(31 downto 0),
      S_AXI_dds_awready(0) => S_AXI_dds_0_AWREADY(0),
      S_AXI_dds_awvalid(0) => S_AXI_dds_0_AWVALID(0),
      S_AXI_dds_bready(0) => S_AXI_dds_0_BREADY(0),
      S_AXI_dds_bresp(1 downto 0) => S_AXI_dds_0_BRESP(1 downto 0),
      S_AXI_dds_bvalid(0) => S_AXI_dds_0_BVALID(0),
      S_AXI_dds_rdata(31 downto 0) => S_AXI_dds_0_RDATA(31 downto 0),
      S_AXI_dds_rready(0) => S_AXI_dds_0_RREADY(0),
      S_AXI_dds_rresp(1 downto 0) => S_AXI_dds_0_RRESP(1 downto 0),
      S_AXI_dds_rvalid(0) => S_AXI_dds_0_RVALID(0),
      S_AXI_dds_wdata(31 downto 0) => S_AXI_dds_0_WDATA(31 downto 0),
      S_AXI_dds_wready(0) => S_AXI_dds_0_WREADY(0),
      S_AXI_dds_wstrb(3 downto 0) => S_AXI_dds_0_WSTRB(3 downto 0),
      S_AXI_dds_wvalid(0) => S_AXI_dds_0_WVALID(0),
      S_AXI_gpio_araddr(31 downto 0) => S_AXI_gpio_0_ARADDR(31 downto 0),
      S_AXI_gpio_arready(0) => S_AXI_gpio_0_ARREADY(0),
      S_AXI_gpio_arvalid(0) => S_AXI_gpio_0_ARVALID(0),
      S_AXI_gpio_awaddr(31 downto 0) => S_AXI_gpio_0_AWADDR(31 downto 0),
      S_AXI_gpio_awready(0) => S_AXI_gpio_0_AWREADY(0),
      S_AXI_gpio_awvalid(0) => S_AXI_gpio_0_AWVALID(0),
      S_AXI_gpio_bready(0) => S_AXI_gpio_0_BREADY(0),
      S_AXI_gpio_bresp(1 downto 0) => S_AXI_gpio_0_BRESP(1 downto 0),
      S_AXI_gpio_bvalid(0) => S_AXI_gpio_0_BVALID(0),
      S_AXI_gpio_rdata(31 downto 0) => S_AXI_gpio_0_RDATA(31 downto 0),
      S_AXI_gpio_rready(0) => S_AXI_gpio_0_RREADY(0),
      S_AXI_gpio_rresp(1 downto 0) => S_AXI_gpio_0_RRESP(1 downto 0),
      S_AXI_gpio_rvalid(0) => S_AXI_gpio_0_RVALID(0),
      S_AXI_gpio_wdata(31 downto 0) => S_AXI_gpio_0_WDATA(31 downto 0),
      S_AXI_gpio_wready(0) => S_AXI_gpio_0_WREADY(0),
      S_AXI_gpio_wstrb(3 downto 0) => S_AXI_gpio_0_WSTRB(3 downto 0),
      S_AXI_gpio_wvalid(0) => S_AXI_gpio_0_WVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M19_AXI_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_0_axi_periph_M19_AXI_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M19_AXI_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_0_axi_periph_M19_AXI_RVALID(0),
      S_AXI_spi_araddr(31 downto 0) => S_AXI_spi_0_ARADDR(31 downto 0),
      S_AXI_spi_arready(0) => S_AXI_spi_0_ARREADY(0),
      S_AXI_spi_arvalid(0) => S_AXI_spi_0_ARVALID(0),
      S_AXI_spi_awaddr(31 downto 0) => S_AXI_spi_0_AWADDR(31 downto 0),
      S_AXI_spi_awready(0) => S_AXI_spi_0_AWREADY(0),
      S_AXI_spi_awvalid(0) => S_AXI_spi_0_AWVALID(0),
      S_AXI_spi_bready(0) => S_AXI_spi_0_BREADY(0),
      S_AXI_spi_bresp(1 downto 0) => S_AXI_spi_0_BRESP(1 downto 0),
      S_AXI_spi_bvalid(0) => S_AXI_spi_0_BVALID(0),
      S_AXI_spi_rdata(31 downto 0) => S_AXI_spi_0_RDATA(31 downto 0),
      S_AXI_spi_rready(0) => S_AXI_spi_0_RREADY(0),
      S_AXI_spi_rresp(1 downto 0) => S_AXI_spi_0_RRESP(1 downto 0),
      S_AXI_spi_rvalid(0) => S_AXI_spi_0_RVALID(0),
      S_AXI_spi_wdata(31 downto 0) => S_AXI_spi_0_WDATA(31 downto 0),
      S_AXI_spi_wready(0) => S_AXI_spi_0_WREADY(0),
      S_AXI_spi_wstrb(3 downto 0) => S_AXI_spi_0_WSTRB(3 downto 0),
      S_AXI_spi_wvalid(0) => S_AXI_spi_0_WVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M19_AXI_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_0_axi_periph_M19_AXI_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M19_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_0_axi_periph_M19_AXI_WVALID(0),
      Status_LVDS_rx09_synced(0) => Status_LVDS_rx09_synced_1,
      Status_LVDS_rx24_synced(0) => Status_LVDS_rx24_synced_1,
      TRX_PLL_clk_25MHz_N(0) => TRX_TRX_PLL_clk_25MHz_N(0),
      TRX_PLL_clk_25MHz_P(0) => TRX_TRX_PLL_clk_25MHz_P(0),
      TRX_RX_RF09_PUSHDATA_FIFO_empty => TRX_RX_RF09_PUSHDATA_FIFO_empty,
      TRX_TX_RF09_PULLDATA_FIFO_empty => TRX_TX_RF09_PULLDATA_FIFO_empty,
      TRX_clk_26MHz => TRX_clk_26MHz_1,
      TRX_resetn(0) => TRX_TRX_resetn(0),
      TRX_rfx_mode(0) => TRX_TRX_rfx_mode(0),
      TRX_rx09_fifo_o(31 downto 0) => TRX_rx09_fifo_o_1(31 downto 0),
      TRX_rx09_fifo_valid_o => TRX_rx09_fifo_valid_o_1,
      TRX_rx24_fifo_o(31 downto 0) => TRX_rx24_fifo_o_1(31 downto 0),
      TRX_rx24_fifo_valid_o => TRX_rx24_fifo_valid_o_1,
      TRX_rx_clk_64MHz_clk_n => TRX_rx_clk_64MHz_1_CLK_N,
      TRX_rx_clk_64MHz_clk_p => TRX_rx_clk_64MHz_1_CLK_P,
      TRX_rx_clkdiv_16MHz_o(0) => TRX_rx_clkdiv_16MHz(0),
      TRX_rx_data_n(1 downto 0) => TRX_rx_data_n_1(1 downto 0),
      TRX_rx_data_p(1 downto 0) => TRX_rx_data_p_1(1 downto 0),
      TRX_spi_io0_i => TRX_TRX_spi_IO0_I,
      TRX_spi_io0_o => TRX_TRX_spi_IO0_O,
      TRX_spi_io0_t => TRX_TRX_spi_IO0_T,
      TRX_spi_io1_i => TRX_TRX_spi_IO1_I,
      TRX_spi_io1_o => TRX_TRX_spi_IO1_O,
      TRX_spi_io1_t => TRX_TRX_spi_IO1_T,
      TRX_spi_sck_i => TRX_TRX_spi_SCK_I,
      TRX_spi_sck_o => TRX_TRX_spi_SCK_O,
      TRX_spi_sck_t => TRX_TRX_spi_SCK_T,
      TRX_spi_ss_i(0) => TRX_TRX_spi_SS_I(0),
      TRX_spi_ss_o(0) => TRX_TRX_spi_SS_O(0),
      TRX_spi_ss_t => TRX_TRX_spi_SS_T,
      TRX_tx_DDS0_gpio_ampt(15 downto 0) => TRX_tx_DDS0_gpio_ampt(15 downto 0),
      TRX_tx_DDS0_gpio_inc(31 downto 0) => TRX_tx_DDS0_gpio_inc(31 downto 0),
      TRX_tx_DDS1_gpio_ampt(15 downto 0) => TRX_tx_DDS1_gpio_ampt(15 downto 0),
      TRX_tx_clk_clk_n => TRX_TRX_tx_clk_CLK_N,
      TRX_tx_clk_clk_p => TRX_TRX_tx_clk_CLK_P,
      TRX_tx_data_n(1 downto 0) => TRX_TRX_tx_data_n(1 downto 0),
      TRX_tx_data_p(1 downto 0) => TRX_TRX_tx_data_p(1 downto 0),
      TRX_tx_im_out(20 downto 8) => TRX_TRX_tx_im_out(20 downto 8),
      TRX_tx_re_out(20 downto 8) => TRX_TRX_tx_re_out(20 downto 8),
      clk_trx_26MHz_vio => TRX_clk_trx_26MHz_vio,
      clk_trx_pll_25MHz_vio => TRX_clk_trx_pll_25MHz_vio,
      data_count(11 downto 0) => TRX_data_count(11 downto 0),
      data_count1(11 downto 0) => TRX_data_count1(11 downto 0),
      dcm_locked => mig_7series_0_mmcm_locked,
      dds_tx09_ptt_in(0) => dds_tx09_ptt_1,
      decoder_rx09_squelch_lvl(15 downto 0) => TRX_decoder_rx09_squelch_lvl(15 downto 0),
      encoder_pull_FIFO_dump(0) => TRX_encoder_pull_FIFO_dump(0),
      encoder_pull_data_len(6 downto 0) => TRX_encoder_pull_data_len(6 downto 0),
      encoder_pull_do_start(0) => TRX_encoder_pull_do_start(0),
      ext_reset_in => \^mig_7series_0_ui_clk_sync_rst\,
      fft09_config_tdata_in(7 downto 0) => fft09_config_tdata_in_0(7 downto 0),
      fft09_config_tvalid_in => fft09_config_tvalid_in_0,
      fft09_data_tlast_in => fft09_data_tlast_in_0,
      fft09_data_tready_out => fft09_data_tready_out_0,
      fft09_data_tvalid_in => fft09_data_tvalid_in_0,
      ip2intc_irpt => TRX_ip2intc_irpt,
      post_fft_mem_a_rx09_EoT => TRX_post_fft_mem_a_rx09_EoT,
      post_fft_rx09_mem_a_addr_out(41 downto 0) => post_fft_rx09_mem_a_addr_0(41 downto 0),
      post_fft_rx09_mem_b_addr_in(9 downto 0) => post_fft_rx09_mem_b_addr_0(9 downto 0),
      post_fft_rx09_mem_b_dout_out(15 downto 0) => post_fft_rx09_mem_b_dout_0(15 downto 0),
      premem_rx09_addra_in(10 downto 0) => premem_rx09_addra_in_0(10 downto 0),
      premem_rx09_addrb_in(10 downto 0) => premem_rx09_addrb_in_0(10 downto 0),
      premem_rx09_dina_in(25 downto 0) => premem_rx09_dina_in_0(25 downto 0),
      premem_rx09_wea_in(0) => premem_rx09_wea_in_0(0),
      pulldata_dds_inc(25 downto 0) => pulldata_dds_inc_1(25 downto 0),
      pulldata_tx09_byteData(7 downto 0) => TRX_pulldata_tx09_byteData(7 downto 0),
      pulldata_tx09_en => pulldata_tx09_en_1,
      pushdata_rx09_byteData(7 downto 0) => pushdata_rx09_byteData_1(7 downto 0),
      pushdata_rx09_en => pushdata_rx09_en_1,
      pushdata_rx09_irpt_out => pushdata_rx09_irpt,
      rd_data_count_CD100_o(8 downto 0) => TRX_rd_data_count_CD100(8 downto 0),
      ref_clock => mig_7series_0_ui_addn_clk_0_200MHz,
      reset_CD100_i => rst_mig_7series_0_100M_peripheral_reset(0),
      rx09_32bits_CD100_o(31 downto 0) => TRX_rx09_32bits_CD100(31 downto 0),
      rx24_32bits_CD100_o(31 downto 0) => TRX_rx24_32bits_CD100(31 downto 0),
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0),
      xfft_rx09_dly3449_event_data_in_channel_halt_out => xfft_rx09_dly3449_event_data_in_channel_halt_out_0,
      xfft_rx09_dly3449_event_frame_started_out => xfft_rx09_dly3449_event_frame_started_out_0,
      xfft_rx09_dly3449_event_tlast_missing_out => xfft_rx09_dly3449_event_tlast_missing_out_0,
      xfft_rx09_dly3449_event_tlast_unexpected_out => xfft_rx09_dly3449_event_tlast_unexpected_out_0
    );
UART0: entity work.UART0_imp_1B98M7Q
     port map (
      S_AXI1_araddr(31 downto 0) => microblaze_0_axi_periph_M02_AXI_ARADDR(31 downto 0),
      S_AXI1_arready(0) => microblaze_0_axi_periph_M02_AXI_ARREADY(0),
      S_AXI1_arvalid(0) => microblaze_0_axi_periph_M02_AXI_ARVALID(0),
      S_AXI1_awaddr(31 downto 0) => microblaze_0_axi_periph_M02_AXI_AWADDR(31 downto 0),
      S_AXI1_awready(0) => microblaze_0_axi_periph_M02_AXI_AWREADY(0),
      S_AXI1_awvalid(0) => microblaze_0_axi_periph_M02_AXI_AWVALID(0),
      S_AXI1_bready(0) => microblaze_0_axi_periph_M02_AXI_BREADY(0),
      S_AXI1_bresp(1 downto 0) => microblaze_0_axi_periph_M02_AXI_BRESP(1 downto 0),
      S_AXI1_bvalid(0) => microblaze_0_axi_periph_M02_AXI_BVALID(0),
      S_AXI1_rdata(31 downto 0) => microblaze_0_axi_periph_M02_AXI_RDATA(31 downto 0),
      S_AXI1_rready(0) => microblaze_0_axi_periph_M02_AXI_RREADY(0),
      S_AXI1_rresp(1 downto 0) => microblaze_0_axi_periph_M02_AXI_RRESP(1 downto 0),
      S_AXI1_rvalid(0) => microblaze_0_axi_periph_M02_AXI_RVALID(0),
      S_AXI1_wdata(31 downto 0) => microblaze_0_axi_periph_M02_AXI_WDATA(31 downto 0),
      S_AXI1_wready(0) => microblaze_0_axi_periph_M02_AXI_WREADY(0),
      S_AXI1_wstrb(3 downto 0) => microblaze_0_axi_periph_M02_AXI_WSTRB(3 downto 0),
      S_AXI1_wvalid(0) => microblaze_0_axi_periph_M02_AXI_WVALID(0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M06_AXI_ARADDR(31 downto 0),
      S_AXI_arready(0) => microblaze_0_axi_periph_M06_AXI_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_0_axi_periph_M06_AXI_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M06_AXI_AWADDR(31 downto 0),
      S_AXI_awready(0) => microblaze_0_axi_periph_M06_AXI_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_0_axi_periph_M06_AXI_AWVALID(0),
      S_AXI_bready(0) => microblaze_0_axi_periph_M06_AXI_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M06_AXI_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_0_axi_periph_M06_AXI_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M06_AXI_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_0_axi_periph_M06_AXI_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M06_AXI_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_0_axi_periph_M06_AXI_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M06_AXI_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_0_axi_periph_M06_AXI_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M06_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_0_axi_periph_M06_AXI_WVALID(0),
      UART0EXT_CTSn(0) => UART0_UART0EXT_CTSn(0),
      UART0EXT_DCDn(0) => UART0_UART0EXT_DCDn(0),
      UART0EXT_DSRn(0) => UART0_UART0EXT_DSRn(0),
      UART0EXT_DTRn(0) => UART0EXT_DTRn_1,
      UART0EXT_RIn(0) => UART0_UART0EXT_RIn(0),
      UART0EXT_RTSn(0) => UART0EXT_RTSn_1,
      UART0_rst_n(0) => UART0_UART0_rst_n(0),
      UART0_rxd => UART0_UART0_RxD,
      UART0_txd => UART0_UART0_TxD,
      ext_reset_in => \^mig_7series_0_ui_clk_sync_rst\,
      interrupt => UART0_interrupt,
      ip2intc_irpt => UART0_ip2intc_irpt,
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0),
      slowest_sync_clk => UART0_clk_wiz_0_clk_out1
    );
USER_dbg: entity work.USER_dbg_imp_1LGDWY9
     port map (
      USER_dbg_out(13 downto 0) => USER_dbg_USER_dbg_out(13 downto 0),
      decoder_rx09_active(0) => decoder_rx09_active_1,
      decoder_rx09_sql_open(0) => decoder_rx09_sql_open_1
    );
axi_BOARD_iic_0: component msys_axi_iic_1_0
     port map (
      gpo(0) => NLW_axi_BOARD_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => axi_BOARD_iic_0_iic2intc_irpt,
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_araddr(8 downto 0) => microblaze_0_axi_periph_M07_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_0_axi_periph_M07_AXI_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M07_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_0_axi_periph_M07_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M07_AXI_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M07_AXI_AWVALID(0),
      s_axi_bready => microblaze_0_axi_periph_M07_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M07_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M07_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M07_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M07_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M07_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M07_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M07_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M07_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M07_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M07_AXI_WVALID(0),
      scl_i => axi_iic_1_IIC_SCL_I,
      scl_o => axi_iic_1_IIC_SCL_O,
      scl_t => axi_iic_1_IIC_SCL_T,
      sda_i => axi_iic_1_IIC_SDA_I,
      sda_o => axi_iic_1_IIC_SDA_O,
      sda_t => axi_iic_1_IIC_SDA_T
    );
axi_interconnect_0: entity work.msys_axi_interconnect_0_0
     port map (
      ACLK => microblaze_0_Clk_100MHz,
      ARESETN => ARESETN_1(0),
      M00_ACLK => microblaze_0_Clk_100MHz,
      M00_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arburst(1 downto 0) => axi_interconnect_0_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => axi_interconnect_0_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arid(0) => axi_interconnect_0_M00_AXI_ARID(0),
      M00_AXI_arlen(7 downto 0) => axi_interconnect_0_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock(0) => axi_interconnect_0_M00_AXI_ARLOCK(0),
      M00_AXI_arprot(2 downto 0) => axi_interconnect_0_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arqos(3 downto 0) => axi_interconnect_0_M00_AXI_ARQOS(3 downto 0),
      M00_AXI_arready(0) => axi_interconnect_0_M00_AXI_ARREADY,
      M00_AXI_arsize(2 downto 0) => axi_interconnect_0_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_arvalid(0) => axi_interconnect_0_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awburst(1 downto 0) => axi_interconnect_0_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => axi_interconnect_0_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awid(0) => axi_interconnect_0_M00_AXI_AWID(0),
      M00_AXI_awlen(7 downto 0) => axi_interconnect_0_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock(0) => axi_interconnect_0_M00_AXI_AWLOCK(0),
      M00_AXI_awprot(2 downto 0) => axi_interconnect_0_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awqos(3 downto 0) => axi_interconnect_0_M00_AXI_AWQOS(3 downto 0),
      M00_AXI_awready(0) => axi_interconnect_0_M00_AXI_AWREADY,
      M00_AXI_awsize(2 downto 0) => axi_interconnect_0_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awvalid(0) => axi_interconnect_0_M00_AXI_AWVALID(0),
      M00_AXI_bid(0) => axi_interconnect_0_M00_AXI_BID(0),
      M00_AXI_bready(0) => axi_interconnect_0_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => axi_interconnect_0_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rid(0) => axi_interconnect_0_M00_AXI_RID(0),
      M00_AXI_rlast(0) => axi_interconnect_0_M00_AXI_RLAST,
      M00_AXI_rready(0) => axi_interconnect_0_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => axi_interconnect_0_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wlast(0) => axi_interconnect_0_M00_AXI_WLAST(0),
      M00_AXI_wready(0) => axi_interconnect_0_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => axi_interconnect_0_M00_AXI_WVALID(0),
      S00_ACLK => microblaze_0_Clk_100MHz,
      S00_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_0_M_AXI_DC_ARADDR(31 downto 0),
      S00_AXI_arburst(1 downto 0) => microblaze_0_M_AXI_DC_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => microblaze_0_M_AXI_DC_ARCACHE(3 downto 0),
      S00_AXI_arid(0) => microblaze_0_M_AXI_DC_ARID(0),
      S00_AXI_arlen(7 downto 0) => microblaze_0_M_AXI_DC_ARLEN(7 downto 0),
      S00_AXI_arlock => microblaze_0_M_AXI_DC_ARLOCK,
      S00_AXI_arprot(2 downto 0) => microblaze_0_M_AXI_DC_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => microblaze_0_M_AXI_DC_ARQOS(3 downto 0),
      S00_AXI_arready => microblaze_0_M_AXI_DC_ARREADY,
      S00_AXI_arsize(2 downto 0) => microblaze_0_M_AXI_DC_ARSIZE(2 downto 0),
      S00_AXI_arvalid => microblaze_0_M_AXI_DC_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_0_M_AXI_DC_AWADDR(31 downto 0),
      S00_AXI_awburst(1 downto 0) => microblaze_0_M_AXI_DC_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => microblaze_0_M_AXI_DC_AWCACHE(3 downto 0),
      S00_AXI_awid(0) => microblaze_0_M_AXI_DC_AWID(0),
      S00_AXI_awlen(7 downto 0) => microblaze_0_M_AXI_DC_AWLEN(7 downto 0),
      S00_AXI_awlock => microblaze_0_M_AXI_DC_AWLOCK,
      S00_AXI_awprot(2 downto 0) => microblaze_0_M_AXI_DC_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => microblaze_0_M_AXI_DC_AWQOS(3 downto 0),
      S00_AXI_awready => microblaze_0_M_AXI_DC_AWREADY,
      S00_AXI_awsize(2 downto 0) => microblaze_0_M_AXI_DC_AWSIZE(2 downto 0),
      S00_AXI_awvalid => microblaze_0_M_AXI_DC_AWVALID,
      S00_AXI_bid(0) => microblaze_0_M_AXI_DC_BID(0),
      S00_AXI_bready => microblaze_0_M_AXI_DC_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_0_M_AXI_DC_BRESP(1 downto 0),
      S00_AXI_bvalid => microblaze_0_M_AXI_DC_BVALID,
      S00_AXI_rdata(31 downto 0) => microblaze_0_M_AXI_DC_RDATA(31 downto 0),
      S00_AXI_rid(0) => microblaze_0_M_AXI_DC_RID(0),
      S00_AXI_rlast => microblaze_0_M_AXI_DC_RLAST,
      S00_AXI_rready => microblaze_0_M_AXI_DC_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_0_M_AXI_DC_RRESP(1 downto 0),
      S00_AXI_rvalid => microblaze_0_M_AXI_DC_RVALID,
      S00_AXI_wdata(31 downto 0) => microblaze_0_M_AXI_DC_WDATA(31 downto 0),
      S00_AXI_wlast => microblaze_0_M_AXI_DC_WLAST,
      S00_AXI_wready => microblaze_0_M_AXI_DC_WREADY,
      S00_AXI_wstrb(3 downto 0) => microblaze_0_M_AXI_DC_WSTRB(3 downto 0),
      S00_AXI_wvalid => microblaze_0_M_AXI_DC_WVALID,
      S01_ACLK => microblaze_0_Clk_100MHz,
      S01_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      S01_AXI_araddr(31 downto 0) => microblaze_0_M_AXI_IC_ARADDR(31 downto 0),
      S01_AXI_arburst(1 downto 0) => microblaze_0_M_AXI_IC_ARBURST(1 downto 0),
      S01_AXI_arcache(3 downto 0) => microblaze_0_M_AXI_IC_ARCACHE(3 downto 0),
      S01_AXI_arid(0) => microblaze_0_M_AXI_IC_ARID(0),
      S01_AXI_arlen(7 downto 0) => microblaze_0_M_AXI_IC_ARLEN(7 downto 0),
      S01_AXI_arlock => microblaze_0_M_AXI_IC_ARLOCK,
      S01_AXI_arprot(2 downto 0) => microblaze_0_M_AXI_IC_ARPROT(2 downto 0),
      S01_AXI_arqos(3 downto 0) => microblaze_0_M_AXI_IC_ARQOS(3 downto 0),
      S01_AXI_arready => microblaze_0_M_AXI_IC_ARREADY,
      S01_AXI_arsize(2 downto 0) => microblaze_0_M_AXI_IC_ARSIZE(2 downto 0),
      S01_AXI_arvalid => microblaze_0_M_AXI_IC_ARVALID,
      S01_AXI_awaddr(31 downto 0) => microblaze_0_M_AXI_IC_AWADDR(31 downto 0),
      S01_AXI_awburst(1 downto 0) => microblaze_0_M_AXI_IC_AWBURST(1 downto 0),
      S01_AXI_awcache(3 downto 0) => microblaze_0_M_AXI_IC_AWCACHE(3 downto 0),
      S01_AXI_awid(0) => microblaze_0_M_AXI_IC_AWID(0),
      S01_AXI_awlen(7 downto 0) => microblaze_0_M_AXI_IC_AWLEN(7 downto 0),
      S01_AXI_awlock => microblaze_0_M_AXI_IC_AWLOCK,
      S01_AXI_awprot(2 downto 0) => microblaze_0_M_AXI_IC_AWPROT(2 downto 0),
      S01_AXI_awqos(3 downto 0) => microblaze_0_M_AXI_IC_AWQOS(3 downto 0),
      S01_AXI_awready => microblaze_0_M_AXI_IC_AWREADY,
      S01_AXI_awsize(2 downto 0) => microblaze_0_M_AXI_IC_AWSIZE(2 downto 0),
      S01_AXI_awvalid => microblaze_0_M_AXI_IC_AWVALID,
      S01_AXI_bid(0) => microblaze_0_M_AXI_IC_BID(0),
      S01_AXI_bready => microblaze_0_M_AXI_IC_BREADY,
      S01_AXI_bresp(1 downto 0) => microblaze_0_M_AXI_IC_BRESP(1 downto 0),
      S01_AXI_bvalid => microblaze_0_M_AXI_IC_BVALID,
      S01_AXI_rdata(31 downto 0) => microblaze_0_M_AXI_IC_RDATA(31 downto 0),
      S01_AXI_rid(0) => microblaze_0_M_AXI_IC_RID(0),
      S01_AXI_rlast => microblaze_0_M_AXI_IC_RLAST,
      S01_AXI_rready => microblaze_0_M_AXI_IC_RREADY,
      S01_AXI_rresp(1 downto 0) => microblaze_0_M_AXI_IC_RRESP(1 downto 0),
      S01_AXI_rvalid => microblaze_0_M_AXI_IC_RVALID,
      S01_AXI_wdata(31 downto 0) => microblaze_0_M_AXI_IC_WDATA(31 downto 0),
      S01_AXI_wlast => microblaze_0_M_AXI_IC_WLAST,
      S01_AXI_wready => microblaze_0_M_AXI_IC_WREADY,
      S01_AXI_wstrb(3 downto 0) => microblaze_0_M_AXI_IC_WSTRB(3 downto 0),
      S01_AXI_wvalid => microblaze_0_M_AXI_IC_WVALID
    );
axi_timer_0: component msys_axi_timer_0_0
     port map (
      capturetrig0 => '0',
      capturetrig1 => '0',
      freeze => '0',
      generateout0 => NLW_axi_timer_0_generateout0_UNCONNECTED,
      generateout1 => NLW_axi_timer_0_generateout1_UNCONNECTED,
      interrupt => axi_timer_0_interrupt,
      pwm0 => NLW_axi_timer_0_pwm0_UNCONNECTED,
      s_axi_aclk => microblaze_0_Clk_100MHz,
      s_axi_araddr(4 downto 0) => microblaze_0_axi_periph_M01_AXI_ARADDR(4 downto 0),
      s_axi_aresetn => rst_mig_7series_0_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_0_axi_periph_M01_AXI_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M01_AXI_ARVALID(0),
      s_axi_awaddr(4 downto 0) => microblaze_0_axi_periph_M01_AXI_AWADDR(4 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M01_AXI_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M01_AXI_AWVALID(0),
      s_axi_bready => microblaze_0_axi_periph_M01_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M01_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M01_AXI_WVALID(0)
    );
labtools_fmeter_0: component msys_labtools_fmeter_0_0
     port map (
      F0(31 downto 0) => lt_F0_MIG_50mhz(31 downto 0),
      F1(31 downto 0) => lt_F1_mgt_ref(31 downto 0),
      F2(31 downto 0) => lt_F2_CLK1B(31 downto 0),
      F3(31 downto 0) => lt_F3_CLK0(31 downto 0),
      F4(31 downto 0) => lt_F4_TRX_LVDS_divclk(31 downto 0),
      F5(31 downto 0) => labtools_fmeter_0_F5(31 downto 0),
      F6(31 downto 0) => labtools_fmeter_0_F6(31 downto 0),
      F7(31 downto 0) => labtools_fmeter_0_F7(31 downto 0),
      F8(31 downto 0) => labtools_fmeter_0_F8(31 downto 0),
      F9(31 downto 0) => NLW_labtools_fmeter_0_F9_UNCONNECTED(31 downto 0),
      fin(9 downto 0) => xlconcat_0_dout(9 downto 0),
      refclk => microblaze_0_Clk_100MHz,
      update => labtools_fmeter_0_update
    );
lt_fmeter_xlconcat_0: component msys_xlconcat_0_0
     port map (
      In0(0) => mig_7series_0_ui_addn_clk_2_50MHz,
      In1(0) => CLK2_125MHz_mgt_g_0(0),
      In2(0) => CLK1B_clk_wiz_0_clk_out2_fmeter,
      In3(0) => CLK0_NA_g_0(0),
      In4(0) => TRX_rx_clkdiv_16MHz(0),
      In5(0) => ETH0_s_mii_tx_clk,
      In6(0) => ETH0_s_mii_rx_clk,
      In7(0) => TRX_clk_trx_26MHz_vio,
      In8(0) => TRX_clk_trx_pll_25MHz_vio,
      In9(0) => CFG_clkmclk_pll_65MHz_vio,
      dout(9 downto 0) => xlconcat_0_dout(9 downto 0)
    );
mdm_USER2_0: component msys_mdm_1_0
     port map (
      Dbg_Capture_0 => mdm_USER2_0_MBDEBUG_0_CAPTURE,
      Dbg_Capture_1 => mdm_USER2_0_MBDEBUG_1_CAPTURE,
      Dbg_Clk_0 => mdm_USER2_0_MBDEBUG_0_CLK,
      Dbg_Clk_1 => mdm_USER2_0_MBDEBUG_1_CLK,
      Dbg_Disable_0 => mdm_USER2_0_MBDEBUG_0_DISABLE,
      Dbg_Disable_1 => mdm_USER2_0_MBDEBUG_1_DISABLE,
      Dbg_Reg_En_0(0 to 7) => mdm_USER2_0_MBDEBUG_0_REG_EN(0 to 7),
      Dbg_Reg_En_1(0 to 7) => mdm_USER2_0_MBDEBUG_1_REG_EN(0 to 7),
      Dbg_Rst_0 => mdm_USER2_0_MBDEBUG_0_RST,
      Dbg_Rst_1 => mdm_USER2_0_MBDEBUG_1_RST,
      Dbg_Shift_0 => mdm_USER2_0_MBDEBUG_0_SHIFT,
      Dbg_Shift_1 => mdm_USER2_0_MBDEBUG_1_SHIFT,
      Dbg_TDI_0 => mdm_USER2_0_MBDEBUG_0_TDI,
      Dbg_TDI_1 => mdm_USER2_0_MBDEBUG_1_TDI,
      Dbg_TDO_0 => mdm_USER2_0_MBDEBUG_0_TDO,
      Dbg_TDO_1 => mdm_USER2_0_MBDEBUG_1_TDO,
      Dbg_Update_0 => mdm_USER2_0_MBDEBUG_0_UPDATE,
      Dbg_Update_1 => mdm_USER2_0_MBDEBUG_1_UPDATE,
      Debug_SYS_Rst => mdm_USER2_0_Debug_SYS_Rst_0,
      LMB_Addr_Strobe_0 => mdm_USER2_0_BOOT_LMB_0_ADDRSTROBE,
      LMB_Addr_Strobe_1 => mdm_USER2_0_microblaze_LMB_1_ADDRSTROBE,
      LMB_Byte_Enable_0(0 to 3) => mdm_USER2_0_BOOT_LMB_0_BE(0 to 3),
      LMB_Byte_Enable_1(0 to 3) => mdm_USER2_0_microblaze_LMB_1_BE(0 to 3),
      LMB_CE_0 => mdm_USER2_0_BOOT_LMB_0_CE,
      LMB_CE_1 => mdm_USER2_0_microblaze_LMB_1_CE,
      LMB_Data_Addr_0(0 to 31) => mdm_USER2_0_BOOT_LMB_0_ABUS(0 to 31),
      LMB_Data_Addr_1(0 to 31) => mdm_USER2_0_microblaze_LMB_1_ABUS(0 to 31),
      LMB_Data_Read_0(0 to 31) => mdm_USER2_0_BOOT_LMB_0_READDBUS(0 to 31),
      LMB_Data_Read_1(0 to 31) => mdm_USER2_0_microblaze_LMB_1_READDBUS(0 to 31),
      LMB_Data_Write_0(0 to 31) => mdm_USER2_0_BOOT_LMB_0_WRITEDBUS(0 to 31),
      LMB_Data_Write_1(0 to 31) => mdm_USER2_0_microblaze_LMB_1_WRITEDBUS(0 to 31),
      LMB_Read_Strobe_0 => mdm_USER2_0_BOOT_LMB_0_READSTROBE,
      LMB_Read_Strobe_1 => mdm_USER2_0_microblaze_LMB_1_READSTROBE,
      LMB_Ready_0 => mdm_USER2_0_BOOT_LMB_0_READY,
      LMB_Ready_1 => mdm_USER2_0_microblaze_LMB_1_READY,
      LMB_UE_0 => mdm_USER2_0_BOOT_LMB_0_UE,
      LMB_UE_1 => mdm_USER2_0_microblaze_LMB_1_UE,
      LMB_Wait_0 => mdm_USER2_0_BOOT_LMB_0_WAIT,
      LMB_Wait_1 => mdm_USER2_0_microblaze_LMB_1_WAIT,
      LMB_Write_Strobe_0 => mdm_USER2_0_BOOT_LMB_0_WRITESTROBE,
      LMB_Write_Strobe_1 => mdm_USER2_0_microblaze_LMB_1_WRITESTROBE,
      M_AXI_ACLK => cfgmclk_pll_50MHz,
      M_AXI_ARADDR(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARADDR(31 downto 0),
      M_AXI_ARBURST(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARBURST(1 downto 0),
      M_AXI_ARCACHE(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARCACHE(3 downto 0),
      M_AXI_ARESETN => BOOT_PLL_peripheral_aresetn(0),
      M_AXI_ARID(0) => NLW_mdm_USER2_0_M_AXI_ARID_UNCONNECTED(0),
      M_AXI_ARLEN(7 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARLEN(7 downto 0),
      M_AXI_ARLOCK => mdm_USER2_0_BOOT_M_AXI_ARLOCK,
      M_AXI_ARPROT(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARPROT(2 downto 0),
      M_AXI_ARQOS(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARQOS(3 downto 0),
      M_AXI_ARREADY => mdm_USER2_0_BOOT_M_AXI_ARREADY,
      M_AXI_ARSIZE(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_ARSIZE(2 downto 0),
      M_AXI_ARVALID => mdm_USER2_0_BOOT_M_AXI_ARVALID,
      M_AXI_AWADDR(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWADDR(31 downto 0),
      M_AXI_AWBURST(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWBURST(1 downto 0),
      M_AXI_AWCACHE(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWCACHE(3 downto 0),
      M_AXI_AWID(0) => NLW_mdm_USER2_0_M_AXI_AWID_UNCONNECTED(0),
      M_AXI_AWLEN(7 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWLEN(7 downto 0),
      M_AXI_AWLOCK => mdm_USER2_0_BOOT_M_AXI_AWLOCK,
      M_AXI_AWPROT(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWPROT(2 downto 0),
      M_AXI_AWQOS(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWQOS(3 downto 0),
      M_AXI_AWREADY => mdm_USER2_0_BOOT_M_AXI_AWREADY,
      M_AXI_AWSIZE(2 downto 0) => mdm_USER2_0_BOOT_M_AXI_AWSIZE(2 downto 0),
      M_AXI_AWVALID => mdm_USER2_0_BOOT_M_AXI_AWVALID,
      M_AXI_BID(0) => '0',
      M_AXI_BREADY => mdm_USER2_0_BOOT_M_AXI_BREADY,
      M_AXI_BRESP(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_BRESP(1 downto 0),
      M_AXI_BVALID => mdm_USER2_0_BOOT_M_AXI_BVALID,
      M_AXI_RDATA(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_RDATA(31 downto 0),
      M_AXI_RID(0) => '0',
      M_AXI_RLAST => mdm_USER2_0_BOOT_M_AXI_RLAST,
      M_AXI_RREADY => mdm_USER2_0_BOOT_M_AXI_RREADY,
      M_AXI_RRESP(1 downto 0) => mdm_USER2_0_BOOT_M_AXI_RRESP(1 downto 0),
      M_AXI_RVALID => mdm_USER2_0_BOOT_M_AXI_RVALID,
      M_AXI_WDATA(31 downto 0) => mdm_USER2_0_BOOT_M_AXI_WDATA(31 downto 0),
      M_AXI_WLAST => mdm_USER2_0_BOOT_M_AXI_WLAST,
      M_AXI_WREADY => mdm_USER2_0_BOOT_M_AXI_WREADY,
      M_AXI_WSTRB(3 downto 0) => mdm_USER2_0_BOOT_M_AXI_WSTRB(3 downto 0),
      M_AXI_WVALID => mdm_USER2_0_BOOT_M_AXI_WVALID
    );
mgt_clk0_CLK2_util_ds_buf_1: component msys_util_ds_buf_1_0
     port map (
      IBUF_DS_N(0) => CLK2_125MHz_mgt_diff_0_CLK_N,
      IBUF_DS_ODIV2(0) => NLW_mgt_clk0_CLK2_util_ds_buf_1_IBUF_DS_ODIV2_UNCONNECTED(0),
      IBUF_DS_P(0) => CLK2_125MHz_mgt_diff_0_CLK_P,
      IBUF_OUT(0) => CLK2_125MHz_mgt_g_0(0)
    );
microblaze_0: component msys_microblaze_0_0
     port map (
      Byte_Enable(0 to 3) => microblaze_0_dlmb_1_BE(0 to 3),
      Clk => microblaze_0_Clk_100MHz,
      DCE => microblaze_0_dlmb_1_CE,
      DReady => microblaze_0_dlmb_1_READY,
      DUE => microblaze_0_dlmb_1_UE,
      DWait => microblaze_0_dlmb_1_WAIT,
      D_AS => microblaze_0_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_0_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_0_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_0_dlmb_1_WRITEDBUS(0 to 31),
      Dbg_Capture => mdm_USER2_0_MBDEBUG_1_CAPTURE,
      Dbg_Clk => mdm_USER2_0_MBDEBUG_1_CLK,
      Dbg_Disable => mdm_USER2_0_MBDEBUG_1_DISABLE,
      Dbg_Reg_En(0 to 7) => mdm_USER2_0_MBDEBUG_1_REG_EN(0 to 7),
      Dbg_Shift => mdm_USER2_0_MBDEBUG_1_SHIFT,
      Dbg_TDI => mdm_USER2_0_MBDEBUG_1_TDI,
      Dbg_TDO => mdm_USER2_0_MBDEBUG_1_TDO,
      Dbg_Trig_Ack_In(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out(0 to 7) => NLW_microblaze_0_Dbg_Trig_Ack_Out_UNCONNECTED(0 to 7),
      Dbg_Trig_In(0 to 7) => NLW_microblaze_0_Dbg_Trig_In_UNCONNECTED(0 to 7),
      Dbg_Trig_Out(0 to 7) => B"00000000",
      Dbg_Update => mdm_USER2_0_MBDEBUG_1_UPDATE,
      Debug_Rst => mdm_USER2_0_MBDEBUG_1_RST,
      ICE => microblaze_0_ilmb_1_CE,
      IFetch => microblaze_0_ilmb_1_READSTROBE,
      IReady => microblaze_0_ilmb_1_READY,
      IUE => microblaze_0_ilmb_1_UE,
      IWAIT => microblaze_0_ilmb_1_WAIT,
      I_AS => microblaze_0_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_0_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_0_ilmb_1_ABUS(0 to 31),
      Interrupt => INT_ctrl_interrupt_INTERRUPT,
      Interrupt_Ack(0 to 1) => INT_ctrl_interrupt_ACK(0 to 1),
      Interrupt_Address(0) => INT_ctrl_interrupt_ADDRESS(31),
      Interrupt_Address(1) => INT_ctrl_interrupt_ADDRESS(30),
      Interrupt_Address(2) => INT_ctrl_interrupt_ADDRESS(29),
      Interrupt_Address(3) => INT_ctrl_interrupt_ADDRESS(28),
      Interrupt_Address(4) => INT_ctrl_interrupt_ADDRESS(27),
      Interrupt_Address(5) => INT_ctrl_interrupt_ADDRESS(26),
      Interrupt_Address(6) => INT_ctrl_interrupt_ADDRESS(25),
      Interrupt_Address(7) => INT_ctrl_interrupt_ADDRESS(24),
      Interrupt_Address(8) => INT_ctrl_interrupt_ADDRESS(23),
      Interrupt_Address(9) => INT_ctrl_interrupt_ADDRESS(22),
      Interrupt_Address(10) => INT_ctrl_interrupt_ADDRESS(21),
      Interrupt_Address(11) => INT_ctrl_interrupt_ADDRESS(20),
      Interrupt_Address(12) => INT_ctrl_interrupt_ADDRESS(19),
      Interrupt_Address(13) => INT_ctrl_interrupt_ADDRESS(18),
      Interrupt_Address(14) => INT_ctrl_interrupt_ADDRESS(17),
      Interrupt_Address(15) => INT_ctrl_interrupt_ADDRESS(16),
      Interrupt_Address(16) => INT_ctrl_interrupt_ADDRESS(15),
      Interrupt_Address(17) => INT_ctrl_interrupt_ADDRESS(14),
      Interrupt_Address(18) => INT_ctrl_interrupt_ADDRESS(13),
      Interrupt_Address(19) => INT_ctrl_interrupt_ADDRESS(12),
      Interrupt_Address(20) => INT_ctrl_interrupt_ADDRESS(11),
      Interrupt_Address(21) => INT_ctrl_interrupt_ADDRESS(10),
      Interrupt_Address(22) => INT_ctrl_interrupt_ADDRESS(9),
      Interrupt_Address(23) => INT_ctrl_interrupt_ADDRESS(8),
      Interrupt_Address(24) => INT_ctrl_interrupt_ADDRESS(7),
      Interrupt_Address(25) => INT_ctrl_interrupt_ADDRESS(6),
      Interrupt_Address(26) => INT_ctrl_interrupt_ADDRESS(5),
      Interrupt_Address(27) => INT_ctrl_interrupt_ADDRESS(4),
      Interrupt_Address(28) => INT_ctrl_interrupt_ADDRESS(3),
      Interrupt_Address(29) => INT_ctrl_interrupt_ADDRESS(2),
      Interrupt_Address(30) => INT_ctrl_interrupt_ADDRESS(1),
      Interrupt_Address(31) => INT_ctrl_interrupt_ADDRESS(0),
      M_AXI_DC_ARADDR(31 downto 0) => microblaze_0_M_AXI_DC_ARADDR(31 downto 0),
      M_AXI_DC_ARBURST(1 downto 0) => microblaze_0_M_AXI_DC_ARBURST(1 downto 0),
      M_AXI_DC_ARCACHE(3 downto 0) => microblaze_0_M_AXI_DC_ARCACHE(3 downto 0),
      M_AXI_DC_ARID(0) => microblaze_0_M_AXI_DC_ARID(0),
      M_AXI_DC_ARLEN(7 downto 0) => microblaze_0_M_AXI_DC_ARLEN(7 downto 0),
      M_AXI_DC_ARLOCK => microblaze_0_M_AXI_DC_ARLOCK,
      M_AXI_DC_ARPROT(2 downto 0) => microblaze_0_M_AXI_DC_ARPROT(2 downto 0),
      M_AXI_DC_ARQOS(3 downto 0) => microblaze_0_M_AXI_DC_ARQOS(3 downto 0),
      M_AXI_DC_ARREADY => microblaze_0_M_AXI_DC_ARREADY,
      M_AXI_DC_ARSIZE(2 downto 0) => microblaze_0_M_AXI_DC_ARSIZE(2 downto 0),
      M_AXI_DC_ARVALID => microblaze_0_M_AXI_DC_ARVALID,
      M_AXI_DC_AWADDR(31 downto 0) => microblaze_0_M_AXI_DC_AWADDR(31 downto 0),
      M_AXI_DC_AWBURST(1 downto 0) => microblaze_0_M_AXI_DC_AWBURST(1 downto 0),
      M_AXI_DC_AWCACHE(3 downto 0) => microblaze_0_M_AXI_DC_AWCACHE(3 downto 0),
      M_AXI_DC_AWID(0) => microblaze_0_M_AXI_DC_AWID(0),
      M_AXI_DC_AWLEN(7 downto 0) => microblaze_0_M_AXI_DC_AWLEN(7 downto 0),
      M_AXI_DC_AWLOCK => microblaze_0_M_AXI_DC_AWLOCK,
      M_AXI_DC_AWPROT(2 downto 0) => microblaze_0_M_AXI_DC_AWPROT(2 downto 0),
      M_AXI_DC_AWQOS(3 downto 0) => microblaze_0_M_AXI_DC_AWQOS(3 downto 0),
      M_AXI_DC_AWREADY => microblaze_0_M_AXI_DC_AWREADY,
      M_AXI_DC_AWSIZE(2 downto 0) => microblaze_0_M_AXI_DC_AWSIZE(2 downto 0),
      M_AXI_DC_AWVALID => microblaze_0_M_AXI_DC_AWVALID,
      M_AXI_DC_BID(0) => microblaze_0_M_AXI_DC_BID(0),
      M_AXI_DC_BREADY => microblaze_0_M_AXI_DC_BREADY,
      M_AXI_DC_BRESP(1 downto 0) => microblaze_0_M_AXI_DC_BRESP(1 downto 0),
      M_AXI_DC_BVALID => microblaze_0_M_AXI_DC_BVALID,
      M_AXI_DC_RDATA(31 downto 0) => microblaze_0_M_AXI_DC_RDATA(31 downto 0),
      M_AXI_DC_RID(0) => microblaze_0_M_AXI_DC_RID(0),
      M_AXI_DC_RLAST => microblaze_0_M_AXI_DC_RLAST,
      M_AXI_DC_RREADY => microblaze_0_M_AXI_DC_RREADY,
      M_AXI_DC_RRESP(1 downto 0) => microblaze_0_M_AXI_DC_RRESP(1 downto 0),
      M_AXI_DC_RVALID => microblaze_0_M_AXI_DC_RVALID,
      M_AXI_DC_WDATA(31 downto 0) => microblaze_0_M_AXI_DC_WDATA(31 downto 0),
      M_AXI_DC_WLAST => microblaze_0_M_AXI_DC_WLAST,
      M_AXI_DC_WREADY => microblaze_0_M_AXI_DC_WREADY,
      M_AXI_DC_WSTRB(3 downto 0) => microblaze_0_M_AXI_DC_WSTRB(3 downto 0),
      M_AXI_DC_WVALID => microblaze_0_M_AXI_DC_WVALID,
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_0_axi_dp_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_0_axi_dp_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_0_axi_dp_ARREADY(0),
      M_AXI_DP_ARVALID => microblaze_0_axi_dp_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_0_axi_dp_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_0_axi_dp_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_0_axi_dp_AWREADY(0),
      M_AXI_DP_AWVALID => microblaze_0_axi_dp_AWVALID,
      M_AXI_DP_BREADY => microblaze_0_axi_dp_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_0_axi_dp_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_0_axi_dp_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => microblaze_0_axi_dp_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_0_axi_dp_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_0_axi_dp_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_0_axi_dp_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => microblaze_0_axi_dp_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_0_axi_dp_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_0_axi_dp_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_0_axi_dp_WVALID,
      M_AXI_IC_ARADDR(31 downto 0) => microblaze_0_M_AXI_IC_ARADDR(31 downto 0),
      M_AXI_IC_ARBURST(1 downto 0) => microblaze_0_M_AXI_IC_ARBURST(1 downto 0),
      M_AXI_IC_ARCACHE(3 downto 0) => microblaze_0_M_AXI_IC_ARCACHE(3 downto 0),
      M_AXI_IC_ARID(0) => microblaze_0_M_AXI_IC_ARID(0),
      M_AXI_IC_ARLEN(7 downto 0) => microblaze_0_M_AXI_IC_ARLEN(7 downto 0),
      M_AXI_IC_ARLOCK => microblaze_0_M_AXI_IC_ARLOCK,
      M_AXI_IC_ARPROT(2 downto 0) => microblaze_0_M_AXI_IC_ARPROT(2 downto 0),
      M_AXI_IC_ARQOS(3 downto 0) => microblaze_0_M_AXI_IC_ARQOS(3 downto 0),
      M_AXI_IC_ARREADY => microblaze_0_M_AXI_IC_ARREADY,
      M_AXI_IC_ARSIZE(2 downto 0) => microblaze_0_M_AXI_IC_ARSIZE(2 downto 0),
      M_AXI_IC_ARVALID => microblaze_0_M_AXI_IC_ARVALID,
      M_AXI_IC_AWADDR(31 downto 0) => microblaze_0_M_AXI_IC_AWADDR(31 downto 0),
      M_AXI_IC_AWBURST(1 downto 0) => microblaze_0_M_AXI_IC_AWBURST(1 downto 0),
      M_AXI_IC_AWCACHE(3 downto 0) => microblaze_0_M_AXI_IC_AWCACHE(3 downto 0),
      M_AXI_IC_AWID(0) => microblaze_0_M_AXI_IC_AWID(0),
      M_AXI_IC_AWLEN(7 downto 0) => microblaze_0_M_AXI_IC_AWLEN(7 downto 0),
      M_AXI_IC_AWLOCK => microblaze_0_M_AXI_IC_AWLOCK,
      M_AXI_IC_AWPROT(2 downto 0) => microblaze_0_M_AXI_IC_AWPROT(2 downto 0),
      M_AXI_IC_AWQOS(3 downto 0) => microblaze_0_M_AXI_IC_AWQOS(3 downto 0),
      M_AXI_IC_AWREADY => microblaze_0_M_AXI_IC_AWREADY,
      M_AXI_IC_AWSIZE(2 downto 0) => microblaze_0_M_AXI_IC_AWSIZE(2 downto 0),
      M_AXI_IC_AWVALID => microblaze_0_M_AXI_IC_AWVALID,
      M_AXI_IC_BID(0) => microblaze_0_M_AXI_IC_BID(0),
      M_AXI_IC_BREADY => microblaze_0_M_AXI_IC_BREADY,
      M_AXI_IC_BRESP(1 downto 0) => microblaze_0_M_AXI_IC_BRESP(1 downto 0),
      M_AXI_IC_BVALID => microblaze_0_M_AXI_IC_BVALID,
      M_AXI_IC_RDATA(31 downto 0) => microblaze_0_M_AXI_IC_RDATA(31 downto 0),
      M_AXI_IC_RID(0) => microblaze_0_M_AXI_IC_RID(0),
      M_AXI_IC_RLAST => microblaze_0_M_AXI_IC_RLAST,
      M_AXI_IC_RREADY => microblaze_0_M_AXI_IC_RREADY,
      M_AXI_IC_RRESP(1 downto 0) => microblaze_0_M_AXI_IC_RRESP(1 downto 0),
      M_AXI_IC_RVALID => microblaze_0_M_AXI_IC_RVALID,
      M_AXI_IC_WDATA(31 downto 0) => microblaze_0_M_AXI_IC_WDATA(31 downto 0),
      M_AXI_IC_WLAST => microblaze_0_M_AXI_IC_WLAST,
      M_AXI_IC_WREADY => microblaze_0_M_AXI_IC_WREADY,
      M_AXI_IC_WSTRB(3 downto 0) => microblaze_0_M_AXI_IC_WSTRB(3 downto 0),
      M_AXI_IC_WVALID => microblaze_0_M_AXI_IC_WVALID,
      Read_Strobe => microblaze_0_dlmb_1_READSTROBE,
      Reset => rst_mig_7series_0_100M_mb_reset,
      Write_Strobe => microblaze_0_dlmb_1_WRITESTROBE
    );
microblaze_0_axi_periph: entity work.msys_microblaze_0_axi_periph_0
     port map (
      ACLK => microblaze_0_Clk_100MHz,
      ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M00_ACLK => microblaze_0_Clk_100MHz,
      M00_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arready(0) => microblaze_0_axi_periph_M00_AXI_ARREADY(0),
      M00_AXI_arvalid(0) => microblaze_0_axi_periph_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awready(0) => microblaze_0_axi_periph_M00_AXI_AWREADY(0),
      M00_AXI_awvalid(0) => microblaze_0_axi_periph_M00_AXI_AWVALID(0),
      M00_AXI_bready(0) => microblaze_0_axi_periph_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_0_axi_periph_M00_AXI_BVALID(0),
      M00_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_0_axi_periph_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_0_axi_periph_M00_AXI_RVALID(0),
      M00_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_0_axi_periph_M00_AXI_WREADY(0),
      M00_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_0_axi_periph_M00_AXI_WVALID(0),
      M01_ACLK => microblaze_0_Clk_100MHz,
      M01_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arready(0) => microblaze_0_axi_periph_M01_AXI_ARREADY,
      M01_AXI_arvalid(0) => microblaze_0_axi_periph_M01_AXI_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awready(0) => microblaze_0_axi_periph_M01_AXI_AWREADY,
      M01_AXI_awvalid(0) => microblaze_0_axi_periph_M01_AXI_AWVALID(0),
      M01_AXI_bready(0) => microblaze_0_axi_periph_M01_AXI_BREADY(0),
      M01_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => microblaze_0_axi_periph_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready(0) => microblaze_0_axi_periph_M01_AXI_RREADY(0),
      M01_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => microblaze_0_axi_periph_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready(0) => microblaze_0_axi_periph_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => microblaze_0_axi_periph_M01_AXI_WVALID(0),
      M02_ACLK => microblaze_0_Clk_100MHz,
      M02_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M02_AXI_ARADDR(31 downto 0),
      M02_AXI_arready(0) => microblaze_0_axi_periph_M02_AXI_ARREADY(0),
      M02_AXI_arvalid(0) => microblaze_0_axi_periph_M02_AXI_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M02_AXI_AWADDR(31 downto 0),
      M02_AXI_awready(0) => microblaze_0_axi_periph_M02_AXI_AWREADY(0),
      M02_AXI_awvalid(0) => microblaze_0_axi_periph_M02_AXI_AWVALID(0),
      M02_AXI_bready(0) => microblaze_0_axi_periph_M02_AXI_BREADY(0),
      M02_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => microblaze_0_axi_periph_M02_AXI_BVALID(0),
      M02_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready(0) => microblaze_0_axi_periph_M02_AXI_RREADY(0),
      M02_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => microblaze_0_axi_periph_M02_AXI_RVALID(0),
      M02_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready(0) => microblaze_0_axi_periph_M02_AXI_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => microblaze_0_axi_periph_M02_AXI_WVALID(0),
      M03_ACLK => mig_7series_0_ui_addn_clk_2_50MHz,
      M03_ARESETN => rst_mig_7series_0_50M_peripheral_aresetn(0),
      M03_AXI_araddr(6 downto 0) => microblaze_0_axi_periph_M03_AXI_ARADDR(6 downto 0),
      M03_AXI_arready => microblaze_0_axi_periph_M03_AXI_ARREADY,
      M03_AXI_arvalid => microblaze_0_axi_periph_M03_AXI_ARVALID,
      M03_AXI_awaddr(6 downto 0) => microblaze_0_axi_periph_M03_AXI_AWADDR(6 downto 0),
      M03_AXI_awready => microblaze_0_axi_periph_M03_AXI_AWREADY,
      M03_AXI_awvalid => microblaze_0_axi_periph_M03_AXI_AWVALID,
      M03_AXI_bready => microblaze_0_axi_periph_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => microblaze_0_axi_periph_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => microblaze_0_axi_periph_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => microblaze_0_axi_periph_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => microblaze_0_axi_periph_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => microblaze_0_axi_periph_M03_AXI_WVALID,
      M04_ACLK => microblaze_0_Clk_100MHz,
      M04_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M04_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M04_AXI_ARADDR(31 downto 0),
      M04_AXI_arready => microblaze_0_axi_periph_M04_AXI_ARREADY,
      M04_AXI_arvalid => microblaze_0_axi_periph_M04_AXI_ARVALID,
      M04_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awready => microblaze_0_axi_periph_M04_AXI_AWREADY,
      M04_AXI_awvalid => microblaze_0_axi_periph_M04_AXI_AWVALID,
      M04_AXI_bready => microblaze_0_axi_periph_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => microblaze_0_axi_periph_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => microblaze_0_axi_periph_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => microblaze_0_axi_periph_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => microblaze_0_axi_periph_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => microblaze_0_axi_periph_M04_AXI_WVALID,
      M05_ACLK => microblaze_0_Clk_100MHz,
      M05_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M05_AXI_araddr(12 downto 0) => microblaze_0_axi_periph_M05_AXI_ARADDR(12 downto 0),
      M05_AXI_arburst(1 downto 0) => microblaze_0_axi_periph_M05_AXI_ARBURST(1 downto 0),
      M05_AXI_arcache(3 downto 0) => microblaze_0_axi_periph_M05_AXI_ARCACHE(3 downto 0),
      M05_AXI_arlen(7 downto 0) => microblaze_0_axi_periph_M05_AXI_ARLEN(7 downto 0),
      M05_AXI_arready => microblaze_0_axi_periph_M05_AXI_ARREADY,
      M05_AXI_arsize(2 downto 0) => microblaze_0_axi_periph_M05_AXI_ARSIZE(2 downto 0),
      M05_AXI_arvalid => microblaze_0_axi_periph_M05_AXI_ARVALID,
      M05_AXI_awaddr(12 downto 0) => microblaze_0_axi_periph_M05_AXI_AWADDR(12 downto 0),
      M05_AXI_awburst(1 downto 0) => microblaze_0_axi_periph_M05_AXI_AWBURST(1 downto 0),
      M05_AXI_awcache(3 downto 0) => microblaze_0_axi_periph_M05_AXI_AWCACHE(3 downto 0),
      M05_AXI_awlen(7 downto 0) => microblaze_0_axi_periph_M05_AXI_AWLEN(7 downto 0),
      M05_AXI_awready => microblaze_0_axi_periph_M05_AXI_AWREADY,
      M05_AXI_awsize(2 downto 0) => microblaze_0_axi_periph_M05_AXI_AWSIZE(2 downto 0),
      M05_AXI_awvalid => microblaze_0_axi_periph_M05_AXI_AWVALID,
      M05_AXI_bready => microblaze_0_axi_periph_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => microblaze_0_axi_periph_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rlast => microblaze_0_axi_periph_M05_AXI_RLAST,
      M05_AXI_rready => microblaze_0_axi_periph_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => microblaze_0_axi_periph_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wlast => microblaze_0_axi_periph_M05_AXI_WLAST,
      M05_AXI_wready => microblaze_0_axi_periph_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => microblaze_0_axi_periph_M05_AXI_WVALID,
      M06_ACLK => microblaze_0_Clk_100MHz,
      M06_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M06_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M06_AXI_ARADDR(31 downto 0),
      M06_AXI_arready(0) => microblaze_0_axi_periph_M06_AXI_ARREADY(0),
      M06_AXI_arvalid(0) => microblaze_0_axi_periph_M06_AXI_ARVALID(0),
      M06_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M06_AXI_AWADDR(31 downto 0),
      M06_AXI_awready(0) => microblaze_0_axi_periph_M06_AXI_AWREADY(0),
      M06_AXI_awvalid(0) => microblaze_0_axi_periph_M06_AXI_AWVALID(0),
      M06_AXI_bready(0) => microblaze_0_axi_periph_M06_AXI_BREADY(0),
      M06_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid(0) => microblaze_0_axi_periph_M06_AXI_BVALID(0),
      M06_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready(0) => microblaze_0_axi_periph_M06_AXI_RREADY(0),
      M06_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid(0) => microblaze_0_axi_periph_M06_AXI_RVALID(0),
      M06_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready(0) => microblaze_0_axi_periph_M06_AXI_WREADY(0),
      M06_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid(0) => microblaze_0_axi_periph_M06_AXI_WVALID(0),
      M07_ACLK => microblaze_0_Clk_100MHz,
      M07_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M07_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M07_AXI_ARADDR(31 downto 0),
      M07_AXI_arready(0) => microblaze_0_axi_periph_M07_AXI_ARREADY,
      M07_AXI_arvalid(0) => microblaze_0_axi_periph_M07_AXI_ARVALID(0),
      M07_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M07_AXI_AWADDR(31 downto 0),
      M07_AXI_awready(0) => microblaze_0_axi_periph_M07_AXI_AWREADY,
      M07_AXI_awvalid(0) => microblaze_0_axi_periph_M07_AXI_AWVALID(0),
      M07_AXI_bready(0) => microblaze_0_axi_periph_M07_AXI_BREADY(0),
      M07_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid(0) => microblaze_0_axi_periph_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready(0) => microblaze_0_axi_periph_M07_AXI_RREADY(0),
      M07_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid(0) => microblaze_0_axi_periph_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready(0) => microblaze_0_axi_periph_M07_AXI_WREADY,
      M07_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid(0) => microblaze_0_axi_periph_M07_AXI_WVALID(0),
      M08_ACLK => microblaze_0_Clk_100MHz,
      M08_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M08_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M08_AXI_ARADDR(31 downto 0),
      M08_AXI_arready(0) => microblaze_0_axi_periph_M08_AXI_ARREADY(0),
      M08_AXI_arvalid(0) => microblaze_0_axi_periph_M08_AXI_ARVALID(0),
      M08_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M08_AXI_AWADDR(31 downto 0),
      M08_AXI_awready(0) => microblaze_0_axi_periph_M08_AXI_AWREADY(0),
      M08_AXI_awvalid(0) => microblaze_0_axi_periph_M08_AXI_AWVALID(0),
      M08_AXI_bready(0) => microblaze_0_axi_periph_M08_AXI_BREADY(0),
      M08_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid(0) => microblaze_0_axi_periph_M08_AXI_BVALID(0),
      M08_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready(0) => microblaze_0_axi_periph_M08_AXI_RREADY(0),
      M08_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid(0) => microblaze_0_axi_periph_M08_AXI_RVALID(0),
      M08_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready(0) => microblaze_0_axi_periph_M08_AXI_WREADY(0),
      M08_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid(0) => microblaze_0_axi_periph_M08_AXI_WVALID(0),
      M09_ACLK => microblaze_0_Clk_100MHz,
      M09_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M09_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M09_AXI_ARADDR(31 downto 0),
      M09_AXI_arready(0) => microblaze_0_axi_periph_M09_AXI_ARREADY(0),
      M09_AXI_arvalid(0) => microblaze_0_axi_periph_M09_AXI_ARVALID(0),
      M09_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M09_AXI_AWADDR(31 downto 0),
      M09_AXI_awready(0) => microblaze_0_axi_periph_M09_AXI_AWREADY(0),
      M09_AXI_awvalid(0) => microblaze_0_axi_periph_M09_AXI_AWVALID(0),
      M09_AXI_bready(0) => microblaze_0_axi_periph_M09_AXI_BREADY(0),
      M09_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid(0) => microblaze_0_axi_periph_M09_AXI_BVALID(0),
      M09_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready(0) => microblaze_0_axi_periph_M09_AXI_RREADY(0),
      M09_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid(0) => microblaze_0_axi_periph_M09_AXI_RVALID(0),
      M09_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready(0) => microblaze_0_axi_periph_M09_AXI_WREADY(0),
      M09_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid(0) => microblaze_0_axi_periph_M09_AXI_WVALID(0),
      M10_ACLK => microblaze_0_Clk_100MHz,
      M10_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M10_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M10_AXI_ARADDR(31 downto 0),
      M10_AXI_arready => microblaze_0_axi_periph_M10_AXI_ARREADY,
      M10_AXI_arvalid => microblaze_0_axi_periph_M10_AXI_ARVALID,
      M10_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M10_AXI_AWADDR(31 downto 0),
      M10_AXI_awready => microblaze_0_axi_periph_M10_AXI_AWREADY,
      M10_AXI_awvalid => microblaze_0_axi_periph_M10_AXI_AWVALID,
      M10_AXI_bready => microblaze_0_axi_periph_M10_AXI_BREADY,
      M10_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M10_AXI_BRESP(1 downto 0),
      M10_AXI_bvalid => microblaze_0_axi_periph_M10_AXI_BVALID,
      M10_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M10_AXI_RDATA(31 downto 0),
      M10_AXI_rready => microblaze_0_axi_periph_M10_AXI_RREADY,
      M10_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M10_AXI_RRESP(1 downto 0),
      M10_AXI_rvalid => microblaze_0_axi_periph_M10_AXI_RVALID,
      M10_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M10_AXI_WDATA(31 downto 0),
      M10_AXI_wready => microblaze_0_axi_periph_M10_AXI_WREADY,
      M10_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M10_AXI_WSTRB(3 downto 0),
      M10_AXI_wvalid => microblaze_0_axi_periph_M10_AXI_WVALID,
      M11_ACLK => microblaze_0_Clk_100MHz,
      M11_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M11_AXI_araddr(31 downto 0) => S_AXI_spi_0_ARADDR(31 downto 0),
      M11_AXI_arready(0) => S_AXI_spi_0_ARREADY(0),
      M11_AXI_arvalid(0) => S_AXI_spi_0_ARVALID(0),
      M11_AXI_awaddr(31 downto 0) => S_AXI_spi_0_AWADDR(31 downto 0),
      M11_AXI_awready(0) => S_AXI_spi_0_AWREADY(0),
      M11_AXI_awvalid(0) => S_AXI_spi_0_AWVALID(0),
      M11_AXI_bready(0) => S_AXI_spi_0_BREADY(0),
      M11_AXI_bresp(1 downto 0) => S_AXI_spi_0_BRESP(1 downto 0),
      M11_AXI_bvalid(0) => S_AXI_spi_0_BVALID(0),
      M11_AXI_rdata(31 downto 0) => S_AXI_spi_0_RDATA(31 downto 0),
      M11_AXI_rready(0) => S_AXI_spi_0_RREADY(0),
      M11_AXI_rresp(1 downto 0) => S_AXI_spi_0_RRESP(1 downto 0),
      M11_AXI_rvalid(0) => S_AXI_spi_0_RVALID(0),
      M11_AXI_wdata(31 downto 0) => S_AXI_spi_0_WDATA(31 downto 0),
      M11_AXI_wready(0) => S_AXI_spi_0_WREADY(0),
      M11_AXI_wstrb(3 downto 0) => S_AXI_spi_0_WSTRB(3 downto 0),
      M11_AXI_wvalid(0) => S_AXI_spi_0_WVALID(0),
      M12_ACLK => microblaze_0_Clk_100MHz,
      M12_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M12_AXI_araddr(31 downto 0) => S_AXI_gpio_0_ARADDR(31 downto 0),
      M12_AXI_arready(0) => S_AXI_gpio_0_ARREADY(0),
      M12_AXI_arvalid(0) => S_AXI_gpio_0_ARVALID(0),
      M12_AXI_awaddr(31 downto 0) => S_AXI_gpio_0_AWADDR(31 downto 0),
      M12_AXI_awready(0) => S_AXI_gpio_0_AWREADY(0),
      M12_AXI_awvalid(0) => S_AXI_gpio_0_AWVALID(0),
      M12_AXI_bready(0) => S_AXI_gpio_0_BREADY(0),
      M12_AXI_bresp(1 downto 0) => S_AXI_gpio_0_BRESP(1 downto 0),
      M12_AXI_bvalid(0) => S_AXI_gpio_0_BVALID(0),
      M12_AXI_rdata(31 downto 0) => S_AXI_gpio_0_RDATA(31 downto 0),
      M12_AXI_rready(0) => S_AXI_gpio_0_RREADY(0),
      M12_AXI_rresp(1 downto 0) => S_AXI_gpio_0_RRESP(1 downto 0),
      M12_AXI_rvalid(0) => S_AXI_gpio_0_RVALID(0),
      M12_AXI_wdata(31 downto 0) => S_AXI_gpio_0_WDATA(31 downto 0),
      M12_AXI_wready(0) => S_AXI_gpio_0_WREADY(0),
      M12_AXI_wstrb(3 downto 0) => S_AXI_gpio_0_WSTRB(3 downto 0),
      M12_AXI_wvalid(0) => S_AXI_gpio_0_WVALID(0),
      M13_ACLK => microblaze_0_Clk_100MHz,
      M13_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M13_AXI_araddr(31 downto 0) => S_AXI_dds_0_ARADDR(31 downto 0),
      M13_AXI_arready(0) => S_AXI_dds_0_ARREADY(0),
      M13_AXI_arvalid(0) => S_AXI_dds_0_ARVALID(0),
      M13_AXI_awaddr(31 downto 0) => S_AXI_dds_0_AWADDR(31 downto 0),
      M13_AXI_awready(0) => S_AXI_dds_0_AWREADY(0),
      M13_AXI_awvalid(0) => S_AXI_dds_0_AWVALID(0),
      M13_AXI_bready(0) => S_AXI_dds_0_BREADY(0),
      M13_AXI_bresp(1 downto 0) => S_AXI_dds_0_BRESP(1 downto 0),
      M13_AXI_bvalid(0) => S_AXI_dds_0_BVALID(0),
      M13_AXI_rdata(31 downto 0) => S_AXI_dds_0_RDATA(31 downto 0),
      M13_AXI_rready(0) => S_AXI_dds_0_RREADY(0),
      M13_AXI_rresp(1 downto 0) => S_AXI_dds_0_RRESP(1 downto 0),
      M13_AXI_rvalid(0) => S_AXI_dds_0_RVALID(0),
      M13_AXI_wdata(31 downto 0) => S_AXI_dds_0_WDATA(31 downto 0),
      M13_AXI_wready(0) => S_AXI_dds_0_WREADY(0),
      M13_AXI_wstrb(3 downto 0) => S_AXI_dds_0_WSTRB(3 downto 0),
      M13_AXI_wvalid(0) => S_AXI_dds_0_WVALID(0),
      M14_ACLK => microblaze_0_Clk_100MHz,
      M14_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M14_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M14_AXI_ARADDR(31 downto 0),
      M14_AXI_arready => microblaze_0_axi_periph_M14_AXI_ARREADY,
      M14_AXI_arvalid => microblaze_0_axi_periph_M14_AXI_ARVALID,
      M14_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M14_AXI_AWADDR(31 downto 0),
      M14_AXI_awready => microblaze_0_axi_periph_M14_AXI_AWREADY,
      M14_AXI_awvalid => microblaze_0_axi_periph_M14_AXI_AWVALID,
      M14_AXI_bready => microblaze_0_axi_periph_M14_AXI_BREADY,
      M14_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid => microblaze_0_axi_periph_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready => microblaze_0_axi_periph_M14_AXI_RREADY,
      M14_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid => microblaze_0_axi_periph_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready => microblaze_0_axi_periph_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid => microblaze_0_axi_periph_M14_AXI_WVALID,
      M15_ACLK => microblaze_0_Clk_100MHz,
      M15_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M15_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M15_AXI_ARADDR(31 downto 0),
      M15_AXI_arready => microblaze_0_axi_periph_M15_AXI_ARREADY,
      M15_AXI_arvalid => microblaze_0_axi_periph_M15_AXI_ARVALID,
      M15_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M15_AXI_AWADDR(31 downto 0),
      M15_AXI_awready => microblaze_0_axi_periph_M15_AXI_AWREADY,
      M15_AXI_awvalid => microblaze_0_axi_periph_M15_AXI_AWVALID,
      M15_AXI_bready => microblaze_0_axi_periph_M15_AXI_BREADY,
      M15_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M15_AXI_BRESP(1 downto 0),
      M15_AXI_bvalid => microblaze_0_axi_periph_M15_AXI_BVALID,
      M15_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M15_AXI_RDATA(31 downto 0),
      M15_AXI_rready => microblaze_0_axi_periph_M15_AXI_RREADY,
      M15_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M15_AXI_RRESP(1 downto 0),
      M15_AXI_rvalid => microblaze_0_axi_periph_M15_AXI_RVALID,
      M15_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M15_AXI_WDATA(31 downto 0),
      M15_AXI_wready => microblaze_0_axi_periph_M15_AXI_WREADY,
      M15_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M15_AXI_WSTRB(3 downto 0),
      M15_AXI_wvalid => microblaze_0_axi_periph_M15_AXI_WVALID,
      M16_ACLK => microblaze_0_Clk_100MHz,
      M16_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M16_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M16_AXI_ARADDR(31 downto 0),
      M16_AXI_arready => microblaze_0_axi_periph_M16_AXI_ARREADY,
      M16_AXI_arvalid => microblaze_0_axi_periph_M16_AXI_ARVALID,
      M16_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M16_AXI_AWADDR(31 downto 0),
      M16_AXI_awready => microblaze_0_axi_periph_M16_AXI_AWREADY,
      M16_AXI_awvalid => microblaze_0_axi_periph_M16_AXI_AWVALID,
      M16_AXI_bready => microblaze_0_axi_periph_M16_AXI_BREADY,
      M16_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M16_AXI_BRESP(1 downto 0),
      M16_AXI_bvalid => microblaze_0_axi_periph_M16_AXI_BVALID,
      M16_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M16_AXI_RDATA(31 downto 0),
      M16_AXI_rready => microblaze_0_axi_periph_M16_AXI_RREADY,
      M16_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M16_AXI_RRESP(1 downto 0),
      M16_AXI_rvalid => microblaze_0_axi_periph_M16_AXI_RVALID,
      M16_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M16_AXI_WDATA(31 downto 0),
      M16_AXI_wready => microblaze_0_axi_periph_M16_AXI_WREADY,
      M16_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M16_AXI_WSTRB(3 downto 0),
      M16_AXI_wvalid => microblaze_0_axi_periph_M16_AXI_WVALID,
      M17_ACLK => microblaze_0_Clk_100MHz,
      M17_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M17_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M17_AXI_ARADDR(31 downto 0),
      M17_AXI_arready => microblaze_0_axi_periph_M17_AXI_ARREADY,
      M17_AXI_arvalid => microblaze_0_axi_periph_M17_AXI_ARVALID,
      M17_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M17_AXI_AWADDR(31 downto 0),
      M17_AXI_awready => microblaze_0_axi_periph_M17_AXI_AWREADY,
      M17_AXI_awvalid => microblaze_0_axi_periph_M17_AXI_AWVALID,
      M17_AXI_bready => microblaze_0_axi_periph_M17_AXI_BREADY,
      M17_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M17_AXI_BRESP(1 downto 0),
      M17_AXI_bvalid => microblaze_0_axi_periph_M17_AXI_BVALID,
      M17_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M17_AXI_RDATA(31 downto 0),
      M17_AXI_rready => microblaze_0_axi_periph_M17_AXI_RREADY,
      M17_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M17_AXI_RRESP(1 downto 0),
      M17_AXI_rvalid => microblaze_0_axi_periph_M17_AXI_RVALID,
      M17_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M17_AXI_WDATA(31 downto 0),
      M17_AXI_wready => microblaze_0_axi_periph_M17_AXI_WREADY,
      M17_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M17_AXI_WSTRB(3 downto 0),
      M17_AXI_wvalid => microblaze_0_axi_periph_M17_AXI_WVALID,
      M18_ACLK => cfgmclk_pll_50MHz,
      M18_ARESETN => BOOT_PLL_peripheral_aresetn(0),
      M18_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M18_AXI_ARADDR(31 downto 0),
      M18_AXI_arprot(2 downto 0) => microblaze_0_axi_periph_M18_AXI_ARPROT(2 downto 0),
      M18_AXI_arready(0) => microblaze_0_axi_periph_M18_AXI_ARREADY(0),
      M18_AXI_arvalid(0) => microblaze_0_axi_periph_M18_AXI_ARVALID(0),
      M18_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M18_AXI_AWADDR(31 downto 0),
      M18_AXI_awprot(2 downto 0) => microblaze_0_axi_periph_M18_AXI_AWPROT(2 downto 0),
      M18_AXI_awready(0) => microblaze_0_axi_periph_M18_AXI_AWREADY(0),
      M18_AXI_awvalid(0) => microblaze_0_axi_periph_M18_AXI_AWVALID(0),
      M18_AXI_bready(0) => microblaze_0_axi_periph_M18_AXI_BREADY(0),
      M18_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M18_AXI_BRESP(1 downto 0),
      M18_AXI_bvalid(0) => microblaze_0_axi_periph_M18_AXI_BVALID(0),
      M18_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M18_AXI_RDATA(31 downto 0),
      M18_AXI_rready(0) => microblaze_0_axi_periph_M18_AXI_RREADY(0),
      M18_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M18_AXI_RRESP(1 downto 0),
      M18_AXI_rvalid(0) => microblaze_0_axi_periph_M18_AXI_RVALID(0),
      M18_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M18_AXI_WDATA(31 downto 0),
      M18_AXI_wready(0) => microblaze_0_axi_periph_M18_AXI_WREADY(0),
      M18_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M18_AXI_WSTRB(3 downto 0),
      M18_AXI_wvalid(0) => microblaze_0_axi_periph_M18_AXI_WVALID(0),
      M19_ACLK => microblaze_0_Clk_100MHz,
      M19_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M19_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M19_AXI_ARADDR(31 downto 0),
      M19_AXI_arready(0) => microblaze_0_axi_periph_M19_AXI_ARREADY(0),
      M19_AXI_arvalid(0) => microblaze_0_axi_periph_M19_AXI_ARVALID(0),
      M19_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M19_AXI_AWADDR(31 downto 0),
      M19_AXI_awready(0) => microblaze_0_axi_periph_M19_AXI_AWREADY(0),
      M19_AXI_awvalid(0) => microblaze_0_axi_periph_M19_AXI_AWVALID(0),
      M19_AXI_bready(0) => microblaze_0_axi_periph_M19_AXI_BREADY(0),
      M19_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M19_AXI_BRESP(1 downto 0),
      M19_AXI_bvalid(0) => microblaze_0_axi_periph_M19_AXI_BVALID(0),
      M19_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M19_AXI_RDATA(31 downto 0),
      M19_AXI_rready(0) => microblaze_0_axi_periph_M19_AXI_RREADY(0),
      M19_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M19_AXI_RRESP(1 downto 0),
      M19_AXI_rvalid(0) => microblaze_0_axi_periph_M19_AXI_RVALID(0),
      M19_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M19_AXI_WDATA(31 downto 0),
      M19_AXI_wready(0) => microblaze_0_axi_periph_M19_AXI_WREADY(0),
      M19_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M19_AXI_WSTRB(3 downto 0),
      M19_AXI_wvalid(0) => microblaze_0_axi_periph_M19_AXI_WVALID(0),
      M20_ACLK => microblaze_0_Clk_100MHz,
      M20_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      M20_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M20_AXI_ARADDR(31 downto 0),
      M20_AXI_arready(0) => microblaze_0_axi_periph_M20_AXI_ARREADY(0),
      M20_AXI_arvalid(0) => microblaze_0_axi_periph_M20_AXI_ARVALID(0),
      M20_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M20_AXI_AWADDR(31 downto 0),
      M20_AXI_awready(0) => microblaze_0_axi_periph_M20_AXI_AWREADY(0),
      M20_AXI_awvalid(0) => microblaze_0_axi_periph_M20_AXI_AWVALID(0),
      M20_AXI_bready(0) => microblaze_0_axi_periph_M20_AXI_BREADY(0),
      M20_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M20_AXI_BRESP(1 downto 0),
      M20_AXI_bvalid(0) => microblaze_0_axi_periph_M20_AXI_BVALID(0),
      M20_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M20_AXI_RDATA(31 downto 0),
      M20_AXI_rready(0) => microblaze_0_axi_periph_M20_AXI_RREADY(0),
      M20_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M20_AXI_RRESP(1 downto 0),
      M20_AXI_rvalid(0) => microblaze_0_axi_periph_M20_AXI_RVALID(0),
      M20_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M20_AXI_WDATA(31 downto 0),
      M20_AXI_wready(0) => microblaze_0_axi_periph_M20_AXI_WREADY(0),
      M20_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M20_AXI_WSTRB(3 downto 0),
      M20_AXI_wvalid(0) => microblaze_0_axi_periph_M20_AXI_WVALID(0),
      S00_ACLK => microblaze_0_Clk_100MHz,
      S00_ARESETN => rst_mig_7series_0_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_0_axi_dp_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_0_axi_dp_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_0_axi_dp_ARREADY(0),
      S00_AXI_arvalid(0) => microblaze_0_axi_dp_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_0_axi_dp_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_0_axi_dp_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_0_axi_dp_AWREADY(0),
      S00_AXI_awvalid(0) => microblaze_0_axi_dp_AWVALID,
      S00_AXI_bready(0) => microblaze_0_axi_dp_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_0_axi_dp_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_0_axi_dp_BVALID(0),
      S00_AXI_rdata(31 downto 0) => microblaze_0_axi_dp_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_0_axi_dp_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_0_axi_dp_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_0_axi_dp_RVALID(0),
      S00_AXI_wdata(31 downto 0) => microblaze_0_axi_dp_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_0_axi_dp_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => microblaze_0_axi_dp_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_0_axi_dp_WVALID
    );
microblaze_0_local_memory: entity work.microblaze_0_local_memory_imp_17WFGJG
     port map (
      DLMB_abus(0 to 31) => microblaze_0_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_0_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_0_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_0_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_0_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_0_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_0_dlmb_1_READY,
      DLMB_ue => microblaze_0_dlmb_1_UE,
      DLMB_wait => microblaze_0_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_0_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_0_dlmb_1_WRITESTROBE,
      ILMB_abus(0 to 31) => microblaze_0_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_0_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_0_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_0_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_0_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_0_ilmb_1_READY,
      ILMB_ue => microblaze_0_ilmb_1_UE,
      ILMB_wait => microblaze_0_ilmb_1_WAIT,
      LMB_Clk => microblaze_0_Clk_100MHz,
      SYS_Rst => rst_mig_7series_0_100M_bus_struct_reset(0),
      mdm_USER2_0_microblaze_LMB_1_in_abus(0 to 31) => mdm_USER2_0_microblaze_LMB_1_ABUS(0 to 31),
      mdm_USER2_0_microblaze_LMB_1_in_addrstrobe => mdm_USER2_0_microblaze_LMB_1_ADDRSTROBE,
      mdm_USER2_0_microblaze_LMB_1_in_be(0 to 3) => mdm_USER2_0_microblaze_LMB_1_BE(0 to 3),
      mdm_USER2_0_microblaze_LMB_1_in_ce => mdm_USER2_0_microblaze_LMB_1_CE,
      mdm_USER2_0_microblaze_LMB_1_in_readdbus(0 to 31) => mdm_USER2_0_microblaze_LMB_1_READDBUS(0 to 31),
      mdm_USER2_0_microblaze_LMB_1_in_readstrobe => mdm_USER2_0_microblaze_LMB_1_READSTROBE,
      mdm_USER2_0_microblaze_LMB_1_in_ready => mdm_USER2_0_microblaze_LMB_1_READY,
      mdm_USER2_0_microblaze_LMB_1_in_ue => mdm_USER2_0_microblaze_LMB_1_UE,
      mdm_USER2_0_microblaze_LMB_1_in_wait => mdm_USER2_0_microblaze_LMB_1_WAIT,
      mdm_USER2_0_microblaze_LMB_1_in_writedbus(0 to 31) => mdm_USER2_0_microblaze_LMB_1_WRITEDBUS(0 to 31),
      mdm_USER2_0_microblaze_LMB_1_in_writestrobe => mdm_USER2_0_microblaze_LMB_1_WRITESTROBE
    );
mig_7series_0: component msys_mig_7series_0_0
     port map (
      aresetn => BOOT_PLL_interconnect_aresetn(0),
      clk_ref_i => mig_7series_0_ui_addn_clk_0_200MHz,
      ddr3_addr(14 downto 0) => mig_7series_0_DDR3_ADDR(14 downto 0),
      ddr3_ba(2 downto 0) => mig_7series_0_DDR3_BA(2 downto 0),
      ddr3_cas_n => mig_7series_0_DDR3_CAS_N,
      ddr3_ck_n(0) => mig_7series_0_DDR3_CK_N(0),
      ddr3_ck_p(0) => mig_7series_0_DDR3_CK_P(0),
      ddr3_cke(0) => mig_7series_0_DDR3_CKE(0),
      ddr3_cs_n(0) => mig_7series_0_DDR3_CS_N(0),
      ddr3_dm(3 downto 0) => mig_7series_0_DDR3_DM(3 downto 0),
      ddr3_dq(31 downto 0) => DDR3_SDRAM_dq(31 downto 0),
      ddr3_dqs_n(3 downto 0) => DDR3_SDRAM_dqs_n(3 downto 0),
      ddr3_dqs_p(3 downto 0) => DDR3_SDRAM_dqs_p(3 downto 0),
      ddr3_odt(0) => mig_7series_0_DDR3_ODT(0),
      ddr3_ras_n => mig_7series_0_DDR3_RAS_N,
      ddr3_reset_n => mig_7series_0_DDR3_RESET_N,
      ddr3_we_n => mig_7series_0_DDR3_WE_N,
      init_calib_complete => mig_7series_0_init_calib_complete,
      mmcm_locked => mig_7series_0_mmcm_locked,
      s_axi_araddr(29 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(29 downto 0),
      s_axi_arburst(1 downto 0) => axi_interconnect_0_M00_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => axi_interconnect_0_M00_AXI_ARCACHE(3 downto 0),
      s_axi_arid(0) => axi_interconnect_0_M00_AXI_ARID(0),
      s_axi_arlen(7 downto 0) => axi_interconnect_0_M00_AXI_ARLEN(7 downto 0),
      s_axi_arlock => axi_interconnect_0_M00_AXI_ARLOCK(0),
      s_axi_arprot(2 downto 0) => axi_interconnect_0_M00_AXI_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => axi_interconnect_0_M00_AXI_ARQOS(3 downto 0),
      s_axi_arready => axi_interconnect_0_M00_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => axi_interconnect_0_M00_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => axi_interconnect_0_M00_AXI_ARVALID(0),
      s_axi_awaddr(29 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(29 downto 0),
      s_axi_awburst(1 downto 0) => axi_interconnect_0_M00_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => axi_interconnect_0_M00_AXI_AWCACHE(3 downto 0),
      s_axi_awid(0) => axi_interconnect_0_M00_AXI_AWID(0),
      s_axi_awlen(7 downto 0) => axi_interconnect_0_M00_AXI_AWLEN(7 downto 0),
      s_axi_awlock => axi_interconnect_0_M00_AXI_AWLOCK(0),
      s_axi_awprot(2 downto 0) => axi_interconnect_0_M00_AXI_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => axi_interconnect_0_M00_AXI_AWQOS(3 downto 0),
      s_axi_awready => axi_interconnect_0_M00_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => axi_interconnect_0_M00_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => axi_interconnect_0_M00_AXI_AWVALID(0),
      s_axi_bid(0) => axi_interconnect_0_M00_AXI_BID(0),
      s_axi_bready => axi_interconnect_0_M00_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      s_axi_rid(0) => axi_interconnect_0_M00_AXI_RID(0),
      s_axi_rlast => axi_interconnect_0_M00_AXI_RLAST,
      s_axi_rready => axi_interconnect_0_M00_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      s_axi_wlast => axi_interconnect_0_M00_AXI_WLAST(0),
      s_axi_wready => axi_interconnect_0_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M00_AXI_WVALID(0),
      sys_clk_n => CLK3_50MHz_mig_diff_0_CLK_N,
      sys_clk_p => CLK3_50MHz_mig_diff_0_CLK_P,
      sys_rst => SC0712_0_reset_out,
      ui_addn_clk_0 => mig_7series_0_ui_addn_clk_0_200MHz,
      ui_addn_clk_1 => mig_7series_0_ui_addn_clk_1_100MHz,
      ui_addn_clk_2 => mig_7series_0_ui_addn_clk_2_50MHz,
      ui_clk => microblaze_0_Clk_100MHz,
      ui_clk_sync_rst => \^mig_7series_0_ui_clk_sync_rst\
    );
rst_mig_7series_0_100M: component msys_rst_mig_7series_0_100M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => rst_mig_7series_0_100M_bus_struct_reset(0),
      dcm_locked => mig_7series_0_mmcm_locked,
      ext_reset_in => \^mig_7series_0_ui_clk_sync_rst\,
      interconnect_aresetn(0) => ARESETN_1(0),
      mb_debug_sys_rst => '0',
      mb_reset => rst_mig_7series_0_100M_mb_reset,
      peripheral_aresetn(0) => rst_mig_7series_0_100M_peripheral_aresetn(0),
      peripheral_reset(0) => rst_mig_7series_0_100M_peripheral_reset(0),
      slowest_sync_clk => microblaze_0_Clk_100MHz
    );
rst_mig_7series_0_50M: component msys_rst_mig_7series_0_50M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_mig_7series_0_50M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => mig_7series_0_mmcm_locked,
      ext_reset_in => \^mig_7series_0_ui_clk_sync_rst\,
      interconnect_aresetn(0) => NLW_rst_mig_7series_0_50M_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_mig_7series_0_50M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_mig_7series_0_50M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_mig_7series_0_50M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => mig_7series_0_ui_addn_clk_2_50MHz
    );
vio_0: component msys_vio_0_0
     port map (
      clk => cfgmclk_pll_50MHz,
      probe_in0(31 downto 0) => lt_F0_MIG_50mhz(31 downto 0),
      probe_in1(31 downto 0) => lt_F1_mgt_ref(31 downto 0),
      probe_in10(0) => ULI_SYSTEM_XIO_1,
      probe_in11(8 downto 0) => TRX_rd_data_count_CD100(8 downto 0),
      probe_in12(31 downto 0) => TRX_rx09_32bits_CD100(31 downto 0),
      probe_in13(31 downto 0) => TRX_rx24_32bits_CD100(31 downto 0),
      probe_in14(0) => xfft_rx09_dly3449_event_frame_started_out_0,
      probe_in15(0) => xfft_rx09_dly3449_event_tlast_unexpected_out_0,
      probe_in16(0) => xfft_rx09_dly3449_event_tlast_missing_out_0,
      probe_in17(0) => xfft_rx09_dly3449_event_data_in_channel_halt_out_0,
      probe_in18(15 downto 0) => post_fft_rx09_mem_b_dout_0(15 downto 0),
      probe_in19(12 downto 0) => vio_xlslice_rx09_re_12to0_in44_Dout(12 downto 0),
      probe_in2(31 downto 0) => lt_F2_CLK1B(31 downto 0),
      probe_in20(12 downto 0) => vio_xlslice_rx09_im_25to13_in45_Dout(12 downto 0),
      probe_in21(18 downto 0) => decoder_rx09_strength_1(18 downto 0),
      probe_in22(18 downto 0) => decoder_rx09_noise_1(18 downto 0),
      probe_in23(7 downto 0) => decoder_rx09_center_pos_1(7 downto 0),
      probe_in24(31 downto 0) => ROTENC_decoder_Q(31 downto 0),
      probe_in25(0) => BOARD_ROTENC_PUSH_1,
      probe_in26(31 downto 0) => labtools_fmeter_0_F5(31 downto 0),
      probe_in27(31 downto 0) => labtools_fmeter_0_F6(31 downto 0),
      probe_in28(3 downto 0) => ETH0_m_mii_txd_0(3 downto 0),
      probe_in29(3 downto 0) => ETH0_s_mii_rxd_0(3 downto 0),
      probe_in3(31 downto 0) => lt_F3_CLK0(31 downto 0),
      probe_in30(4 downto 0) => ETH0_MIIstatus_0(4 downto 0),
      probe_in31(3 downto 0) => ETH0_LEDstatus_0(3 downto 0),
      probe_in32(0) => EUI48_EUI48_FSM_start(0),
      probe_in33(0) => EUI48_FSM_run_1,
      probe_in34(47 downto 0) => EUI48_data_1(47 downto 0),
      probe_in35(7 downto 0) => EUI48_state_1(7 downto 0),
      probe_in36(7 downto 0) => EUI48_abort_1(7 downto 0),
      probe_in37(0) => CLK1B_CW_0_psdone,
      probe_in38(31 downto 0) => labtools_fmeter_0_F7(31 downto 0),
      probe_in39(31 downto 0) => labtools_fmeter_0_F8(31 downto 0),
      probe_in4(0) => labtools_fmeter_0_update,
      probe_in40(12 downto 0) => vio_xlslice_40_Dout(12 downto 0),
      probe_in41(12 downto 0) => vio_xlslice_41_Dout(12 downto 0),
      probe_in42(0) => Status_LVDS_rx09_synced_1,
      probe_in43(0) => Status_LVDS_rx24_synced_1,
      probe_in44(0) => dds_tx09_ptt_1,
      probe_in45(25 downto 0) => pulldata_dds_inc_1(25 downto 0),
      probe_in46(11 downto 0) => TRX_data_count(11 downto 0),
      probe_in47(11 downto 0) => TRX_data_count1(11 downto 0),
      probe_in48(0) => TRX_TX_RF09_PULLDATA_FIFO_empty,
      probe_in49(0) => TRX_RX_RF09_PUSHDATA_FIFO_empty,
      probe_in5(0) => SC0712_0_reset_out,
      probe_in50(0) => decoder_rx09_sql_open_1,
      probe_in51(0) => decoder_rx09_active_1,
      probe_in52(15 downto 0) => TRX_decoder_rx09_squelch_lvl(15 downto 0),
      probe_in53(31 downto 0) => TRX_tx_DDS0_gpio_inc(31 downto 0),
      probe_in54(15 downto 0) => TRX_tx_DDS0_gpio_ampt(15 downto 0),
      probe_in55(15 downto 0) => TRX_tx_DDS1_gpio_ampt(15 downto 0),
      probe_in6(31 downto 0) => CFG_mon_GPIO1_O(31 downto 0),
      probe_in7(31 downto 0) => CFG_mon_GPIO1_I(31 downto 0),
      probe_in8(31 downto 0) => lt_F4_TRX_LVDS_divclk(31 downto 0),
      probe_in9(0) => FPGA_IO_1
    );
vio_xlconcat_40: component msys_xlconcat_0_20
     port map (
      In0(7 downto 0) => B"00000000",
      In1(12 downto 0) => TRX_TRX_tx_re_out(20 downto 8),
      dout(20 downto 0) => vio_xlconcat_40_dout(20 downto 0)
    );
vio_xlconcat_41: component msys_xlconcat_0_21
     port map (
      In0(7 downto 0) => B"00000000",
      In1(12 downto 0) => TRX_TRX_tx_im_out(20 downto 8),
      dout(20 downto 0) => vio_xlconcat_41_dout(20 downto 0)
    );
vio_xlslice_40: component msys_xlslice_0_43
     port map (
      Din(20 downto 0) => vio_xlconcat_40_dout(20 downto 0),
      Dout(12 downto 0) => vio_xlslice_40_Dout(12 downto 0)
    );
vio_xlslice_41: component msys_xlslice_0_44
     port map (
      Din(20 downto 0) => vio_xlconcat_41_dout(20 downto 0),
      Dout(12 downto 0) => vio_xlslice_41_Dout(12 downto 0)
    );
vio_xlslice_rx09_im_25to13_in45: component msys_xlslice_0_48
     port map (
      Din(25 downto 0) => premem_rx09_dina_in_0(25 downto 0),
      Dout(12 downto 0) => vio_xlslice_rx09_im_25to13_in45_Dout(12 downto 0)
    );
vio_xlslice_rx09_re_12to0_in44: component msys_xlslice_0_47
     port map (
      Din(25 downto 0) => premem_rx09_dina_in_0(25 downto 0),
      Dout(12 downto 0) => vio_xlslice_rx09_re_12to0_in44_Dout(12 downto 0)
    );
end STRUCTURE;
