// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write,
        ap_ce,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        in_elem_data_4_V_read,
        in_elem_data_5_V_read,
        in_elem_data_6_V_read,
        in_elem_data_7_V_read,
        res_stream_V_data_0_V_blk_n,
        res_stream_V_data_1_V_blk_n,
        res_stream_V_data_2_V_blk_n,
        res_stream_V_data_3_V_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [7:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [7:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [7:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;
input   ap_ce;
input  [7:0] in_elem_data_0_V_read;
input  [7:0] in_elem_data_1_V_read;
input  [7:0] in_elem_data_2_V_read;
input  [7:0] in_elem_data_3_V_read;
input  [7:0] in_elem_data_4_V_read;
input  [7:0] in_elem_data_5_V_read;
input  [7:0] in_elem_data_6_V_read;
input  [7:0] in_elem_data_7_V_read;
output   res_stream_V_data_0_V_blk_n;
output   res_stream_V_data_1_V_blk_n;
output   res_stream_V_data_2_V_blk_n;
output   res_stream_V_data_3_V_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;
reg res_stream_V_data_0_V_blk_n;
reg res_stream_V_data_1_V_blk_n;
reg res_stream_V_data_2_V_blk_n;
reg res_stream_V_data_3_V_blk_n;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    io_acc_block_signal_op296;
reg   [0:0] and_ln289_4_reg_1851;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter37_reg;
reg    ap_block_state39_pp0_stage0_iter38;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] kernel_data_V_6_8;
reg   [7:0] kernel_data_V_6_9;
reg   [7:0] kernel_data_V_6_10;
reg   [7:0] kernel_data_V_6_11;
reg   [7:0] kernel_data_V_6_12;
reg   [7:0] kernel_data_V_6_13;
reg   [7:0] kernel_data_V_6_14;
reg   [7:0] kernel_data_V_6_15;
reg   [7:0] kernel_data_V_6_16;
reg   [7:0] kernel_data_V_6_17;
reg   [7:0] kernel_data_V_6_18;
reg   [7:0] kernel_data_V_6_19;
reg   [7:0] kernel_data_V_6_20;
reg   [7:0] kernel_data_V_6_21;
reg   [7:0] kernel_data_V_6_22;
reg   [7:0] kernel_data_V_6_23;
reg   [7:0] kernel_data_V_6_32;
reg   [7:0] kernel_data_V_6_33;
reg   [7:0] kernel_data_V_6_34;
reg   [7:0] kernel_data_V_6_35;
reg   [7:0] kernel_data_V_6_36;
reg   [7:0] kernel_data_V_6_37;
reg   [7:0] kernel_data_V_6_38;
reg   [7:0] kernel_data_V_6_39;
reg   [7:0] kernel_data_V_6_40;
reg   [7:0] kernel_data_V_6_41;
reg   [7:0] kernel_data_V_6_42;
reg   [7:0] kernel_data_V_6_43;
reg   [7:0] kernel_data_V_6_44;
reg   [7:0] kernel_data_V_6_45;
reg   [7:0] kernel_data_V_6_46;
reg   [7:0] kernel_data_V_6_47;
reg   [7:0] kernel_data_V_6_56;
reg   [7:0] kernel_data_V_6_57;
reg   [7:0] kernel_data_V_6_58;
reg   [7:0] kernel_data_V_6_59;
reg   [7:0] kernel_data_V_6_60;
reg   [7:0] kernel_data_V_6_61;
reg   [7:0] kernel_data_V_6_62;
reg   [7:0] kernel_data_V_6_63;
reg   [7:0] kernel_data_V_6_64;
reg   [7:0] kernel_data_V_6_65;
reg   [7:0] kernel_data_V_6_66;
reg   [7:0] kernel_data_V_6_67;
reg   [7:0] kernel_data_V_6_68;
reg   [7:0] kernel_data_V_6_69;
reg   [7:0] kernel_data_V_6_70;
reg   [7:0] kernel_data_V_6_71;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
reg   [7:0] kernel_data_V_6_55_ret_reg_1491;
reg   [7:0] kernel_data_V_6_54_ret_reg_1496;
reg   [7:0] kernel_data_V_6_53_ret_reg_1501;
reg   [7:0] kernel_data_V_6_52_ret_reg_1506;
reg   [7:0] kernel_data_V_6_51_ret_reg_1511;
reg   [7:0] kernel_data_V_6_50_ret_reg_1516;
reg   [7:0] kernel_data_V_6_49_ret_reg_1521;
reg   [7:0] kernel_data_V_6_48_ret_reg_1526;
reg   [7:0] kernel_data_V_6_31_ret_reg_1531;
reg   [7:0] kernel_data_V_6_30_ret_reg_1536;
reg   [7:0] kernel_data_V_6_29_ret_reg_1541;
reg   [7:0] kernel_data_V_6_28_ret_reg_1546;
reg   [7:0] kernel_data_V_6_27_ret_reg_1551;
reg   [7:0] kernel_data_V_6_26_ret_reg_1556;
reg   [7:0] kernel_data_V_6_25_ret_reg_1561;
reg   [7:0] kernel_data_V_6_24_ret_reg_1566;
reg   [7:0] kernel_data_V_6_7_ret_reg_1571;
reg   [7:0] kernel_data_V_6_6_ret_reg_1576;
reg   [7:0] kernel_data_V_6_5_ret_reg_1581;
reg   [7:0] kernel_data_V_6_4_ret_reg_1586;
reg   [7:0] kernel_data_V_6_3_ret_reg_1591;
reg   [7:0] kernel_data_V_6_2_ret_reg_1596;
reg   [7:0] kernel_data_V_6_1_ret_reg_1601;
reg   [7:0] kernel_data_V_6_0_ret_reg_1606;
reg   [7:0] kernel_data_V_6_8_ret_reg_1611;
reg   [7:0] kernel_data_V_6_9_ret_reg_1616;
reg   [7:0] kernel_data_V_6_10_ret_reg_1621;
reg   [7:0] kernel_data_V_6_11_ret_reg_1626;
reg   [7:0] kernel_data_V_6_12_ret_reg_1631;
reg   [7:0] kernel_data_V_6_13_ret_reg_1636;
reg   [7:0] kernel_data_V_6_14_ret_reg_1641;
reg   [7:0] kernel_data_V_6_15_ret_reg_1646;
reg   [7:0] kernel_data_V_6_16_ret_reg_1651;
reg   [7:0] kernel_data_V_6_17_ret_reg_1656;
reg   [7:0] kernel_data_V_6_18_ret_reg_1661;
reg   [7:0] kernel_data_V_6_19_ret_reg_1666;
reg   [7:0] kernel_data_V_6_20_ret_reg_1671;
reg   [7:0] kernel_data_V_6_21_ret_reg_1676;
reg   [7:0] kernel_data_V_6_22_ret_reg_1681;
reg   [7:0] kernel_data_V_6_23_ret_reg_1686;
reg   [7:0] kernel_data_V_6_32_ret_reg_1691;
reg   [7:0] kernel_data_V_6_33_ret_reg_1696;
reg   [7:0] kernel_data_V_6_34_ret_reg_1701;
reg   [7:0] kernel_data_V_6_35_ret_reg_1706;
reg   [7:0] kernel_data_V_6_36_ret_reg_1711;
reg   [7:0] kernel_data_V_6_37_ret_reg_1716;
reg   [7:0] kernel_data_V_6_38_ret_reg_1721;
reg   [7:0] kernel_data_V_6_39_ret_reg_1726;
reg   [7:0] kernel_data_V_6_40_ret_reg_1731;
reg   [7:0] kernel_data_V_6_41_ret_reg_1736;
reg   [7:0] kernel_data_V_6_42_ret_reg_1741;
reg   [7:0] kernel_data_V_6_43_ret_reg_1746;
reg   [7:0] kernel_data_V_6_44_ret_reg_1751;
reg   [7:0] kernel_data_V_6_45_ret_reg_1756;
reg   [7:0] kernel_data_V_6_46_ret_reg_1761;
reg   [7:0] kernel_data_V_6_47_ret_reg_1766;
reg   [7:0] kernel_data_V_6_56_ret_reg_1771;
reg   [7:0] kernel_data_V_6_57_ret_reg_1776;
reg   [7:0] kernel_data_V_6_58_ret_reg_1781;
reg   [7:0] kernel_data_V_6_59_ret_reg_1786;
reg   [7:0] kernel_data_V_6_60_ret_reg_1791;
reg   [7:0] kernel_data_V_6_61_ret_reg_1796;
reg   [7:0] kernel_data_V_6_62_ret_reg_1801;
reg   [7:0] kernel_data_V_6_63_ret_reg_1806;
reg   [7:0] kernel_data_V_6_64_ret_reg_1811;
reg   [7:0] kernel_data_V_6_65_ret_reg_1816;
reg   [7:0] kernel_data_V_6_66_ret_reg_1821;
reg   [7:0] kernel_data_V_6_67_ret_reg_1826;
reg   [7:0] kernel_data_V_6_68_ret_reg_1831;
reg   [7:0] kernel_data_V_6_69_ret_reg_1836;
reg   [7:0] kernel_data_V_6_70_ret_reg_1841;
reg   [7:0] kernel_data_V_6_71_ret_reg_1846;
wire   [0:0] and_ln289_4_fu_1375_p2;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter2_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter3_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter4_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter5_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter6_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter7_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter8_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter9_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter10_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter11_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter12_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter13_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter14_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter15_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter16_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter17_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter18_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter19_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter20_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter21_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter22_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter23_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter24_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter25_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter26_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter27_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter28_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter29_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter30_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter31_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter32_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter33_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter34_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter35_reg;
reg   [0:0] and_ln289_4_reg_1851_pp0_iter36_reg;
wire   [0:0] icmp_ln313_fu_1381_p2;
reg   [0:0] icmp_ln313_reg_1855;
wire   [31:0] select_ln323_fu_1455_p3;
wire   [0:0] icmp_ln317_fu_1431_p2;
reg   [7:0] res_out_0_V_reg_1867;
reg   [7:0] res_out_1_V_reg_1872;
reg   [7:0] res_out_2_V_reg_1877;
reg   [7:0] res_out_3_V_reg_1882;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_0;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_1;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_2;
wire   [7:0] grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_3;
reg    grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call0;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call0;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call0;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call0;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call0;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call0;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call0;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call0;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call0;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call0;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call0;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call0;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call0;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call0;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call0;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call0;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call0;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call0;
reg    ap_block_state39_pp0_stage0_iter38_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp231;
reg    call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_start;
wire    call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_done;
wire    call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_idle;
wire    call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_ready;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_0;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_1;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_2;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_3;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_4;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_5;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_6;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_7;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_8;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_9;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_10;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_11;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_12;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_13;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_14;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_15;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_16;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_17;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_18;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_19;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_20;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_21;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_22;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_23;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_24;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_25;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_26;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_27;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_28;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_29;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_30;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_31;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_32;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_33;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_34;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_35;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_36;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_37;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_38;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_39;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_40;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_41;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_42;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_43;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_44;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_45;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_46;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_47;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_48;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_49;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_50;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_51;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_52;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_53;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_54;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_55;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_56;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_57;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_58;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_59;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_60;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_61;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_62;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_63;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_64;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_65;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_66;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_67;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_68;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_69;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_70;
wire   [7:0] call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_71;
reg    call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call60;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call60;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call60;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call60;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call60;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call60;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call60;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call60;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call60;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call60;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call60;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call60;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call60;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call60;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call60;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call60;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call60;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call60;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call60;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call60;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call60;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call60;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call60;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call60;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call60;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call60;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call60;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call60;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call60;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call60;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call60;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call60;
reg    ap_block_state39_pp0_stage0_iter38_ignore_call60;
reg    ap_block_pp0_stage0_11001_ignoreCallOp96;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_300;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_300;
reg   [31:0] ap_phi_reg_pp0_iter2_storemerge_reg_300;
wire   [31:0] select_ln328_fu_1405_p3;
reg   [31:0] ap_sig_allocacmp_sY_3_load;
wire   [31:0] add_ln321_fu_1437_p2;
wire   [31:0] add_ln326_fu_1387_p2;
reg    ap_block_pp0_stage0_01001;
wire   [30:0] tmp_fu_1327_p4;
wire   [30:0] tmp_4825_fu_1347_p4;
wire   [0:0] icmp_ln289_fu_1307_p2;
wire   [0:0] icmp_ln289_4_fu_1317_p2;
wire   [0:0] icmp_ln289_16_fu_1337_p2;
wire   [0:0] icmp_ln289_17_fu_1357_p2;
wire   [0:0] and_ln289_3_fu_1369_p2;
wire   [0:0] and_ln289_fu_1363_p2;
wire   [31:0] add_ln328_fu_1399_p2;
wire   [31:0] add_ln323_fu_1449_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to37;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_3584;
reg    ap_condition_3705;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 kernel_data_V_6_8 = 8'd0;
#0 kernel_data_V_6_9 = 8'd0;
#0 kernel_data_V_6_10 = 8'd0;
#0 kernel_data_V_6_11 = 8'd0;
#0 kernel_data_V_6_12 = 8'd0;
#0 kernel_data_V_6_13 = 8'd0;
#0 kernel_data_V_6_14 = 8'd0;
#0 kernel_data_V_6_15 = 8'd0;
#0 kernel_data_V_6_16 = 8'd0;
#0 kernel_data_V_6_17 = 8'd0;
#0 kernel_data_V_6_18 = 8'd0;
#0 kernel_data_V_6_19 = 8'd0;
#0 kernel_data_V_6_20 = 8'd0;
#0 kernel_data_V_6_21 = 8'd0;
#0 kernel_data_V_6_22 = 8'd0;
#0 kernel_data_V_6_23 = 8'd0;
#0 kernel_data_V_6_32 = 8'd0;
#0 kernel_data_V_6_33 = 8'd0;
#0 kernel_data_V_6_34 = 8'd0;
#0 kernel_data_V_6_35 = 8'd0;
#0 kernel_data_V_6_36 = 8'd0;
#0 kernel_data_V_6_37 = 8'd0;
#0 kernel_data_V_6_38 = 8'd0;
#0 kernel_data_V_6_39 = 8'd0;
#0 kernel_data_V_6_40 = 8'd0;
#0 kernel_data_V_6_41 = 8'd0;
#0 kernel_data_V_6_42 = 8'd0;
#0 kernel_data_V_6_43 = 8'd0;
#0 kernel_data_V_6_44 = 8'd0;
#0 kernel_data_V_6_45 = 8'd0;
#0 kernel_data_V_6_46 = 8'd0;
#0 kernel_data_V_6_47 = 8'd0;
#0 kernel_data_V_6_56 = 8'd0;
#0 kernel_data_V_6_57 = 8'd0;
#0 kernel_data_V_6_58 = 8'd0;
#0 kernel_data_V_6_59 = 8'd0;
#0 kernel_data_V_6_60 = 8'd0;
#0 kernel_data_V_6_61 = 8'd0;
#0 kernel_data_V_6_62 = 8'd0;
#0 kernel_data_V_6_63 = 8'd0;
#0 kernel_data_V_6_64 = 8'd0;
#0 kernel_data_V_6_65 = 8'd0;
#0 kernel_data_V_6_66 = 8'd0;
#0 kernel_data_V_6_67 = 8'd0;
#0 kernel_data_V_6_68 = 8'd0;
#0 kernel_data_V_6_69 = 8'd0;
#0 kernel_data_V_6_70 = 8'd0;
#0 kernel_data_V_6_71 = 8'd0;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
end

dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0 grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(kernel_data_V_6_0_ret_reg_1606),
    .data_1_V_read(kernel_data_V_6_1_ret_reg_1601),
    .data_2_V_read(kernel_data_V_6_2_ret_reg_1596),
    .data_3_V_read(kernel_data_V_6_3_ret_reg_1591),
    .data_4_V_read(kernel_data_V_6_4_ret_reg_1586),
    .data_5_V_read(kernel_data_V_6_5_ret_reg_1581),
    .data_6_V_read(kernel_data_V_6_6_ret_reg_1576),
    .data_7_V_read(kernel_data_V_6_7_ret_reg_1571),
    .data_8_V_read(kernel_data_V_6_8_ret_reg_1611),
    .data_9_V_read(kernel_data_V_6_9_ret_reg_1616),
    .data_10_V_read(kernel_data_V_6_10_ret_reg_1621),
    .data_11_V_read(kernel_data_V_6_11_ret_reg_1626),
    .data_12_V_read(kernel_data_V_6_12_ret_reg_1631),
    .data_13_V_read(kernel_data_V_6_13_ret_reg_1636),
    .data_14_V_read(kernel_data_V_6_14_ret_reg_1641),
    .data_15_V_read(kernel_data_V_6_15_ret_reg_1646),
    .data_16_V_read(kernel_data_V_6_16_ret_reg_1651),
    .data_17_V_read(kernel_data_V_6_17_ret_reg_1656),
    .data_18_V_read(kernel_data_V_6_18_ret_reg_1661),
    .data_19_V_read(kernel_data_V_6_19_ret_reg_1666),
    .data_20_V_read(kernel_data_V_6_20_ret_reg_1671),
    .data_21_V_read(kernel_data_V_6_21_ret_reg_1676),
    .data_22_V_read(kernel_data_V_6_22_ret_reg_1681),
    .data_23_V_read(kernel_data_V_6_23_ret_reg_1686),
    .data_24_V_read(kernel_data_V_6_24_ret_reg_1566),
    .data_25_V_read(kernel_data_V_6_25_ret_reg_1561),
    .data_26_V_read(kernel_data_V_6_26_ret_reg_1556),
    .data_27_V_read(kernel_data_V_6_27_ret_reg_1551),
    .data_28_V_read(kernel_data_V_6_28_ret_reg_1546),
    .data_29_V_read(kernel_data_V_6_29_ret_reg_1541),
    .data_30_V_read(kernel_data_V_6_30_ret_reg_1536),
    .data_31_V_read(kernel_data_V_6_31_ret_reg_1531),
    .data_32_V_read(kernel_data_V_6_32_ret_reg_1691),
    .data_33_V_read(kernel_data_V_6_33_ret_reg_1696),
    .data_34_V_read(kernel_data_V_6_34_ret_reg_1701),
    .data_35_V_read(kernel_data_V_6_35_ret_reg_1706),
    .data_36_V_read(kernel_data_V_6_36_ret_reg_1711),
    .data_37_V_read(kernel_data_V_6_37_ret_reg_1716),
    .data_38_V_read(kernel_data_V_6_38_ret_reg_1721),
    .data_39_V_read(kernel_data_V_6_39_ret_reg_1726),
    .data_40_V_read(kernel_data_V_6_40_ret_reg_1731),
    .data_41_V_read(kernel_data_V_6_41_ret_reg_1736),
    .data_42_V_read(kernel_data_V_6_42_ret_reg_1741),
    .data_43_V_read(kernel_data_V_6_43_ret_reg_1746),
    .data_44_V_read(kernel_data_V_6_44_ret_reg_1751),
    .data_45_V_read(kernel_data_V_6_45_ret_reg_1756),
    .data_46_V_read(kernel_data_V_6_46_ret_reg_1761),
    .data_47_V_read(kernel_data_V_6_47_ret_reg_1766),
    .data_48_V_read(kernel_data_V_6_48_ret_reg_1526),
    .data_49_V_read(kernel_data_V_6_49_ret_reg_1521),
    .data_50_V_read(kernel_data_V_6_50_ret_reg_1516),
    .data_51_V_read(kernel_data_V_6_51_ret_reg_1511),
    .data_52_V_read(kernel_data_V_6_52_ret_reg_1506),
    .data_53_V_read(kernel_data_V_6_53_ret_reg_1501),
    .data_54_V_read(kernel_data_V_6_54_ret_reg_1496),
    .data_55_V_read(kernel_data_V_6_55_ret_reg_1491),
    .data_56_V_read(kernel_data_V_6_56_ret_reg_1771),
    .data_57_V_read(kernel_data_V_6_57_ret_reg_1776),
    .data_58_V_read(kernel_data_V_6_58_ret_reg_1781),
    .data_59_V_read(kernel_data_V_6_59_ret_reg_1786),
    .data_60_V_read(kernel_data_V_6_60_ret_reg_1791),
    .data_61_V_read(kernel_data_V_6_61_ret_reg_1796),
    .data_62_V_read(kernel_data_V_6_62_ret_reg_1801),
    .data_63_V_read(kernel_data_V_6_63_ret_reg_1806),
    .data_64_V_read(kernel_data_V_6_64_ret_reg_1811),
    .data_65_V_read(kernel_data_V_6_65_ret_reg_1816),
    .data_66_V_read(kernel_data_V_6_66_ret_reg_1821),
    .data_67_V_read(kernel_data_V_6_67_ret_reg_1826),
    .data_68_V_read(kernel_data_V_6_68_ret_reg_1831),
    .data_69_V_read(kernel_data_V_6_69_ret_reg_1836),
    .data_70_V_read(kernel_data_V_6_70_ret_reg_1841),
    .data_71_V_read(kernel_data_V_6_71_ret_reg_1846),
    .ap_return_0(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_3),
    .ap_ce(grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_ce)
);

shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_start),
    .ap_done(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_done),
    .ap_idle(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_idle),
    .ap_ready(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .in_elem_data_4_V_read(in_elem_data_4_V_read),
    .in_elem_data_5_V_read(in_elem_data_5_V_read),
    .in_elem_data_6_V_read(in_elem_data_6_V_read),
    .in_elem_data_7_V_read(in_elem_data_7_V_read),
    .kernel_window_8_V_read(kernel_data_V_6_8),
    .kernel_window_9_V_read(kernel_data_V_6_9),
    .kernel_window_10_V_read(kernel_data_V_6_10),
    .kernel_window_11_V_read(kernel_data_V_6_11),
    .kernel_window_12_V_read(kernel_data_V_6_12),
    .kernel_window_13_V_read(kernel_data_V_6_13),
    .kernel_window_14_V_read(kernel_data_V_6_14),
    .kernel_window_15_V_read(kernel_data_V_6_15),
    .kernel_window_16_V_read(kernel_data_V_6_16),
    .kernel_window_17_V_read(kernel_data_V_6_17),
    .kernel_window_18_V_read(kernel_data_V_6_18),
    .kernel_window_19_V_read(kernel_data_V_6_19),
    .kernel_window_20_V_read(kernel_data_V_6_20),
    .kernel_window_21_V_read(kernel_data_V_6_21),
    .kernel_window_22_V_read(kernel_data_V_6_22),
    .kernel_window_23_V_read(kernel_data_V_6_23),
    .kernel_window_32_V_read(kernel_data_V_6_32),
    .kernel_window_33_V_read(kernel_data_V_6_33),
    .kernel_window_34_V_read(kernel_data_V_6_34),
    .kernel_window_35_V_read(kernel_data_V_6_35),
    .kernel_window_36_V_read(kernel_data_V_6_36),
    .kernel_window_37_V_read(kernel_data_V_6_37),
    .kernel_window_38_V_read(kernel_data_V_6_38),
    .kernel_window_39_V_read(kernel_data_V_6_39),
    .kernel_window_40_V_read(kernel_data_V_6_40),
    .kernel_window_41_V_read(kernel_data_V_6_41),
    .kernel_window_42_V_read(kernel_data_V_6_42),
    .kernel_window_43_V_read(kernel_data_V_6_43),
    .kernel_window_44_V_read(kernel_data_V_6_44),
    .kernel_window_45_V_read(kernel_data_V_6_45),
    .kernel_window_46_V_read(kernel_data_V_6_46),
    .kernel_window_47_V_read(kernel_data_V_6_47),
    .kernel_window_56_V_read(kernel_data_V_6_56),
    .kernel_window_57_V_read(kernel_data_V_6_57),
    .kernel_window_58_V_read(kernel_data_V_6_58),
    .kernel_window_59_V_read(kernel_data_V_6_59),
    .kernel_window_60_V_read(kernel_data_V_6_60),
    .kernel_window_61_V_read(kernel_data_V_6_61),
    .kernel_window_62_V_read(kernel_data_V_6_62),
    .kernel_window_63_V_read(kernel_data_V_6_63),
    .kernel_window_64_V_read(kernel_data_V_6_64),
    .kernel_window_65_V_read(kernel_data_V_6_65),
    .kernel_window_66_V_read(kernel_data_V_6_66),
    .kernel_window_67_V_read(kernel_data_V_6_67),
    .kernel_window_68_V_read(kernel_data_V_6_68),
    .kernel_window_69_V_read(kernel_data_V_6_69),
    .kernel_window_70_V_read(kernel_data_V_6_70),
    .kernel_window_71_V_read(kernel_data_V_6_71),
    .ap_return_0(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_0),
    .ap_return_1(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_1),
    .ap_return_2(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_2),
    .ap_return_3(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_3),
    .ap_return_4(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_4),
    .ap_return_5(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_5),
    .ap_return_6(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_6),
    .ap_return_7(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_7),
    .ap_return_8(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_8),
    .ap_return_9(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_9),
    .ap_return_10(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_10),
    .ap_return_11(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_11),
    .ap_return_12(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_12),
    .ap_return_13(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_13),
    .ap_return_14(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_14),
    .ap_return_15(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_15),
    .ap_return_16(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_16),
    .ap_return_17(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_17),
    .ap_return_18(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_18),
    .ap_return_19(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_19),
    .ap_return_20(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_20),
    .ap_return_21(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_21),
    .ap_return_22(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_22),
    .ap_return_23(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_23),
    .ap_return_24(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_24),
    .ap_return_25(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_25),
    .ap_return_26(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_26),
    .ap_return_27(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_27),
    .ap_return_28(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_28),
    .ap_return_29(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_29),
    .ap_return_30(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_30),
    .ap_return_31(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_31),
    .ap_return_32(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_32),
    .ap_return_33(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_33),
    .ap_return_34(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_34),
    .ap_return_35(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_35),
    .ap_return_36(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_36),
    .ap_return_37(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_37),
    .ap_return_38(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_38),
    .ap_return_39(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_39),
    .ap_return_40(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_40),
    .ap_return_41(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_41),
    .ap_return_42(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_42),
    .ap_return_43(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_43),
    .ap_return_44(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_44),
    .ap_return_45(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_45),
    .ap_return_46(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_46),
    .ap_return_47(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_47),
    .ap_return_48(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_48),
    .ap_return_49(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_49),
    .ap_return_50(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_50),
    .ap_return_51(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_51),
    .ap_return_52(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_52),
    .ap_return_53(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_53),
    .ap_return_54(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_54),
    .ap_return_55(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_55),
    .ap_return_56(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_56),
    .ap_return_57(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_57),
    .ap_return_58(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_58),
    .ap_return_59(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_59),
    .ap_return_60(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_60),
    .ap_return_61(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_61),
    .ap_return_62(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_62),
    .ap_return_63(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_63),
    .ap_return_64(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_64),
    .ap_return_65(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_65),
    .ap_return_66(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_66),
    .ap_return_67(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_67),
    .ap_return_68(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_68),
    .ap_return_69(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_69),
    .ap_return_70(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_70),
    .ap_return_71(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_71),
    .ap_ce(call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3584)) begin
        if (((icmp_ln317_fu_1431_p2 == 1'd1) & (icmp_ln313_fu_1381_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_300 <= 32'd0;
        end else if (((icmp_ln317_fu_1431_p2 == 1'd0) & (icmp_ln313_fu_1381_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_300 <= select_ln323_fu_1455_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_300 <= ap_phi_reg_pp0_iter1_storemerge_reg_300;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3584)) begin
        if ((icmp_ln313_fu_1381_p2 == 1'd1)) begin
            pX_3 <= 32'd0;
        end else if ((icmp_ln313_fu_1381_p2 == 1'd0)) begin
            pX_3 <= add_ln326_fu_1387_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3705)) begin
        if ((icmp_ln317_fu_1431_p2 == 1'd1)) begin
            pY_3 <= 32'd0;
        end else if ((icmp_ln317_fu_1431_p2 == 1'd0)) begin
            pY_3 <= add_ln321_fu_1437_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3584)) begin
        if ((icmp_ln313_fu_1381_p2 == 1'd1)) begin
            sX_3 <= 32'd0;
        end else if ((icmp_ln313_fu_1381_p2 == 1'd0)) begin
            sX_3 <= select_ln328_fu_1405_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln289_4_reg_1851 <= and_ln289_4_fu_1375_p2;
        icmp_ln313_reg_1855 <= icmp_ln313_fu_1381_p2;
        kernel_data_V_6_0_ret_reg_1606 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_0;
        kernel_data_V_6_10_ret_reg_1621 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_26;
        kernel_data_V_6_11_ret_reg_1626 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_27;
        kernel_data_V_6_12_ret_reg_1631 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_28;
        kernel_data_V_6_13_ret_reg_1636 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_29;
        kernel_data_V_6_14_ret_reg_1641 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_30;
        kernel_data_V_6_15_ret_reg_1646 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_31;
        kernel_data_V_6_16_ret_reg_1651 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_32;
        kernel_data_V_6_17_ret_reg_1656 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_33;
        kernel_data_V_6_18_ret_reg_1661 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_34;
        kernel_data_V_6_19_ret_reg_1666 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_35;
        kernel_data_V_6_1_ret_reg_1601 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_1;
        kernel_data_V_6_20_ret_reg_1671 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_36;
        kernel_data_V_6_21_ret_reg_1676 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_37;
        kernel_data_V_6_22_ret_reg_1681 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_38;
        kernel_data_V_6_23_ret_reg_1686 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_39;
        kernel_data_V_6_24_ret_reg_1566 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_8;
        kernel_data_V_6_25_ret_reg_1561 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_9;
        kernel_data_V_6_26_ret_reg_1556 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_10;
        kernel_data_V_6_27_ret_reg_1551 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_11;
        kernel_data_V_6_28_ret_reg_1546 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_12;
        kernel_data_V_6_29_ret_reg_1541 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_13;
        kernel_data_V_6_2_ret_reg_1596 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_2;
        kernel_data_V_6_30_ret_reg_1536 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_14;
        kernel_data_V_6_31_ret_reg_1531 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_15;
        kernel_data_V_6_32_ret_reg_1691 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_40;
        kernel_data_V_6_33_ret_reg_1696 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_41;
        kernel_data_V_6_34_ret_reg_1701 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_42;
        kernel_data_V_6_35_ret_reg_1706 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_43;
        kernel_data_V_6_36_ret_reg_1711 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_44;
        kernel_data_V_6_37_ret_reg_1716 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_45;
        kernel_data_V_6_38_ret_reg_1721 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_46;
        kernel_data_V_6_39_ret_reg_1726 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_47;
        kernel_data_V_6_3_ret_reg_1591 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_3;
        kernel_data_V_6_40_ret_reg_1731 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_48;
        kernel_data_V_6_41_ret_reg_1736 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_49;
        kernel_data_V_6_42_ret_reg_1741 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_50;
        kernel_data_V_6_43_ret_reg_1746 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_51;
        kernel_data_V_6_44_ret_reg_1751 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_52;
        kernel_data_V_6_45_ret_reg_1756 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_53;
        kernel_data_V_6_46_ret_reg_1761 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_54;
        kernel_data_V_6_47_ret_reg_1766 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_55;
        kernel_data_V_6_48_ret_reg_1526 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_16;
        kernel_data_V_6_49_ret_reg_1521 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_17;
        kernel_data_V_6_4_ret_reg_1586 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_4;
        kernel_data_V_6_50_ret_reg_1516 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_18;
        kernel_data_V_6_51_ret_reg_1511 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_19;
        kernel_data_V_6_52_ret_reg_1506 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_20;
        kernel_data_V_6_53_ret_reg_1501 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_21;
        kernel_data_V_6_54_ret_reg_1496 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_22;
        kernel_data_V_6_55_ret_reg_1491 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_23;
        kernel_data_V_6_56_ret_reg_1771 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_56;
        kernel_data_V_6_57_ret_reg_1776 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_57;
        kernel_data_V_6_58_ret_reg_1781 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_58;
        kernel_data_V_6_59_ret_reg_1786 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_59;
        kernel_data_V_6_5_ret_reg_1581 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_5;
        kernel_data_V_6_60_ret_reg_1791 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_60;
        kernel_data_V_6_61_ret_reg_1796 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_61;
        kernel_data_V_6_62_ret_reg_1801 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_62;
        kernel_data_V_6_63_ret_reg_1806 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_63;
        kernel_data_V_6_64_ret_reg_1811 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_64;
        kernel_data_V_6_65_ret_reg_1816 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_65;
        kernel_data_V_6_66_ret_reg_1821 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_66;
        kernel_data_V_6_67_ret_reg_1826 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_67;
        kernel_data_V_6_68_ret_reg_1831 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_68;
        kernel_data_V_6_69_ret_reg_1836 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_69;
        kernel_data_V_6_6_ret_reg_1576 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_6;
        kernel_data_V_6_70_ret_reg_1841 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_70;
        kernel_data_V_6_71_ret_reg_1846 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_71;
        kernel_data_V_6_7_ret_reg_1571 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_7;
        kernel_data_V_6_8_ret_reg_1611 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_24;
        kernel_data_V_6_9_ret_reg_1616 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln289_4_reg_1851_pp0_iter10_reg <= and_ln289_4_reg_1851_pp0_iter9_reg;
        and_ln289_4_reg_1851_pp0_iter11_reg <= and_ln289_4_reg_1851_pp0_iter10_reg;
        and_ln289_4_reg_1851_pp0_iter12_reg <= and_ln289_4_reg_1851_pp0_iter11_reg;
        and_ln289_4_reg_1851_pp0_iter13_reg <= and_ln289_4_reg_1851_pp0_iter12_reg;
        and_ln289_4_reg_1851_pp0_iter14_reg <= and_ln289_4_reg_1851_pp0_iter13_reg;
        and_ln289_4_reg_1851_pp0_iter15_reg <= and_ln289_4_reg_1851_pp0_iter14_reg;
        and_ln289_4_reg_1851_pp0_iter16_reg <= and_ln289_4_reg_1851_pp0_iter15_reg;
        and_ln289_4_reg_1851_pp0_iter17_reg <= and_ln289_4_reg_1851_pp0_iter16_reg;
        and_ln289_4_reg_1851_pp0_iter18_reg <= and_ln289_4_reg_1851_pp0_iter17_reg;
        and_ln289_4_reg_1851_pp0_iter19_reg <= and_ln289_4_reg_1851_pp0_iter18_reg;
        and_ln289_4_reg_1851_pp0_iter20_reg <= and_ln289_4_reg_1851_pp0_iter19_reg;
        and_ln289_4_reg_1851_pp0_iter21_reg <= and_ln289_4_reg_1851_pp0_iter20_reg;
        and_ln289_4_reg_1851_pp0_iter22_reg <= and_ln289_4_reg_1851_pp0_iter21_reg;
        and_ln289_4_reg_1851_pp0_iter23_reg <= and_ln289_4_reg_1851_pp0_iter22_reg;
        and_ln289_4_reg_1851_pp0_iter24_reg <= and_ln289_4_reg_1851_pp0_iter23_reg;
        and_ln289_4_reg_1851_pp0_iter25_reg <= and_ln289_4_reg_1851_pp0_iter24_reg;
        and_ln289_4_reg_1851_pp0_iter26_reg <= and_ln289_4_reg_1851_pp0_iter25_reg;
        and_ln289_4_reg_1851_pp0_iter27_reg <= and_ln289_4_reg_1851_pp0_iter26_reg;
        and_ln289_4_reg_1851_pp0_iter28_reg <= and_ln289_4_reg_1851_pp0_iter27_reg;
        and_ln289_4_reg_1851_pp0_iter29_reg <= and_ln289_4_reg_1851_pp0_iter28_reg;
        and_ln289_4_reg_1851_pp0_iter2_reg <= and_ln289_4_reg_1851;
        and_ln289_4_reg_1851_pp0_iter30_reg <= and_ln289_4_reg_1851_pp0_iter29_reg;
        and_ln289_4_reg_1851_pp0_iter31_reg <= and_ln289_4_reg_1851_pp0_iter30_reg;
        and_ln289_4_reg_1851_pp0_iter32_reg <= and_ln289_4_reg_1851_pp0_iter31_reg;
        and_ln289_4_reg_1851_pp0_iter33_reg <= and_ln289_4_reg_1851_pp0_iter32_reg;
        and_ln289_4_reg_1851_pp0_iter34_reg <= and_ln289_4_reg_1851_pp0_iter33_reg;
        and_ln289_4_reg_1851_pp0_iter35_reg <= and_ln289_4_reg_1851_pp0_iter34_reg;
        and_ln289_4_reg_1851_pp0_iter36_reg <= and_ln289_4_reg_1851_pp0_iter35_reg;
        and_ln289_4_reg_1851_pp0_iter37_reg <= and_ln289_4_reg_1851_pp0_iter36_reg;
        and_ln289_4_reg_1851_pp0_iter3_reg <= and_ln289_4_reg_1851_pp0_iter2_reg;
        and_ln289_4_reg_1851_pp0_iter4_reg <= and_ln289_4_reg_1851_pp0_iter3_reg;
        and_ln289_4_reg_1851_pp0_iter5_reg <= and_ln289_4_reg_1851_pp0_iter4_reg;
        and_ln289_4_reg_1851_pp0_iter6_reg <= and_ln289_4_reg_1851_pp0_iter5_reg;
        and_ln289_4_reg_1851_pp0_iter7_reg <= and_ln289_4_reg_1851_pp0_iter6_reg;
        and_ln289_4_reg_1851_pp0_iter8_reg <= and_ln289_4_reg_1851_pp0_iter7_reg;
        and_ln289_4_reg_1851_pp0_iter9_reg <= and_ln289_4_reg_1851_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_300 <= ap_phi_reg_pp0_iter0_storemerge_reg_300;
        kernel_data_V_6_10 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_26;
        kernel_data_V_6_11 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_27;
        kernel_data_V_6_12 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_28;
        kernel_data_V_6_13 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_29;
        kernel_data_V_6_14 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_30;
        kernel_data_V_6_15 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_31;
        kernel_data_V_6_16 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_32;
        kernel_data_V_6_17 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_33;
        kernel_data_V_6_18 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_34;
        kernel_data_V_6_19 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_35;
        kernel_data_V_6_20 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_36;
        kernel_data_V_6_21 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_37;
        kernel_data_V_6_22 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_38;
        kernel_data_V_6_23 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_39;
        kernel_data_V_6_32 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_40;
        kernel_data_V_6_33 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_41;
        kernel_data_V_6_34 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_42;
        kernel_data_V_6_35 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_43;
        kernel_data_V_6_36 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_44;
        kernel_data_V_6_37 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_45;
        kernel_data_V_6_38 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_46;
        kernel_data_V_6_39 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_47;
        kernel_data_V_6_40 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_48;
        kernel_data_V_6_41 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_49;
        kernel_data_V_6_42 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_50;
        kernel_data_V_6_43 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_51;
        kernel_data_V_6_44 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_52;
        kernel_data_V_6_45 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_53;
        kernel_data_V_6_46 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_54;
        kernel_data_V_6_47 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_55;
        kernel_data_V_6_56 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_56;
        kernel_data_V_6_57 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_57;
        kernel_data_V_6_58 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_58;
        kernel_data_V_6_59 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_59;
        kernel_data_V_6_60 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_60;
        kernel_data_V_6_61 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_61;
        kernel_data_V_6_62 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_62;
        kernel_data_V_6_63 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_63;
        kernel_data_V_6_64 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_64;
        kernel_data_V_6_65 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_65;
        kernel_data_V_6_66 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_66;
        kernel_data_V_6_67 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_67;
        kernel_data_V_6_68 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_68;
        kernel_data_V_6_69 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_69;
        kernel_data_V_6_70 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_70;
        kernel_data_V_6_71 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_71;
        kernel_data_V_6_8 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_24;
        kernel_data_V_6_9 <= call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_return_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_4_reg_1851_pp0_iter36_reg))) begin
        res_out_0_V_reg_1867 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_0;
        res_out_1_V_reg_1872 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_1;
        res_out_2_V_reg_1877 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_2;
        res_out_3_V_reg_1882 <= grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln313_reg_1855 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sY_3 <= ap_phi_reg_pp0_iter2_storemerge_reg_300;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0_0to37 = 1'b1;
    end else begin
        ap_idle_pp0_0to37 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to37 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln313_reg_1855 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_sY_3_load = ap_phi_reg_pp0_iter2_storemerge_reg_300;
    end else begin
        ap_sig_allocacmp_sY_3_load = sY_3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp96) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_ce = 1'b1;
    end else begin
        call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_start = 1'b1;
    end else begin
        call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_387_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp231) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_311_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln321_fu_1437_p2 = (pY_3 + 32'd1);

assign add_ln323_fu_1449_p2 = (ap_sig_allocacmp_sY_3_load + 32'd1);

assign add_ln326_fu_1387_p2 = (pX_3 + 32'd1);

assign add_ln328_fu_1399_p2 = (sX_3 + 32'd1);

assign and_ln289_3_fu_1369_p2 = (icmp_ln289_17_fu_1357_p2 & icmp_ln289_16_fu_1337_p2);

assign and_ln289_4_fu_1375_p2 = (and_ln289_fu_1363_p2 & and_ln289_3_fu_1369_p2);

assign and_ln289_fu_1363_p2 = (icmp_ln289_fu_1307_p2 & icmp_ln289_4_fu_1317_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp231 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp96 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)) | ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call60 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call60 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call60 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp0_stage0_iter38 = ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg));
end

always @ (*) begin
    ap_block_state39_pp0_stage0_iter38_ignore_call0 = ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg));
end

always @ (*) begin
    ap_block_state39_pp0_stage0_iter38_ignore_call60 = ((io_acc_block_signal_op296 == 1'b0) & (1'd1 == and_ln289_4_reg_1851_pp0_iter37_reg));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call60 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3584 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3705 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln313_fu_1381_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_storemerge_reg_300 = 'bx;

assign icmp_ln289_16_fu_1337_p2 = (($signed(tmp_fu_1327_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_17_fu_1357_p2 = (($signed(tmp_4825_fu_1347_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_4_fu_1317_p2 = ((ap_sig_allocacmp_sY_3_load == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1307_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_1381_p2 = ((pX_3 == 32'd65) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_1431_p2 = ((pY_3 == 32'd65) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op296 = (res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = res_out_0_V_reg_1867;

assign res_stream_V_data_1_V_din = res_out_1_V_reg_1872;

assign res_stream_V_data_2_V_din = res_out_2_V_reg_1877;

assign res_stream_V_data_3_V_din = res_out_3_V_reg_1882;

assign select_ln323_fu_1455_p3 = ((icmp_ln289_4_fu_1317_p2[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_1449_p2);

assign select_ln328_fu_1405_p3 = ((icmp_ln289_fu_1307_p2[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_1399_p2);

assign tmp_4825_fu_1347_p4 = {{pX_3[31:1]}};

assign tmp_fu_1327_p4 = {{pY_3[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s
