Analysis & Synthesis report for Alu
Tue Nov 01 23:11:25 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated
 14. Source assignments for RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated
 15. Parameter Settings for User Entity Instance: ROM:meminstructions|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|adder:pcAdder
 17. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxPcSrc
 18. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|ffNextValue:pcRegister
 19. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxA1RegFile
 20. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxA2RegFile
 21. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|condLogic:conditional|flopenr:flagreg1
 22. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|muxAlu1B:muxALU1B
 23. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU1A
 24. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU2B
 25. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU2A
 26. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU3B
 27. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU3A
 28. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU4B
 29. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU4A
 30. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU5B
 31. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU5A
 32. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU6B
 33. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU6A
 34. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|muxAluParams:muxALU1Params
 35. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1
 36. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance
 37. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst
 38. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst
 39. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|comp2:c_instance
 40. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance
 41. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2
 42. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance
 43. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_multiplier:multInst
 44. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst
 45. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|comp2:c_instance
 46. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance
 47. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3
 48. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance
 49. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_multiplier:multInst
 50. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst
 51. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|comp2:c_instance
 52. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance
 53. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4
 54. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance
 55. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_multiplier:multInst
 56. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst
 57. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|comp2:c_instance
 58. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance
 59. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5
 60. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance
 61. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_multiplier:multInst
 62. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst
 63. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|comp2:c_instance
 64. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance
 65. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6
 66. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance
 67. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_multiplier:multInst
 68. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst
 69. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|comp2:c_instance
 70. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance
 71. Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxPostALU
 72. Parameter Settings for User Entity Instance: asip:myProcessor|mux2a1:muxMemALU
 73. Parameter Settings for User Entity Instance: RAM:memdata|altsyncram:altsyncram_component
 74. Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0
 75. Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|lpm_divide:Div0
 76. Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|lpm_divide:Div0
 77. Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|lpm_divide:Div0
 78. Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|lpm_divide:Div0
 79. Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|lpm_divide:Div0
 80. altsyncram Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance6"
 82. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance5"
 83. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance4"
 84. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance3"
 85. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance2"
 86. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance"
 87. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance"
 88. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance1"
 89. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU6A"
 90. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU5A"
 91. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU4A"
 92. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU3A"
 93. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU2A"
 94. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|muxAlu1B:muxALU1B"
 95. Port Connectivity Checks: "asip:myProcessor|datapath:datapath|adder:pcAdder"
 96. Port Connectivity Checks: "asip:myProcessor|datapath:datapath"
 97. Port Connectivity Checks: "asip:myProcessor"
 98. Post-Synthesis Netlist Statistics for Top Partition
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages
101. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 01 23:11:25 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Alu                                         ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 3,783                                       ;
;     Total combinational functions  ; 3,653                                       ;
;     Dedicated logic registers      ; 1,101                                       ;
; Total registers                    ; 1101                                        ;
; Total pins                         ; 159                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,718,592                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF27C8    ;                    ;
; Top-level entity name                                            ; processor          ; Alu                ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; full_adder.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/full_adder.sv              ;         ;
; nbit_full_adder.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_full_adder.sv         ;         ;
; nbit_multiplier.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv         ;         ;
; nbit_divider.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv            ;         ;
; rom.mif                          ; yes             ; User Memory Initialization File        ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/rom.mif                    ;         ;
; regFile.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/regFile.sv                 ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv                     ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/adder.sv                   ;         ;
; extendSign.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/extendSign.sv              ;         ;
; processor.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv               ;         ;
; asip.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv                    ;         ;
; controlUnit.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/controlUnit.sv             ;         ;
; decoder.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/decoder.sv                 ;         ;
; mux2a1.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux2a1.sv                  ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv                ;         ;
; condLogic.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/condLogic.sv               ;         ;
; flopenr.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/flopenr.sv                 ;         ;
; ffNextValue.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ffNextValue.sv             ;         ;
; ROM.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v                      ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v                      ;         ;
; hazardUnit.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/hazardUnit.sv              ;         ;
; comp2.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/comp2.sv                   ;         ;
; mux3a1.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux3a1.sv                  ;         ;
; muxAluParams.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAluParams.sv            ;         ;
; muxAlu1B.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAlu1B.sv                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_6v91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf     ;         ;
; db/decode_eca.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_eca.tdf          ;         ;
; db/mux_jsb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_jsb.tdf             ;         ;
; registerarom.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerarom.sv            ;         ;
; registerareg.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerareg.sv            ;         ;
; registeraalu.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeraalu.sv            ;         ;
; registeramem.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeramem.sv            ;         ;
; db/altsyncram_e7i1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf     ;         ;
; ram.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ram.mif                    ;         ;
; db/decode_l0b.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_l0b.tdf          ;         ;
; db/mux_psb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_psb.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;         ;
; db/lpm_divide_hlm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/lpm_divide_hlm.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_c8f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/alt_u_div_c8f.tdf       ;         ;
; db/add_sub_1tc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/add_sub_1tc.tdf         ;         ;
; db/add_sub_2tc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/add_sub_2tc.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 159              ;
; Total memory bits        ; 4718592          ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 1677             ;
; Total fan-out            ; 26131            ;
; Average fan-out          ; 4.63             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                        ; Entity Name         ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |processor                                             ; 3653 (24)           ; 1101 (0)                  ; 4718592     ; 0            ; 0       ; 0         ; 0         ; 159  ; 0            ; |processor                                                                                                                                                                                                 ; processor           ; work         ;
;    |RAM:memdata|                                       ; 256 (0)             ; 3 (0)                     ; 3145728     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|RAM:memdata                                                                                                                                                                                     ; RAM                 ; work         ;
;       |altsyncram:altsyncram_component|                ; 256 (0)             ; 3 (0)                     ; 3145728     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|RAM:memdata|altsyncram:altsyncram_component                                                                                                                                                     ; altsyncram          ; work         ;
;          |altsyncram_e7i1:auto_generated|              ; 256 (0)             ; 3 (3)                     ; 3145728     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated                                                                                                                      ; altsyncram_e7i1     ; work         ;
;             |decode_eca:rden_decode|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated|decode_eca:rden_decode                                                                                               ; decode_eca          ; work         ;
;             |decode_l0b:decode3|                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated|decode_l0b:decode3                                                                                                   ; decode_l0b          ; work         ;
;             |mux_psb:mux2|                             ; 240 (240)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated|mux_psb:mux2                                                                                                         ; mux_psb             ; work         ;
;    |ROM:meminstructions|                               ; 128 (0)             ; 3 (0)                     ; 1572864     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|ROM:meminstructions                                                                                                                                                                             ; ROM                 ; work         ;
;       |altsyncram:altsyncram_component|                ; 128 (0)             ; 3 (0)                     ; 1572864     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|ROM:meminstructions|altsyncram:altsyncram_component                                                                                                                                             ; altsyncram          ; work         ;
;          |altsyncram_6v91:auto_generated|              ; 128 (0)             ; 3 (3)                     ; 1572864     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated                                                                                                              ; altsyncram_6v91     ; work         ;
;             |decode_eca:rden_decode|                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated|decode_eca:rden_decode                                                                                       ; decode_eca          ; work         ;
;             |mux_jsb:mux2|                             ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated|mux_jsb:mux2                                                                                                 ; mux_jsb             ; work         ;
;    |asip:myProcessor|                                  ; 3245 (79)           ; 1071 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor                                                                                                                                                                                ; asip                ; work         ;
;       |controlUnit:controller|                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|controlUnit:controller                                                                                                                                                         ; controlUnit         ; work         ;
;          |decoder:deco|                                ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|controlUnit:controller|decoder:deco                                                                                                                                            ; decoder             ; work         ;
;       |datapath:datapath|                              ; 3142 (0)            ; 864 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath                                                                                                                                                              ; datapath            ; work         ;
;          |alu:alu_instance1|                           ; 210 (31)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1                                                                                                                                            ; alu                 ; work         ;
;             |comp2:c_instance|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|comp2:c_instance                                                                                                                           ; comp2               ; work         ;
;             |nbit_divider:divInst|                     ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst                                                                                                                       ; nbit_divider        ; work         ;
;                |lpm_divide:Div0|                       ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;                   |lpm_divide_hlm:auto_generated|      ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                         ; lpm_divide_hlm      ; work         ;
;                      |sign_div_unsign_fkh:divider|     ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                         |alt_u_div_c8f:divider|        ; 81 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider                       ; alt_u_div_c8f       ; work         ;
;                            |add_sub_2tc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider|add_sub_2tc:add_sub_1 ; add_sub_2tc         ; work         ;
;             |nbit_full_adder:sub_instance|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f3_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance|full_adder:geninstance[7].f3_instance                                                                         ; full_adder          ; work         ;
;             |nbit_full_adder:sum_instance|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f2_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[7].f2_instance                                                                         ; full_adder          ; work         ;
;             |nbit_multiplier:multInst|                 ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst                                                                                                                   ; nbit_multiplier     ; work         ;
;          |alu:alu_instance2|                           ; 215 (32)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2                                                                                                                                            ; alu                 ; work         ;
;             |comp2:c_instance|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|comp2:c_instance                                                                                                                           ; comp2               ; work         ;
;             |nbit_divider:divInst|                     ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst                                                                                                                       ; nbit_divider        ; work         ;
;                |lpm_divide:Div0|                       ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;                   |lpm_divide_hlm:auto_generated|      ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                         ; lpm_divide_hlm      ; work         ;
;                      |sign_div_unsign_fkh:divider|     ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                         |alt_u_div_c8f:divider|        ; 84 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider                       ; alt_u_div_c8f       ; work         ;
;                            |add_sub_2tc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider|add_sub_2tc:add_sub_1 ; add_sub_2tc         ; work         ;
;             |nbit_full_adder:sub_instance|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance|full_adder:geninstance[7].f3_instance                                                                         ; full_adder          ; work         ;
;             |nbit_full_adder:sum_instance|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f2_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance|full_adder:geninstance[7].f2_instance                                                                         ; full_adder          ; work         ;
;             |nbit_multiplier:multInst|                 ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_multiplier:multInst                                                                                                                   ; nbit_multiplier     ; work         ;
;          |alu:alu_instance3|                           ; 213 (31)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3                                                                                                                                            ; alu                 ; work         ;
;             |comp2:c_instance|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|comp2:c_instance                                                                                                                           ; comp2               ; work         ;
;             |nbit_divider:divInst|                     ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst                                                                                                                       ; nbit_divider        ; work         ;
;                |lpm_divide:Div0|                       ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;                   |lpm_divide_hlm:auto_generated|      ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                         ; lpm_divide_hlm      ; work         ;
;                      |sign_div_unsign_fkh:divider|     ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                         |alt_u_div_c8f:divider|        ; 83 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider                       ; alt_u_div_c8f       ; work         ;
;                            |add_sub_2tc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider|add_sub_2tc:add_sub_1 ; add_sub_2tc         ; work         ;
;             |nbit_full_adder:sub_instance|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance|full_adder:geninstance[7].f3_instance                                                                         ; full_adder          ; work         ;
;             |nbit_full_adder:sum_instance|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f2_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance|full_adder:geninstance[7].f2_instance                                                                         ; full_adder          ; work         ;
;             |nbit_multiplier:multInst|                 ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_multiplier:multInst                                                                                                                   ; nbit_multiplier     ; work         ;
;          |alu:alu_instance4|                           ; 213 (31)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4                                                                                                                                            ; alu                 ; work         ;
;             |comp2:c_instance|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|comp2:c_instance                                                                                                                           ; comp2               ; work         ;
;             |nbit_divider:divInst|                     ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst                                                                                                                       ; nbit_divider        ; work         ;
;                |lpm_divide:Div0|                       ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;                   |lpm_divide_hlm:auto_generated|      ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                         ; lpm_divide_hlm      ; work         ;
;                      |sign_div_unsign_fkh:divider|     ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                         |alt_u_div_c8f:divider|        ; 83 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider                       ; alt_u_div_c8f       ; work         ;
;                            |add_sub_2tc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider|add_sub_2tc:add_sub_1 ; add_sub_2tc         ; work         ;
;             |nbit_full_adder:sub_instance|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance|full_adder:geninstance[7].f3_instance                                                                         ; full_adder          ; work         ;
;             |nbit_full_adder:sum_instance|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f2_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance|full_adder:geninstance[7].f2_instance                                                                         ; full_adder          ; work         ;
;             |nbit_multiplier:multInst|                 ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_multiplier:multInst                                                                                                                   ; nbit_multiplier     ; work         ;
;          |alu:alu_instance5|                           ; 212 (29)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5                                                                                                                                            ; alu                 ; work         ;
;             |comp2:c_instance|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|comp2:c_instance                                                                                                                           ; comp2               ; work         ;
;             |nbit_divider:divInst|                     ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst                                                                                                                       ; nbit_divider        ; work         ;
;                |lpm_divide:Div0|                       ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;                   |lpm_divide_hlm:auto_generated|      ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                         ; lpm_divide_hlm      ; work         ;
;                      |sign_div_unsign_fkh:divider|     ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                         |alt_u_div_c8f:divider|        ; 84 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider                       ; alt_u_div_c8f       ; work         ;
;                            |add_sub_2tc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider|add_sub_2tc:add_sub_1 ; add_sub_2tc         ; work         ;
;             |nbit_full_adder:sub_instance|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance|full_adder:geninstance[7].f3_instance                                                                         ; full_adder          ; work         ;
;             |nbit_full_adder:sum_instance|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f2_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance|full_adder:geninstance[7].f2_instance                                                                         ; full_adder          ; work         ;
;             |nbit_multiplier:multInst|                 ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_multiplier:multInst                                                                                                                   ; nbit_multiplier     ; work         ;
;          |alu:alu_instance6|                           ; 212 (31)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6                                                                                                                                            ; alu                 ; work         ;
;             |comp2:c_instance|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|comp2:c_instance                                                                                                                           ; comp2               ; work         ;
;             |nbit_divider:divInst|                     ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst                                                                                                                       ; nbit_divider        ; work         ;
;                |lpm_divide:Div0|                       ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;                   |lpm_divide_hlm:auto_generated|      ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                         ; lpm_divide_hlm      ; work         ;
;                      |sign_div_unsign_fkh:divider|     ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                         |alt_u_div_c8f:divider|        ; 82 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider                       ; alt_u_div_c8f       ; work         ;
;                            |add_sub_2tc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_c8f:divider|add_sub_2tc:add_sub_1 ; add_sub_2tc         ; work         ;
;             |nbit_full_adder:sub_instance|             ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance|full_adder:geninstance[7].f3_instance                                                                         ; full_adder          ; work         ;
;             |nbit_full_adder:sum_instance|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance                                                                                                               ; nbit_full_adder     ; work         ;
;                |full_adder:geninstance[0].f1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[0].f1_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[1].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[1].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[2].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[2].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[3].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[3].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[4].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[4].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[5].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[5].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[6].f3_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[6].f3_instance                                                                         ; full_adder          ; work         ;
;                |full_adder:geninstance[7].f2_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance|full_adder:geninstance[7].f2_instance                                                                         ; full_adder          ; work         ;
;             |nbit_multiplier:multInst|                 ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_multiplier:multInst                                                                                                                   ; nbit_multiplier     ; work         ;
;          |condLogic:conditional|                       ; 12 (4)              ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|condLogic:conditional                                                                                                                                        ; condLogic           ; work         ;
;             |flopenr:flagreg1|                         ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|condLogic:conditional|flopenr:flagreg1                                                                                                                       ; flopenr             ; work         ;
;          |extendSign:extSign|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|extendSign:extSign                                                                                                                                           ; extendSign          ; work         ;
;          |ffNextValue:pcRegister|                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|ffNextValue:pcRegister                                                                                                                                       ; ffNextValue         ; work         ;
;          |mux2a1:muxA1RegFile|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxA1RegFile                                                                                                                                          ; mux2a1              ; work         ;
;          |mux2a1:muxA2RegFile|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxA2RegFile                                                                                                                                          ; mux2a1              ; work         ;
;          |mux2a1:muxALU1A|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxALU1A                                                                                                                                              ; mux2a1              ; work         ;
;          |mux2a1:muxALU2A|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxALU2A                                                                                                                                              ; mux2a1              ; work         ;
;          |mux2a1:muxALU3A|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxALU3A                                                                                                                                              ; mux2a1              ; work         ;
;          |mux2a1:muxALU4A|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxALU4A                                                                                                                                              ; mux2a1              ; work         ;
;          |mux2a1:muxALU5A|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxALU5A                                                                                                                                              ; mux2a1              ; work         ;
;          |mux2a1:muxALU6A|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxALU6A                                                                                                                                              ; mux2a1              ; work         ;
;          |mux2a1:muxPostALU|                           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux2a1:muxPostALU                                                                                                                                            ; mux2a1              ; work         ;
;          |mux3a1:muxALU2B|                             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux3a1:muxALU2B                                                                                                                                              ; mux3a1              ; work         ;
;          |mux3a1:muxALU3B|                             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux3a1:muxALU3B                                                                                                                                              ; mux3a1              ; work         ;
;          |mux3a1:muxALU4B|                             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux3a1:muxALU4B                                                                                                                                              ; mux3a1              ; work         ;
;          |mux3a1:muxALU5B|                             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux3a1:muxALU5B                                                                                                                                              ; mux3a1              ; work         ;
;          |mux3a1:muxALU6B|                             ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|mux3a1:muxALU6B                                                                                                                                              ; mux3a1              ; work         ;
;          |muxAlu1B:muxALU1B|                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|muxAlu1B:muxALU1B                                                                                                                                            ; muxAlu1B            ; work         ;
;          |muxAluParams:muxALU1Params|                  ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|muxAluParams:muxALU1Params                                                                                                                                   ; muxAluParams        ; work         ;
;          |regFile:regfile|                             ; 1524 (1524)         ; 720 (720)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile                                                                                                                                              ; regFile             ; work         ;
;          |registerAReg:regARefFile|                    ; 102 (102)           ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|datapath:datapath|registerAReg:regARefFile                                                                                                                                     ; registerAReg        ; work         ;
;       |hazardUnit:hazardU|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|hazardUnit:hazardU                                                                                                                                                             ; hazardUnit          ; work         ;
;       |mux2a1:muxMemALU|                               ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|mux2a1:muxMemALU                                                                                                                                                               ; mux2a1              ; work         ;
;       |registerAALU:regALU|                            ; 0 (0)               ; 104 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|registerAALU:regALU                                                                                                                                                            ; registerAALU        ; work         ;
;       |registerAMem:regMem|                            ; 0 (0)               ; 103 (103)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|asip:myProcessor|registerAMem:regMem                                                                                                                                                            ; registerAMem        ; work         ;
;    |registerAROM:reg1|                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |processor|registerAROM:reg1                                                                                                                                                                               ; registerAROM        ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------+
; Name                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF     ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------+
; RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port ; 65536        ; 48           ; --           ; --           ; 3145728 ; ram.mif ;
; ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 65536        ; 24           ; --           ; --           ; 1572864 ; rom.mif ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |processor|RAM:memdata         ; RAM.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |processor|ROM:meminstructions ; ROM.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                               ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; asip:myProcessor|datapath:datapath|registerAReg:regARefFile|ExtImm[12..47] ; Stuck at GND due to stuck port data_in                                           ;
; asip:myProcessor|datapath:datapath|registerAReg:regARefFile|aluSrcE        ; Merged with asip:myProcessor|datapath:datapath|registerAReg:regARefFile|aluSrc1E ;
; Total Number of Removed Registers = 37                                     ;                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1101  ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 148   ;
; Number of registers using Asynchronous Clear ; 44    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1090  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[0][40]         ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[1][24]         ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[2][28]         ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[3][1]          ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[5][33]         ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[7][29]         ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[8][3]          ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[9][24]         ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[14][9]         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[4][28]         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[6][25]         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[10][31]        ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[11][14]        ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[12][3]         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|regFile:regfile|rf[13][40]        ;
; 16:1               ; 48 bits   ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|registerAReg:regARefFile|SrcB[25] ;
; 16:1               ; 48 bits   ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; Yes        ; |processor|asip:myProcessor|datapath:datapath|registerAReg:regARefFile|SrcA[6]  ;
; 3:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|mux3a1:muxALU2B|q[4]              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance1|Mux6            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance2|Mux4            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance3|Mux9            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance4|Mux2            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance5|Mux1            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|alu:alu_instance6|Mux7            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |processor|asip:myProcessor|datapath:datapath|muxAlu1B:muxALU1B|Selector1       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:meminstructions|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 24                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; rom.mif              ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_6v91      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|adder:pcAdder ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; M              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxPcSrc ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|ffNextValue:pcRegister ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; M              ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxA1RegFile ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxA2RegFile ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|condLogic:conditional|flopenr:flagreg1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; M              ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|muxAlu1B:muxALU1B ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU1A ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU2B ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU2A ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU3B ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU3A ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU4B ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU4A ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU5B ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU5A ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux3a1:muxALU6B ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxALU6A ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|muxAluParams:muxALU1Params ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; M              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|comp2:c_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sum_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_multiplier:multInst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|comp2:c_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_full_adder:sub_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sum_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_multiplier:multInst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|comp2:c_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_full_adder:sub_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sum_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_multiplier:multInst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|comp2:c_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_full_adder:sub_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sum_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_multiplier:multInst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|comp2:c_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_full_adder:sub_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sum_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_multiplier:multInst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|comp2:c_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_full_adder:sub_instance ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|datapath:datapath|mux2a1:muxPostALU ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; M              ; 48    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asip:myProcessor|mux2a1:muxMemALU ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; M              ; 48    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:memdata|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 48                   ; Signed Integer               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ram.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_e7i1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_hlm ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                   ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_hlm ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                   ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_hlm ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                   ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_hlm ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                   ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_hlm ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                   ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                             ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_hlm ; Untyped                                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                   ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; ROM:meminstructions|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 24                                                  ;
;     -- NUMWORDS_A                         ; 65536                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; RAM:memdata|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 48                                                  ;
;     -- NUMWORDS_A                         ; 65536                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance6"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance5"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance4"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance3"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance2"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|alu:alu_instance1" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU6A" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU5A" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU4A" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU3A" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|mux2a1:muxALU2A" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|muxAlu1B:muxALU1B" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath|adder:pcAdder" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; b[15..1] ; Input ; Info     ; Stuck at GND                                   ;
; b[0]     ; Input ; Info     ; Stuck at VCC                                   ;
+----------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor|datapath:datapath"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; zeroFlag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; negative1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asip:myProcessor"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; A[47..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 159                         ;
; cycloneiii_ff         ; 1101                        ;
;     CLR               ; 4                           ;
;     ENA               ; 918                         ;
;     ENA CLR           ; 24                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR SLD      ; 96                          ;
;     ENA SLD           ; 36                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 3654                        ;
;     arith             ; 363                         ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 341                         ;
;     normal            ; 3291                        ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 318                         ;
;         3 data inputs ; 758                         ;
;         4 data inputs ; 2176                        ;
; cycloneiii_ram_block  ; 576                         ;
;                       ;                             ;
; Max LUT depth         ; 26.70                       ;
; Average LUT depth     ; 8.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 01 23:11:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: Alu_tb File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/Alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_full_adder.sv
    Info (12023): Found entity 1: nbit_full_adder File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_multiplier.sv
    Info (12023): Found entity 1: nbit_multiplier File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_divider.sv
    Info (12023): Found entity 1: nbit_divider File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regFile File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/regFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extendsign.sv
    Info (12023): Found entity 1: extendSign File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/extendSign.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file asip.sv
    Info (12023): Found entity 1: asip File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2a1.sv
    Info (12023): Found entity 1: mux2a1 File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux2a1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condLogic File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/condLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ffnextvalue.sv
    Info (12023): Found entity 1: ffNextValue File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ffNextValue.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hazardunit.sv
    Info (12023): Found entity 1: hazardUnit File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/hazardUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comp2.sv
    Info (12023): Found entity 1: comp2 File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/comp2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_tb.sv
    Info (12023): Found entity 1: ROM_tb File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: RAM_tb File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux3a1.sv
    Info (12023): Found entity 1: mux3a1 File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux3a1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxaluparams.sv
    Info (12023): Found entity 1: muxAluParams File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAluParams.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxalu1b.sv
    Info (12023): Found entity 1: muxAlu1B File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAlu1B.sv Line: 1
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:meminstructions" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 10
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:meminstructions|altsyncram:altsyncram_component" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM:meminstructions|altsyncram:altsyncram_component" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v Line: 82
Info (12133): Instantiated megafunction "ROM:meminstructions|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6v91.tdf
    Info (12023): Found entity 1: altsyncram_6v91 File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_6v91" for hierarchy "ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_eca.tdf
    Info (12023): Found entity 1: decode_eca File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_eca.tdf Line: 23
Info (12128): Elaborating entity "decode_eca" for hierarchy "ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated|decode_eca:rden_decode" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jsb.tdf
    Info (12023): Found entity 1: mux_jsb File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_jsb.tdf Line: 23
Info (12128): Elaborating entity "mux_jsb" for hierarchy "ROM:meminstructions|altsyncram:altsyncram_component|altsyncram_6v91:auto_generated|mux_jsb:mux2" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf Line: 41
Warning (12125): Using design file registerarom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: registerAROM File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerarom.sv Line: 1
Info (12128): Elaborating entity "registerAROM" for hierarchy "registerAROM:reg1" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 12
Info (12128): Elaborating entity "asip" for hierarchy "asip:myProcessor" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 14
Warning (10230): Verilog HDL assignment warning at asip.sv(33): truncated value with size 48 to match size of target (16) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv Line: 33
Info (12128): Elaborating entity "controlUnit" for hierarchy "asip:myProcessor|controlUnit:controller" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv Line: 13
Info (12128): Elaborating entity "decoder" for hierarchy "asip:myProcessor|controlUnit:controller|decoder:deco" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/controlUnit.sv Line: 7
Info (12128): Elaborating entity "hazardUnit" for hierarchy "asip:myProcessor|hazardUnit:hazardU" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv Line: 16
Info (12128): Elaborating entity "datapath" for hierarchy "asip:myProcessor|datapath:datapath" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv Line: 22
Info (12128): Elaborating entity "regFile" for hierarchy "asip:myProcessor|datapath:datapath|regFile:regfile" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 17
Info (12128): Elaborating entity "adder" for hierarchy "asip:myProcessor|datapath:datapath|adder:pcAdder" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 21
Info (12128): Elaborating entity "mux2a1" for hierarchy "asip:myProcessor|datapath:datapath|mux2a1:muxPcSrc" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 23
Info (12128): Elaborating entity "ffNextValue" for hierarchy "asip:myProcessor|datapath:datapath|ffNextValue:pcRegister" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 24
Info (12128): Elaborating entity "extendSign" for hierarchy "asip:myProcessor|datapath:datapath|extendSign:extSign" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 27
Info (12128): Elaborating entity "mux2a1" for hierarchy "asip:myProcessor|datapath:datapath|mux2a1:muxA1RegFile" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 30
Warning (12125): Using design file registerareg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: registerAReg File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerareg.sv Line: 1
Info (12128): Elaborating entity "registerAReg" for hierarchy "asip:myProcessor|datapath:datapath|registerAReg:regARefFile" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 38
Info (12128): Elaborating entity "condLogic" for hierarchy "asip:myProcessor|datapath:datapath|condLogic:conditional" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 42
Info (12128): Elaborating entity "flopenr" for hierarchy "asip:myProcessor|datapath:datapath|condLogic:conditional|flopenr:flagreg1" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/condLogic.sv Line: 11
Info (12128): Elaborating entity "muxAlu1B" for hierarchy "asip:myProcessor|datapath:datapath|muxAlu1B:muxALU1B" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 48
Info (12128): Elaborating entity "mux2a1" for hierarchy "asip:myProcessor|datapath:datapath|mux2a1:muxALU1A" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 51
Info (12128): Elaborating entity "mux3a1" for hierarchy "asip:myProcessor|datapath:datapath|mux3a1:muxALU2B" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 56
Info (12128): Elaborating entity "muxAluParams" for hierarchy "asip:myProcessor|datapath:datapath|muxAluParams:muxALU1Params" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 88
Info (12128): Elaborating entity "alu" for hierarchy "asip:myProcessor|datapath:datapath|alu:alu_instance1" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 92
Warning (10240): Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (10240): Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable "cero", which holds its previous value in one or more paths through the always construct File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (10240): Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable "negativo", which holds its previous value in one or more paths through the always construct File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (10240): Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable "setToZero", which holds its previous value in one or more paths through the always construct File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "negativo" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "cero" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[0]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[1]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[2]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[3]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[4]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[5]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[6]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (10041): Inferred latch for "out[7]" at alu.sv(46) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (12128): Elaborating entity "nbit_full_adder" for hierarchy "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 24
Info (12128): Elaborating entity "full_adder" for hierarchy "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sum_instance|full_adder:geninstance[0].f1_instance" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_full_adder.sv Line: 14
Info (12128): Elaborating entity "nbit_multiplier" for hierarchy "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 28
Warning (10230): Verilog HDL assignment warning at nbit_multiplier.sv(5): truncated value with size 32 to match size of target (8) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv Line: 5
Warning (10230): Verilog HDL assignment warning at nbit_multiplier.sv(7): truncated value with size 32 to match size of target (8) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv Line: 7
Info (12128): Elaborating entity "nbit_divider" for hierarchy "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 32
Info (12128): Elaborating entity "comp2" for hierarchy "asip:myProcessor|datapath:datapath|alu:alu_instance1|comp2:c_instance" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 36
Warning (10230): Verilog HDL assignment warning at comp2.sv(11): truncated value with size 32 to match size of target (8) File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/comp2.sv Line: 11
Info (12128): Elaborating entity "nbit_full_adder" for hierarchy "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_full_adder:sub_instance" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 38
Info (12128): Elaborating entity "mux2a1" for hierarchy "asip:myProcessor|datapath:datapath|mux2a1:muxPostALU" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv Line: 117
Warning (12125): Using design file registeraalu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: registerAALU File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeraalu.sv Line: 1
Info (12128): Elaborating entity "registerAALU" for hierarchy "asip:myProcessor|registerAALU:regALU" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv Line: 27
Warning (12125): Using design file registeramem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: registerAMem File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeramem.sv Line: 1
Info (12128): Elaborating entity "registerAMem" for hierarchy "asip:myProcessor|registerAMem:regMem" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv Line: 37
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:memdata" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:memdata|altsyncram:altsyncram_component" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "RAM:memdata|altsyncram:altsyncram_component" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v Line: 86
Info (12133): Instantiated megafunction "RAM:memdata|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e7i1.tdf
    Info (12023): Found entity 1: altsyncram_e7i1 File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_e7i1" for hierarchy "RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf
    Info (12023): Found entity 1: decode_l0b File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_l0b.tdf Line: 23
Info (12128): Elaborating entity "decode_l0b" for hierarchy "RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated|decode_l0b:decode3" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psb.tdf
    Info (12023): Found entity 1: mux_psb File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_psb.tdf Line: 23
Info (12128): Elaborating entity "mux_psb" for hierarchy "RAM:memdata|altsyncram:altsyncram_component|altsyncram_e7i1:auto_generated|mux_psb:mux2" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance1|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance2|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|cero" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 2
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance3|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance4|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance5|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[0]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[1]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[2]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[3]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[4]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[5]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[6]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Warning (14026): LATCH primitive "asip:myProcessor|datapath:datapath|alu:alu_instance6|out[7]" is permanently enabled File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv Line: 46
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|Div0" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "asip:myProcessor|datapath:datapath|alu:alu_instance2|nbit_divider:divInst|Div0" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "asip:myProcessor|datapath:datapath|alu:alu_instance3|nbit_divider:divInst|Div0" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "asip:myProcessor|datapath:datapath|alu:alu_instance4|nbit_divider:divInst|Div0" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "asip:myProcessor|datapath:datapath|alu:alu_instance5|nbit_divider:divInst|Div0" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "asip:myProcessor|datapath:datapath|alu:alu_instance6|nbit_divider:divInst|Div0" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
Info (12130): Elaborated megafunction instantiation "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
Info (12133): Instantiated megafunction "asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_divider:divInst|lpm_divide:Div0" with the following parameter: File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv Line: 2
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hlm.tdf
    Info (12023): Found entity 1: lpm_divide_hlm File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/lpm_divide_hlm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c8f.tdf
    Info (12023): Found entity 1: alt_u_div_c8f File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/alt_u_div_c8f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/add_sub_1tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/add_sub_2tc.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/output_files/Alu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn[0]" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 1
    Warning (15610): No output dependent on input pin "btn[1]" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 1
    Warning (15610): No output dependent on input pin "btn[2]" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 1
    Warning (15610): No output dependent on input pin "btn[3]" File: C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv Line: 1
Info (21057): Implemented 4580 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 153 output pins
    Info (21061): Implemented 3845 logic cells
    Info (21064): Implemented 576 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Tue Nov 01 23:11:26 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/output_files/Alu.map.smsg.


