// Seed: 3162099289
module module_0 (
    output supply1 id_0,
    output tri1 id_1
);
  reg id_3;
  initial begin : LABEL_0
    id_3 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri id_2,
    output logic id_3,
    input tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    output wor id_7,
    input wire id_8,
    output wire id_9,
    input tri0 id_10,
    output supply1 id_11,
    output supply0 id_12
    , id_20,
    output supply1 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18
);
  always @(posedge id_17 or posedge id_15) id_3 = id_20;
  localparam id_21 = 1;
  parameter id_22 = ~-1;
  always @(id_10);
  assign id_20[{-1'b0, -1}] = -1;
  wire id_23;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  assign modCall_1.id_3 = 0;
  assign id_12 = id_8;
endmodule
