
---------- Begin Simulation Statistics ----------
final_tick                               128950767500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34259                       # Simulator instruction rate (inst/s)
host_mem_usage                                8546468                       # Number of bytes of host memory used
host_op_rate                                    68006                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   321.08                       # Real time elapsed on the host
host_tick_rate                              398171068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      21835411                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.127845                       # Number of seconds simulated
sim_ticks                                127844588000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1410418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2825013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7710357                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6156089                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19993690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      25.568918                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                25.568918                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads          12042931                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               93                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8001                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1538352                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.083572                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12081370                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           12051724                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          153197                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         35484                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     12061251                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     21443463                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         29646                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        20325                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      21368513                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              7                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     118084472                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          28669                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     118084542                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11125428                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20674750                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.674634                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7505590                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.080859                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21363078                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33454355                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7773615                       # number of integer regfile writes
system.switch_cpus.ipc                       0.039110                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.039110                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          789      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9299861     43.48%     43.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1060      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           46      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            7      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     43.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        34465      0.16%     43.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         9672      0.05%     43.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           43      0.00%     43.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     12042895     56.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21388839                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        12175615                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     24218680                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     11357931                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12772530                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              147708                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.006906                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           15047     10.19%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             15      0.01%     10.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            24      0.02%     10.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            4      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       132618     89.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9360143                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    274396335                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9316819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10120716                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           21443463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21388839                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1449767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3943                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2994004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    255685687                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.083653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.421451                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    240988560     94.25%     94.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11565181      4.52%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1219530      0.48%     99.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       735374      0.29%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1002580      0.39%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        51850      0.02%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        18890      0.01%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        34210      0.01%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69512      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    255685687                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.083652                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads          151                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         2226                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        35484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     12061251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        15167481                       # number of misc regfile reads
system.switch_cpus.numCycles                255689176                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1414651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          843                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2829327                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            843                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      9936331                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9936331                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9936331                       # number of overall hits
system.cpu.dcache.overall_hits::total         9936331                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      1414904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1414904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1414904                       # number of overall misses
system.cpu.dcache.overall_misses::total       1414904                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 117569484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117569484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 117569484000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117569484000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data     11351235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11351235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     11351235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11351235                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.124648                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124648                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.124648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124648                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83093.612005                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83093.612005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83093.612005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83093.612005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1414546                       # number of writebacks
system.cpu.dcache.writebacks::total           1414546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          320                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          320                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1414584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1414584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1414584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1414584                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 116139954500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 116139954500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 116139954500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116139954500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.124619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.124619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82101.843722                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82101.843722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82101.843722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82101.843722                       # average overall mshr miss latency
system.cpu.dcache.replacements                1414583                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        28840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     19226500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19226500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        29269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        29269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44817.016317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44817.016317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      4171000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4171000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 38266.055046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38266.055046                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9907491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9907491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1414475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1414475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 117550257500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117550257500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11321966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11321966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.124932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83105.221018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83105.221018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1414475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1414475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 116135783500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 116135783500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.124932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82105.221725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82105.221725                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11414445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1415607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.063287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.748672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1023.251328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000731                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24117053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24117053                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst        34274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            34274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst        34274                       # number of overall hits
system.cpu.icache.overall_hits::total           34274                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          158                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            158                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          158                       # number of overall misses
system.cpu.icache.overall_misses::total           158                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     10408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10408000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     10408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10408000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst        34432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        34432                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        34432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        34432                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004589                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004589                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004589                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004589                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 65873.417722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65873.417722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 65873.417722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65873.417722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           68                       # number of writebacks
system.cpu.icache.writebacks::total                68                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           92                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           92                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7072000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7072000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002672                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002672                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002672                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002672                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76869.565217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76869.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76869.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76869.565217                       # average overall mshr miss latency
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        34274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           34274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          158                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           158                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     10408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        34432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        34432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 65873.417722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65873.417722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           92                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76869.565217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76869.565217                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           839.987894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1384730                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               908                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1525.033040                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   748.029222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    91.958672                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.089803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          840                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          840                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             68956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            68956                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 127844588000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           79                       # number of demand (read+write) hits
system.l2.demand_hits::total                       80                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           79                       # number of overall hits
system.l2.overall_hits::total                      80                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           91                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1414505                       # number of demand (read+write) misses
system.l2.demand_misses::total                1414596                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           91                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1414505                       # number of overall misses
system.l2.overall_misses::total               1414596                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 114017149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     114024070500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 114017149000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    114024070500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1414584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1414676                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1414584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1414676                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.989130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999943                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.989130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999943                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76060.439560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80605.688209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80605.395816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76060.439560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80605.688209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80605.395816                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1408064                       # number of writebacks
system.l2.writebacks::total                   1408064                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1414505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1414596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1414505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1414596                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6011500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  99872109000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  99878120500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6011500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  99872109000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  99878120500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.989130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.989130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66060.439560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70605.695279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70605.402885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66060.439560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70605.695279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70605.402885                       # average overall mshr miss latency
system.l2.replacements                        1411261                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1414546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1414546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1414546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1414546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      1414465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1414465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 114013880500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  114013880500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1414475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1414475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80605.656909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80605.656909                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1414465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1414465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  99869240500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  99869240500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70605.663979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70605.663979                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.989130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76060.439560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76060.439560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6011500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6011500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.989130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66060.439560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66060.439560                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           69                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                69                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      3268500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3268500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.366972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.366972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81712.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81712.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      2868500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2868500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.366972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.366972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71712.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71712.500000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8186.410513                       # Cycle average of tags in use
system.l2.tags.total_refs                     2837915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1419453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999302                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.015794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.252572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        16.412107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.366546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8166.363495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.996871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999318                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7085                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24049215                       # Number of tag accesses
system.l2.tags.data_accesses                 24049215                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1408064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        91.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1414504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000349040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4179575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1322823                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1414595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1408064                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1414595                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1408064                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1414595                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1408064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1414551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  88002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  88002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        88002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.074476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.013831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.264428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         87990     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88002                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.014302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88000    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88002                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                90534080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             90116096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    708.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    704.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  127844563500                       # Total gap between requests
system.mem_ctrls.avgGap                      45292.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     90528256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     90114432                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 45555.311265894175                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 708111758.317059040070                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 704874828.178100109100                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           91                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      1414504                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1408064                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2272500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  42218283250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3144009004500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     24972.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29846.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2232859.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     90528256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      90534080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     90116096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     90116096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      1414504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1414595                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1408064                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1408064                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        45555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    708111758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        708157314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        45555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        45555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    704887844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       704887844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    704887844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        45555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    708111758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1413045158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1414595                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1408038                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        88390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        88503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        88450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        88448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        88448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        88458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        88460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        88497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        88356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        88338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        88320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        88355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        88383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        88350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        88413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        88426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        88023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        88068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        88102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        88187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        88077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        88113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        88154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        88170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        87872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        87808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        87871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        87821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        87874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        87915                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        88002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        87981                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             15696899500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7072975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        42220555750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11096.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29846.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1300981                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1307689                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       213961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   844.301307                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   760.712945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   283.644849                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3470      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3451      1.61%      3.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16429      7.68%     10.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14041      6.56%     17.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5288      2.47%     19.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        21330      9.97%     29.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4011      1.87%     31.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4546      2.12%     33.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       141395     66.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       213961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              90534080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           90114432                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              708.157314                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              704.874828                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       764601180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       406391370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5052649560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3679546680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10091774160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30711961950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23229611520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   73936536420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   578.331375                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59411839250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4268940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  64163808750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       763094640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       405590625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5047558740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3670411680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10091774160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30669234750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23265521760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   73913186355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   578.148731                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59506143500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4268940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  64069504500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1408064                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2354                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1414464                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1414464                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           131                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4239608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      4239608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4239608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    180650176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    180650176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               180650176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1414595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1414595    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1414595                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          8457395000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7439305000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1631756                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1626938                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         6624                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1595630                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1592770                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.820760                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              88                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           90                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           90                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1383490                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         6559                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    255504355                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.078252                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     0.389041                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    241711309     94.60%     94.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      9801537      3.84%     98.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      2414789      0.95%     99.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1399800      0.55%     99.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        47371      0.02%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5         2905      0.00%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        25474      0.01%     99.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7         3038      0.00%     99.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        98132      0.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    255504355                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       19993690                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            11334578                       # Number of memory references committed
system.switch_cpus.commit.loads                 12586                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1441440                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating           11313589                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            19993394                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            39                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass          284      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8657757     43.30%     43.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         1059      0.01%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            1      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            4      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            7      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     43.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead        12548      0.06%     43.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite         8454      0.04%     43.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead           38      0.00%     43.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     11313538     56.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     19993690                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        98132                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           895556                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     252041584                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            215141                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       2504734                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          28669                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1524896                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            73                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       21662950                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           248                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses               29639                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            12051729                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                    10                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                707094                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        43780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11389441                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1631756                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1592858                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             255613173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           57468                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines             34432                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    255685687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.089041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     0.764014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        251717412     98.45%     98.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             2473      0.00%     98.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           709565      0.28%     98.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3             2879      0.00%     98.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           730445      0.29%     99.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8242      0.00%     99.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           869715      0.34%     99.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             4761      0.00%     99.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1640195      0.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    255685687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.006382                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.044544                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses               34432                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                 361                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           22898                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         739258                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 128950767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          28669                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1740691                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       118239850                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1852064                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     133824410                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       21518107                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           143                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1289                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents      133822051                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     14142455                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            68782526                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         33684814                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups          12043114                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12982492                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1159954                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          15678307                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                276496142                       # The number of ROB reads
system.switch_cpus.rob.writes                42935843                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           19993690                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2822610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1414475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1414474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            92                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          252                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4243750                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4244002                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    181064256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              181074496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1411261                       # Total snoops (count)
system.tol2bus.snoopTraffic                  90116096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2825937                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017269                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2825094     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    843      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2825937                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128950767500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2829277500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            138000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2121874500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
