//###########################################################################
//
// FILE:   DSP2803x_Gpio.h
//
// TITLE:  DSP2803x General Purpose I/O Definitions.
//
//###########################################################################
// $TI Release: $
// $Release Date: $
// $Copyright:
// Copyright (C) 2009-2025 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef DSP2803x_GPIO_H
#define DSP2803x_GPIO_H

#ifdef __cplusplus
extern "C" {
#endif

//
// GPIO A control register bit definitions
//
struct GPACTRL_BITS {        // bits   description
    Uint16 QUALPRD0:8;        // 7:0    Qual period
    Uint16 QUALPRD1:8;        // 15:8   Qual period
    Uint16 QUALPRD2:8;        // 23:16  Qual period
    Uint16 QUALPRD3:8;        // 31:24  Qual period
};

union GPACTRL_REG {
    Uint32              all;
    struct GPACTRL_BITS bit;
};

//
// GPIO B control register bit definitions
//
struct GPBCTRL_BITS {        // bits   description
    Uint16 QUALPRD0:8;        // 7:0    Qual period
    Uint16 QUALPRD1:8;        // 15:8   Qual period   
    Uint16 rsvd2:16;          // 31:16  reserved
};

union GPBCTRL_REG {
    Uint32              all;
    struct GPBCTRL_BITS bit;
};

//
// GPIO Qual/MUX select register bit definitions
//
struct GPA1_BITS {            // bits   description
    Uint16 GPIO0:2;            // 1:0    GPIO0
    Uint16 GPIO1:2;            // 3:2    GPIO1
    Uint16 GPIO2:2;            // 5:4    GPIO2
    Uint16 GPIO3:2;            // 7:6    GPIO3
    Uint16 GPIO4:2;            // 9:8    GPIO4
    Uint16 GPIO5:2;            // 11:10  GPIO5
    Uint16 GPIO6:2;            // 13:12  GPIO6
    Uint16 GPIO7:2;            // 15:14  GPIO7
    Uint16 GPIO8:2;            // 17:16  GPIO8
    Uint16 GPIO9:2;            // 19:18  GPIO9
    Uint16 GPIO10:2;           // 21:20  GPIO10
    Uint16 GPIO11:2;           // 23:22  GPIO11
    Uint16 GPIO12:2;           // 25:24  GPIO12
    Uint16 GPIO13:2;           // 27:26  GPIO13
    Uint16 GPIO14:2;           // 29:28  GPIO14
    Uint16 GPIO15:2;           // 31:30  GPIO15
};

struct GPA2_BITS {            // bits   description
    Uint16 GPIO16:2;           // 1:0    GPIO16
    Uint16 GPIO17:2;           // 3:2    GPIO17
    Uint16 GPIO18:2;           // 5:4    GPIO18
    Uint16 GPIO19:2;           // 7:6    GPIO19
    Uint16 GPIO20:2;           // 9:8    GPIO20
    Uint16 GPIO21:2;           // 11:10  GPIO21
    Uint16 GPIO22:2;           // 13:12  GPIO22
    Uint16 GPIO23:2;           // 15:14  GPIO23
    Uint16 GPIO24:2;           // 17:16  GPIO24
    Uint16 GPIO25:2;           // 19:18  GPIO25
    Uint16 GPIO26:2;           // 21:20  GPIO26
    Uint16 GPIO27:2;           // 23:22  GPIO27
    Uint16 GPIO28:2;           // 25:24  GPIO28
    Uint16 GPIO29:2;           // 27:26  GPIO29
    Uint16 GPIO30:2;           // 29:28  GPIO30
    Uint16 GPIO31:2;           // 31:30  GPIO31
};

struct GPB1_BITS {            // bits   description
    Uint16 GPIO32:2;           // 1:0    GPIO32
    Uint16 GPIO33:2;           // 3:2    GPIO33
    Uint16 GPIO34:2;           // 5:4    GPIO34
    Uint16 GPIO35:2;           // 7:6    GPIO35
    Uint16 GPIO36:2;           // 9:8    GPIO36
    Uint16 GPIO37:2;           // 11:10  GPIO37
    Uint16 GPIO38:2;           // 13:12  GPIO38
    Uint16 GPIO39:2;           // 15:14  GPIO39
    Uint16 GPIO40:2;           // 17:16  GPIO40
    Uint16 GPIO41:2;           // 19:18  GPIO41
    Uint16 GPIO42:2;           // 21:20  GPIO42
    Uint16 GPIO43:2;           // 23:22  GPIO43
    Uint16 GPIO44:2;           // 25:24  GPIO44
    Uint16 rsvd1:6;            // 31:26  reserved
};


struct AIO_BITS {            // bits   description
    Uint16 rsvd1:2;            // 1:0    AIO0
    Uint16 rsvd2:2;            // 3:2    AIO1
    Uint16 AIO2:2;             // 5:4    AIO2
    Uint16 rsvd3:2;            // 7:6    AIO3
    Uint16 AIO4:2;             // 9:8    AIO4
    Uint16 rsvd4:2;            // 11:10  AIO5
    Uint16 AIO6:2;             // 13:12  AIO6
    Uint16 rsvd5:2;            // 15:14  AIO7
    Uint16 rsvd6:2;            // 17:16  AIO8
    Uint16 rsvd7:2;            // 19:18  AIO9
    Uint16 AIO10:2;            // 21:20  AIO10
    Uint16 rsvd8:2;            // 23:22  AIO11
    Uint16 AIO12:2;            // 25:24  AIO12
    Uint16 rsvd9:2;            // 27:26  AIO13
    Uint16 AIO14:2;            // 29:28  AIO14
    Uint16 rsvd10:2;           // 31:30  AIO15
};

union GPA1_REG {
    Uint32              all;
    struct GPA1_BITS    bit;
};

union GPA2_REG {
    Uint32              all;
    struct GPA2_BITS    bit;
};

union GPB1_REG {
    Uint32              all;
    struct GPB1_BITS    bit;
};

union AIO_REG {
    Uint32              all;
    struct AIO_BITS     bit;
};

//
// GPIO DIR/TOGGLE/SET/CLEAR register bit definitions
//
struct GPADAT_BITS {          // bits   description
    Uint16 GPIO0:1;            // 0      GPIO0
    Uint16 GPIO1:1;            // 1      GPIO1
    Uint16 GPIO2:1;            // 2      GPIO2
    Uint16 GPIO3:1;            // 3      GPIO3
    Uint16 GPIO4:1;            // 4      GPIO4
    Uint16 GPIO5:1;            // 5      GPIO5
    Uint16 GPIO6:1;            // 6      GPIO6
    Uint16 GPIO7:1;            // 7      GPIO7
    Uint16 GPIO8:1;            // 8      GPIO8
    Uint16 GPIO9:1;            // 9      GPIO9
    Uint16 GPIO10:1;           // 10     GPIO10
    Uint16 GPIO11:1;           // 11     GPIO11
    Uint16 GPIO12:1;           // 12     GPIO12
    Uint16 GPIO13:1;           // 13     GPIO13
    Uint16 GPIO14:1;           // 14     GPIO14
    Uint16 GPIO15:1;           // 15     GPIO15
    Uint16 GPIO16:1;           // 16     GPIO16
    Uint16 GPIO17:1;           // 17     GPIO17
    Uint16 GPIO18:1;           // 18     GPIO18
    Uint16 GPIO19:1;           // 19     GPIO19
    Uint16 GPIO20:1;           // 20     GPIO20
    Uint16 GPIO21:1;           // 21     GPIO21
    Uint16 GPIO22:1;           // 22     GPIO22
    Uint16 GPIO23:1;           // 23     GPIO23
    Uint16 GPIO24:1;           // 24     GPIO24
    Uint16 GPIO25:1;           // 25     GPIO25
    Uint16 GPIO26:1;           // 26     GPIO26
    Uint16 GPIO27:1;           // 27     GPIO27
    Uint16 GPIO28:1;           // 28     GPIO28
    Uint16 GPIO29:1;           // 29     GPIO29
    Uint16 GPIO30:1;           // 30     GPIO30
    Uint16 GPIO31:1;           // 31     GPIO31
};

struct GPBDAT_BITS {          // bits   description
    Uint16 GPIO32:1;           // 0      GPIO32
    Uint16 GPIO33:1;           // 1      GPIO33
    Uint16 GPIO34:1;           // 2      GPIO34
    Uint16 GPIO35:1;           // 3      GPIO35
    Uint16 GPIO36:1;           // 4      GPIO36
    Uint16 GPIO37:1;           // 5      GPIO37
    Uint16 GPIO38:1;           // 6      GPIO38
    Uint16 GPIO39:1;           // 7      GPIO39
    Uint16 GPIO40:1;           // 8      GPIO40
    Uint16 GPIO41:1;           // 9      GPIO41
    Uint16 GPIO42:1;           // 10     GPIO42
    Uint16 GPIO43:1;           // 11     GPIO43
    Uint16 GPIO44:1;           // 12     GPIO44
    Uint16 rsvd1:3;            // 15:13  reserved
    Uint16 rsvd2:16;           // 31:16  reserved
};

struct AIODAT_BITS {         // bits   description
    Uint16 rsvd1:1;           // 0      reserved
    Uint16 rsvd2:1;           // 1      reserved
    Uint16 AIO2:1;            // 2      AIO2
    Uint16 rsvd3:1;           // 3      reserved
    Uint16 AIO4:1;            // 4      AIO4
    Uint16 rsvd4:1;           // 5      reserved
    Uint16 AIO6:1;            // 6      AIO6
    Uint16 rsvd5:1;           // 7      reserved
    Uint16 rsvd6:1;           // 8      reserved
    Uint16 rsvd7:1;           // 9      reserved
    Uint16 AIO10:1;           // 10     AIO10
    Uint16 rsvd8:1;           // 11     reserved
    Uint16 AIO12:1;           // 12     AIO12
    Uint16 rsvd9:1;           // 13     reserved
    Uint16 AIO14:1;           // 14     AIO14
    Uint16 rsvd10:1;          // 15     reserved
};

union GPADAT_REG {
    Uint32              all;
    struct GPADAT_BITS  bit;
};

union GPBDAT_REG {
    Uint32              all;
    struct GPBDAT_BITS  bit;
};

union AIODAT_REG {
    Uint16			   all;
    struct AIODAT_BITS  bit;
};

//
// GPIO XINT1/XINT2/XNMIregister bit definitions
//
struct GPIOXINT_BITS {        // bits   description
    Uint16 GPIOSEL:5;         // 4:0    Select GPIO interrupt input source
    Uint16 rsvd1:11;          // 15:5   reserved
};

union GPIOXINT_REG {
    Uint16                all;
    struct GPIOXINT_BITS  bit;
};

struct GPIO_CTRL_REGS {
    union  GPACTRL_REG  GPACTRL;   // GPIO A Control Register (GPIO0 to 31)

    //
    // GPIO A Qualifier Select 1 Register (GPIO0 to 15)
    //
    union  GPA1_REG     GPAQSEL1;  

    //
    // GPIO A Qualifier Select 2 Register (GPIO16 to 31)
    //
    union  GPA2_REG     GPAQSEL2;  
      
    union  GPA1_REG     GPAMUX1;   // GPIO A Mux 1 Register (GPIO0 to 15)
    union  GPA2_REG     GPAMUX2;   // GPIO A Mux 2 Register (GPIO16 to 31)
    union  GPADAT_REG   GPADIR;    // GPIO A Direction Register (GPIO0 to 31)

    //
    // GPIO A Pull Up Disable Register (GPIO0 to 31)
    //
    union  GPADAT_REG   GPAPUD;    
    Uint32              rsvd1;     // reserved
    union  GPBCTRL_REG  GPBCTRL;   // GPIO B Control Register (GPIO32 to 44)

    //
    // GPIO B Qualifier Select 1 Register (GPIO32 to 44)
    //
    union  GPB1_REG     GPBQSEL1;  

    Uint32              rsvd2;     // reserved
    union  GPB1_REG     GPBMUX1;   // GPIO B Mux 1 Register (GPIO32 to 44)
    Uint32              rsvd3;     // reserved
    union  GPBDAT_REG   GPBDIR;    // GPIO B Direction Register (GPIO32 to 44)

    //
    // GPIO B Pull Up Disable Register (GPIO32 to 44)
    //
    union  GPBDAT_REG   GPBPUD;    

    Uint16              rsvd4[24]; // reserved
    union  AIO_REG      AIOMUX1;   // Analog IO Mux 1 Register (AIO0 to 15)
    Uint32              rsvd5;     // reserved
    union  AIODAT_REG   AIODIR;    // Analog IO Direction Register (AIO0 to 15)
    Uint16              rsvd6[5];  // reserved
};

struct GPIO_DATA_REGS {
   union  GPADAT_REG       GPADAT;     // GPIO Data Register (GPIO0 to 31)
   union  GPADAT_REG       GPASET;     // GPIO Data Set Register (GPIO0 to 31)
   union  GPADAT_REG       GPACLEAR;   // GPIO Data Clear Register(GPIO0 to 31)
   
   //
   // GPIO Data Toggle Register (GPIO0 to 31)
   //
   union  GPADAT_REG       GPATOGGLE;    
   
   union  GPBDAT_REG       GPBDAT;     //GPIO Data Register (GPIO32 to 44)
   union  GPBDAT_REG       GPBSET;     //GPIO Data Set Register (GPIO32 to 44)
   union  GPBDAT_REG       GPBCLEAR;   //GPIO Data Clear Register(GPIO32 to 44)
   
   //
   // GPIO Data Toggle Register (GPIO32 to 44)
   //
   union  GPBDAT_REG       GPBTOGGLE;  
   
   Uint16                  rsvd1[8];   //reserved
   union  AIODAT_REG       AIODAT;     //Analog IO Data Register (AIO0-15)
   Uint16				   rsvd2;
   union  AIODAT_REG       AIOSET;     //Analog IO Data Set Register (AIO0-15)
   Uint16				   rsvd3;
   union  AIODAT_REG       AIOCLEAR;  //Analog IO Data Clear Register(AIO0-15)
   Uint16				   rsvd4;
   union  AIODAT_REG       AIOTOGGLE; //Analog IO Data Toggle Register(AIO0-15)
   Uint16				   rsvd5;
};

struct GPIO_INT_REGS {
    union  GPIOXINT_REG     GPIOXINT1SEL; // XINT1 GPIO Input Selection
    union  GPIOXINT_REG     GPIOXINT2SEL; // XINT2 GPIO Input Selection
    union  GPIOXINT_REG     GPIOXINT3SEL; // XINT3 GPIO Input Selection
    Uint16                  rsvd1[5];
    union  GPADAT_REG       GPIOLPMSEL;   // Low power modes GPIO input select
    Uint16                  rsvd2;
};

//
// GPI/O External References & Function Declarations
//
extern volatile struct GPIO_CTRL_REGS GpioCtrlRegs;
extern volatile struct GPIO_DATA_REGS GpioDataRegs;
extern volatile struct GPIO_INT_REGS GpioIntRegs;

#ifdef __cplusplus
}
#endif /* extern "C" */

#endif  // end of DSP2803x_GPIO_H definition

//
// End of file
//

