	component system is
		port (
			camera_controller_current_frame     : out   std_logic_vector(31 downto 0);                    -- current_frame
			camera_controller_read_done         : in    std_logic                     := 'X';             -- read_done
			camera_input_clk                    : in    std_logic                     := 'X';             -- clk
			camera_input_frame_valid            : in    std_logic                     := 'X';             -- frame_valid
			camera_input_line_valid             : in    std_logic                     := 'X';             -- line_valid
			camera_input_data                   : in    std_logic_vector(11 downto 0) := (others => 'X'); -- data
			camera_input_cam_reset_n            : out   std_logic;                                        -- cam_reset_n
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			frame_rdy_irq                       : out   std_logic;                                        -- irq
			i2c_scl                             : inout std_logic                     := 'X';             -- scl
			i2c_sda                             : inout std_logic                     := 'X';             -- sda
			sdram_clk_clk                       : out   std_logic;                                        -- clk
			sdram_wire_addr                     : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                    : out   std_logic;                                        -- cas_n
			sdram_wire_cke                      : out   std_logic;                                        -- cke
			sdram_wire_cs_n                     : out   std_logic;                                        -- cs_n
			sdram_wire_dq                       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                    : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                     : out   std_logic;                                        -- we_n
			sensor_output_generator_frame_valid : out   std_logic;                                        -- frame_valid
			sensor_output_generator_line_valid  : out   std_logic;                                        -- line_valid
			sensor_output_generator_data        : out   std_logic_vector(11 downto 0)                     -- data
		);
	end component system;

