

================================================================
== Vitis HLS Report for 'srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop'
================================================================
* Date:           Tue Dec 19 04:22:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.525 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ElementLoop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      411|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      195|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      195|      447|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_0_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_0_RAM_2cux  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |state_1_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_1_RAM_2cvx  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |state_2_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_2_RAM_2cwx  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |state_3_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_3_RAM_2cxx  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                  |        4|  0|   0|    0|   256|  128|     4|         8192|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln222_fu_198_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln222_fu_192_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |ret_V_10_fu_378_p2    |       xor|   0|  0|  32|          32|          32|
    |ret_V_11_fu_390_p2    |       xor|   0|  0|  32|          32|          32|
    |ret_V_1_fu_243_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_2_fu_255_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_3_fu_268_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_4_fu_288_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_5_fu_300_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_6_fu_313_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_7_fu_333_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_8_fu_345_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_9_fu_358_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_fu_223_p2       |       xor|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 411|         399|         395|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_60                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_60                             |   7|   0|    7|          0|
    |ret_V_11_reg_455                    |  32|   0|   32|          0|
    |ret_V_2_reg_440                     |  32|   0|   32|          0|
    |ret_V_5_reg_445                     |  32|   0|   32|          0|
    |ret_V_8_reg_450                     |  32|   0|   32|          0|
    |state_0_addr_reg_416                |   6|   0|    6|          0|
    |state_0_addr_reg_416_pp0_iter1_reg  |   6|   0|    6|          0|
    |state_1_addr_reg_422                |   6|   0|    6|          0|
    |state_1_addr_reg_422_pp0_iter1_reg  |   6|   0|    6|          0|
    |state_2_addr_reg_428                |   6|   0|    6|          0|
    |state_2_addr_reg_428_pp0_iter1_reg  |   6|   0|    6|          0|
    |state_3_addr_reg_434                |   6|   0|    6|          0|
    |state_3_addr_reg_434_pp0_iter1_reg  |   6|   0|    6|          0|
    |zext_ln222_reg_408                  |   7|   0|   64|         57|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 195|   0|  252|         57|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|rnd_array_V_3_address0  |  out|    6|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_3_ce0       |  out|    1|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_3_we0       |  out|    1|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_3_d0        |  out|   32|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_2_address0  |  out|    6|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_2_ce0       |  out|    1|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_2_we0       |  out|    1|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_2_d0        |  out|   32|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_1_address0  |  out|    6|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_1_ce0       |  out|    1|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_1_we0       |  out|    1|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_1_d0        |  out|   32|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_address0    |  out|    6|   ap_memory|                                                        rnd_array_V|         array|
|rnd_array_V_ce0         |  out|    1|   ap_memory|                                                        rnd_array_V|         array|
|rnd_array_V_we0         |  out|    1|   ap_memory|                                                        rnd_array_V|         array|
|rnd_array_V_d0          |  out|   32|   ap_memory|                                                        rnd_array_V|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

